# Generated by Yosys 0.9+36 (git sha1 4a7bc8c7, clang 6.0.0-1ubuntu2 -fPIC -Os)

.model hardware
.inputs clk_16mhz uart_in pinEncoderIF pinEncoderIB pinEncoderDF pinEncoderDB flash_io0 flash_io1 flash_io2 flash_io3
.outputs pin_pu pin_usbp pin_usbn uart_out pinPwmIzqF pinPwmIzqB pinPwmDerF pinPwmDerB pin_7 pin_8 flash_csb flash_clk flash_io0 flash_io1 flash_io2 flash_io3
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$72829$new_n4783_ I1=$abc$72829$new_n4775_ I2=soc.cpu.mem_addr[11] I3=soc.cpu.mem_addr[10] O=$abc$72829$auto$rtlil.cc:1981:NotGate$71289
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111110111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_addr[9] I2=soc.cpu.mem_addr[8] I3=$abc$72829$new_n4776_ O=$abc$72829$new_n4775_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_addr[24] I2=$abc$72829$new_n4780_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22510[1]_new_ O=$abc$72829$new_n4776_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[3]_new_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[2]_new_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22510[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[23] I1=soc.cpu.mem_addr[22] I2=soc.cpu.mem_addr[21] I3=soc.cpu.mem_addr[20] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_addr[19] I1=soc.cpu.mem_addr[18] I2=soc.cpu.mem_addr[17] I3=soc.cpu.mem_addr[16] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n4782_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[0]_new_ O=$abc$72829$new_n4780_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[31] I1=soc.cpu.mem_addr[30] I2=soc.cpu.mem_addr[29] I3=soc.cpu.mem_addr[28] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_addr[25] I2=soc.cpu.mem_addr[27] I3=soc.cpu.mem_addr[26] O=$abc$72829$new_n4782_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$logic_and$hardware.v:142$8_Y_new_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$23488[4]_new_ O=$abc$72829$new_n4783_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[15] I1=soc.cpu.mem_addr[14] I2=soc.cpu.mem_addr[13] I3=soc.cpu.mem_addr[12] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$23488[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_valid I2=$abc$72829$auto$alumacc.cc:491:replace_alu$7457[7] I3=iomem_ready O=$abc$72829$logic_and$hardware.v:142$8_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72829$new_n4787_ I1=soc.cpu.mem_addr[10] I2=$abc$72829$new_n4783_ I3=soc.cpu.mem_addr[11] O=$abc$72829$auto$rtlil.cc:1981:NotGate$71291
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111101111111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n4776_ I2=soc.cpu.mem_addr[9] I3=soc.cpu.mem_addr[8] O=$abc$72829$new_n4787_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n4794_ I3=$abc$72829$new_n4789_ O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$new_n4793_ I1=$abc$72829$new_n4792_ I2=$abc$72829$new_n4791_ I3=$abc$72829$new_n4790_ O=$abc$72829$new_n4789_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=clock.counterI[26] I1=clock.counterI[25] I2=clock.counterI[24] I3=clock.counterI[23] O=$abc$72829$new_n4790_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=clock.counterI[22] I1=clock.counterI[21] I2=clock.counterI[20] I3=clock.counterI[19] O=$abc$72829$new_n4791_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=clock.counterI[2] I1=clock.counterI[1] I2=clock.counterI[0] I3=clock.counterI[31] O=$abc$72829$new_n4792_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=clock.counterI[30] I1=clock.counterI[29] I2=clock.counterI[28] I3=clock.counterI[27] O=$abc$72829$new_n4793_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72829$new_n4798_ I1=$abc$72829$new_n4797_ I2=$abc$72829$new_n4796_ I3=$abc$72829$new_n4795_ O=$abc$72829$new_n4794_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=clock.counterI[10] I1=clock.counterI[9] I2=clock.counterI[8] I3=clock.counterI[7] O=$abc$72829$new_n4795_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=clock.counterI[6] I1=clock.counterI[5] I2=clock.counterI[4] I3=clock.counterI[3] O=$abc$72829$new_n4796_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=clock.counterI[18] I1=clock.counterI[17] I2=clock.counterI[16] I3=clock.counterI[15] O=$abc$72829$new_n4797_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=clock.counterI[14] I1=clock.counterI[13] I2=clock.counterI[12] I3=clock.counterI[11] O=$abc$72829$new_n4798_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=reset_cnt[4] I2=reset_cnt[5] I3=$abc$72829$new_n4800_ O=resetn
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=reset_cnt[0] I1=reset_cnt[1] I2=reset_cnt[2] I3=reset_cnt[3] O=$abc$72829$new_n4800_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72829$new_n4902_ I1=soc.cpu.mem_16bit_buffer[1] I2=$abc$72829$new_n4802_ I3=$abc$72829$new_n4894_ O=$abc$72829$auto$rtlil.cc:1981:NotGate$71653
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[17] I3=soc.cpu.mem_rdata_q[17] O=$abc$72829$new_n4802_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72829$new_n4856_ I1=soc.cpu.mem_valid I2=$abc$72829$new_n4804_ I3=$abc$72829$new_n4823_ O=soc.cpu.mem_xfer
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$72829$new_n4821_ I1=$abc$72829$new_n4818_ I2=$abc$72829$new_n4813_ I3=$abc$72829$new_n4805_ O=$abc$72829$new_n4804_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_valid I3=$abc$72829$new_n4806_ O=$abc$72829$new_n4805_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22510[3]_new_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$23497[2]_new_ I2=$abc$72829$new_n4807_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22510[1]_new_ O=$abc$72829$new_n4806_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[0]_new_ I2=$abc$72829$new_n4782_ I3=soc.cpu.mem_addr[24] O=$abc$72829$new_n4807_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[5]_new_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$23488[4]_new_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$23497[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[11] I1=soc.cpu.mem_addr[10] I2=soc.cpu.mem_addr[9] I3=soc.cpu.mem_addr[8] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n4811_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[6]_new_ I3=soc.cpu.mem_addr[3] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22510[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_addr[1] I2=soc.cpu.mem_addr[0] I3=soc.cpu.mem_addr[2] O=$abc$72829$new_n4811_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=soc.cpu.mem_addr[7] I1=soc.cpu.mem_addr[6] I2=soc.cpu.mem_addr[5] I3=soc.cpu.mem_addr[4] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72829$new_n4814_ I1=soc.cpu.mem_wstrb[0] I2=$abc$72829$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$176_Y_new_ I3=soc.simpleuart.send_dummy O=$abc$72829$new_n4813_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$72829$new_n4816_ I1=$abc$72829$new_n4815_ I2=$abc$72829$new_n4807_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22510[1]_new_ O=$abc$72829$new_n4814_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_valid I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[6]_new_ O=$abc$72829$new_n4815_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[3] I1=$abc$72829$new_n4811_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[5]_new_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$23488[4]_new_ O=$abc$72829$new_n4816_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.simpleuart.send_bitcnt[3] I1=soc.simpleuart.send_bitcnt[2] I2=soc.simpleuart.send_bitcnt[1] I3=soc.simpleuart.send_bitcnt[0] O=$abc$72829$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$176_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72829$new_n4819_ I1=$abc$72829$new_n4815_ I2=$abc$72829$new_n4807_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22510[1]_new_ O=$abc$72829$new_n4818_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12084[0]_new_inv_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[5]_new_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$23488[4]_new_ O=$abc$72829$new_n4819_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[2] I1=soc.cpu.mem_addr[3] I2=soc.cpu.mem_addr[1] I3=soc.cpu.mem_addr[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12084[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.ram_ready I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n4821_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=iomem_ready I2=soc.cpu.mem_valid I3=$abc$72829$auto$alumacc.cc:491:replace_alu$7457[7] O=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n9403_ I3=soc.spimemio.valid O=$abc$72829$new_n4823_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$auto$alumacc.cc:491:replace_alu$7446[31] I1=soc.cpu.mem_valid I2=$abc$72829$auto$rtlil.cc:1844:Not$7472_new_ I3=$abc$72829$new_n4806_ O=soc.spimemio.valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$72829$auto$alumacc.cc:491:replace_alu$7462[31] I1=$abc$72829$new_n4826_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22510[3]_new_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22510[1]_new_ O=$abc$72829$auto$rtlil.cc:1844:Not$7472_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101010101010
.gate SB_LUT4 I0=$abc$72829$new_n4828_ I1=$abc$72829$new_n4827_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[5]_new_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[0]_new_ O=$abc$72829$new_n4826_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[13] I1=soc.cpu.mem_addr[27] I2=soc.cpu.mem_addr[26] I3=soc.cpu.mem_addr[12] O=$abc$72829$new_n4827_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=soc.cpu.mem_addr[25] I1=soc.cpu.mem_addr[24] I2=soc.cpu.mem_addr[15] I3=soc.cpu.mem_addr[14] O=$abc$72829$new_n4828_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72829$new_n4833_ I1=$abc$72829$new_n4831_ I2=soc.spimemio.rd_addr[8] I3=soc.cpu.mem_addr[8] O=$abc$72829$new_n4830_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n4832_ I2=soc.spimemio.rd_addr[17] I3=soc.cpu.mem_addr[17] O=$abc$72829$new_n4831_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=soc.cpu.mem_addr[3] I1=soc.spimemio.rd_addr[3] I2=soc.cpu.mem_addr[14] I3=soc.spimemio.rd_addr[14] O=$abc$72829$new_n4832_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n4836_ I2=$abc$72829$new_n4835_ I3=$abc$72829$new_n4834_ O=$abc$72829$new_n4833_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr[9] I3=soc.spimemio.rd_addr[9] O=$abc$72829$new_n4834_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_addr[12] I1=soc.spimemio.rd_addr[12] I2=soc.spimemio.rd_addr[14] I3=soc.cpu.mem_addr[14] O=$abc$72829$new_n4835_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.mem_addr[18] I1=soc.spimemio.rd_addr[18] I2=soc.spimemio.rd_addr[20] I3=soc.cpu.mem_addr[20] O=$abc$72829$new_n4836_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$72829$new_n4840_ I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$23743[2]_new_inv_ I2=soc.spimemio.rd_addr[11] I3=soc.cpu.mem_addr[11] O=$abc$72829$new_n4838_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[2] I3=soc.cpu.mem_addr[2] O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$23743[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=soc.spimemio.rd_addr[23] I1=soc.cpu.mem_addr[23] I2=soc.spimemio.rd_addr[10] I3=soc.cpu.mem_addr[10] O=$abc$72829$new_n4840_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$23743[21]_new_inv_ I1=soc.spimemio.rd_addr[22] I2=soc.cpu.mem_addr[22] I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$23743[19]_new_ O=$abc$72829$new_n4841_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[19] I3=soc.cpu.mem_addr[19] O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$23743[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[21] I3=soc.cpu.mem_addr[21] O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$23743[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=soc.spimemio.rd_addr[1] I1=soc.cpu.mem_addr[1] I2=soc.spimemio.rd_addr[0] I3=soc.cpu.mem_addr[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$23712[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$new_n4855_ I1=soc.spimemio.rd_addr[4] I2=soc.cpu.mem_addr[4] I3=$abc$72829$new_n4854_ O=$abc$72829$new_n4853_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[3] I3=soc.cpu.mem_addr[3] O=$abc$72829$new_n4854_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.spimemio.rd_addr[9] I1=soc.cpu.mem_addr[9] I2=soc.cpu.mem_addr[20] I3=soc.spimemio.rd_addr[20] O=$abc$72829$new_n4855_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.prefetched_high_word I1=soc.cpu.mem_do_rinst I2=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I3=soc.cpu.clear_prefetched_high_word O=$abc$72829$new_n4856_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0] I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1277$2432_Y O=soc.cpu.clear_prefetched_high_word
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=resetn I2=$abc$72829$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y I3=soc.cpu.latched_branch O=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1277$2432_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_state[0] O=$abc$72829$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.clear_prefetched_high_word_q I3=soc.cpu.prefetched_high_word O=$abc$72829$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.next_pc[1]_new_ I2=soc.cpu.mem_la_secondword I3=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ O=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[1] I3=soc.cpu.reg_next_pc[1] O=$abc$72829$soc.cpu.next_pc[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_store I3=soc.cpu.latched_branch O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_do_rinst I3=soc.cpu.mem_do_prefetch O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72829$new_n4893_ I1=$abc$72829$new_n4869_ I2=$abc$72829$new_n4866_ I3=$abc$72829$new_n4867_ O=soc.cpu.mem_rdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$72829$new_n9403_ I1=soc.spimemio.valid I2=soc.memory.rdata[17] I3=soc.ram_ready O=$abc$72829$new_n4866_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72829$new_n4868_ I2=soc.spimemio.config_dummy[1] I3=$abc$72829$new_n4805_ O=$abc$72829$new_n4867_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[17] I1=$abc$72829$new_n4818_ I2=$abc$72829$new_n4814_ I3=soc.simpleuart.recv_buf_valid O=$abc$72829$new_n4868_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72829$new_n9411_ I2=soc.spimemio.valid I3=soc.spimemio.rdata[17] O=$abc$72829$new_n4869_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$abc$72829$new_n4875_ I1=$abc$72829$new_n4873_ I2=$abc$72829$new_n4872_ I3=$abc$72829$new_n4831_ O=$abc$72829$new_n4871_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.spimemio.rd_valid I1=soc.spimemio.rd_addr[13] I2=soc.cpu.mem_addr[13] I3=$abc$72829$new_n4834_ O=$abc$72829$new_n4872_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000010
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n4874_ I2=soc.spimemio.rd_addr[15] I3=soc.cpu.mem_addr[15] O=$abc$72829$new_n4873_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=soc.spimemio.rd_addr[4] I1=soc.cpu.mem_addr[4] I2=soc.spimemio.rd_addr[9] I3=soc.cpu.mem_addr[9] O=$abc$72829$new_n4874_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$23743[23]_new_inv_ I1=$abc$72829$new_n4877_ I2=soc.cpu.mem_addr[7] I3=soc.spimemio.rd_addr[7] O=$abc$72829$new_n4875_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[23] I3=soc.cpu.mem_addr[23] O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$23743[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr[16] I3=soc.spimemio.rd_addr[16] O=$abc$72829$new_n4877_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.spimemio.rd_addr[18] I1=soc.cpu.mem_addr[18] I2=soc.spimemio.rd_addr[3] I3=soc.cpu.mem_addr[3] O=$abc$72829$new_n4880_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[14] I3=soc.cpu.mem_addr[14] O=$abc$72829$new_n4884_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.spimemio.rd_addr[22] I1=soc.cpu.mem_addr[22] I2=soc.spimemio.rd_addr[11] I3=soc.cpu.mem_addr[11] O=$abc$72829$new_n4890_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[17] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n4893_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72829$soc.cpu.mem_rdata[1]_new_inv_ I3=soc.cpu.mem_rdata_q[1] O=$abc$72829$new_n4894_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$72829$new_n4901_ I1=$abc$72829$new_n4900_ I2=$abc$72829$new_n4896_ I3=$abc$72829$new_n4897_ O=$abc$72829$soc.cpu.mem_rdata[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$72829$new_n9403_ I1=soc.spimemio.valid I2=soc.memory.rdata[1] I3=soc.ram_ready O=$abc$72829$new_n4896_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72829$new_n4898_ I2=flash_io1_di I3=$abc$72829$new_n4805_ O=$abc$72829$new_n4897_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[1] I1=$abc$72829$new_n4818_ I2=$abc$72829$new_n4814_ I3=$abc$72829$soc.simpleuart_reg_dat_do[1]_new_inv_ O=$abc$72829$new_n4898_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[1] O=$abc$72829$soc.simpleuart_reg_dat_do[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72829$new_n9411_ I2=soc.spimemio.valid I3=soc.spimemio.rdata[1] O=$abc$72829$new_n4900_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[1] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n4901_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_la_secondword I3=$abc$72829$new_n4903_ O=$abc$72829$new_n4902_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.prefetched_high_word I2=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I3=soc.cpu.clear_prefetched_high_word O=$abc$72829$new_n4903_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n4905_ I3=$abc$72829$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0] O=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$procmux$4683_CMP_new_inv_ I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.is_sb_sh_sw O=$abc$72829$new_n4905_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.is_alu_reg_imm I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=soc.cpu.instr_jalr O=$abc$72829$techmap\soc.cpu.$procmux$4683_CMP_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_auipc I2=soc.cpu.instr_lui I3=soc.cpu.instr_jal O=$abc$72829$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1396$2465_Y_new_ I2=soc.cpu.pcpi_div.pcpi_wait I3=soc.cpu.pcpi_mul.pcpi_wait O=$abc$72829$auto$rtlil.cc:1981:NotGate$71929
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_valid I3=resetn O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1396$2465_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14785[1] I3=$abc$72829$auto$rtlil.cc:1981:NotGate$71653 O=$abc$72829$auto$rtlil.cc:1981:NotGate$72317
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72829$new_n4902_ I1=soc.cpu.mem_16bit_buffer[0] I2=$abc$72829$new_n4912_ I3=$abc$72829$new_n4919_ O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14785[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[16] I3=soc.cpu.mem_rdata_q[16] O=$abc$72829$new_n4912_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72829$new_n4918_ I1=$abc$72829$new_n4917_ I2=$abc$72829$new_n4914_ I3=$abc$72829$new_n4915_ O=soc.cpu.mem_rdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$72829$new_n9403_ I1=soc.spimemio.valid I2=soc.memory.rdata[16] I3=soc.ram_ready O=$abc$72829$new_n4914_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72829$new_n4916_ I2=soc.spimemio.config_dummy[0] I3=$abc$72829$new_n4805_ O=$abc$72829$new_n4915_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[16] I1=$abc$72829$new_n4818_ I2=$abc$72829$new_n4814_ I3=soc.simpleuart.recv_buf_valid O=$abc$72829$new_n4916_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72829$new_n9411_ I2=soc.spimemio.valid I3=soc.spimemio.rdata[16] O=$abc$72829$new_n4917_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[16] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n4918_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72829$soc.cpu.mem_rdata[0]_new_inv_ I3=soc.cpu.mem_rdata_q[0] O=$abc$72829$new_n4919_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$72829$new_n4926_ I1=$abc$72829$new_n4925_ I2=$abc$72829$new_n4921_ I3=$abc$72829$new_n4922_ O=$abc$72829$soc.cpu.mem_rdata[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$72829$new_n9403_ I1=soc.spimemio.valid I2=soc.memory.rdata[0] I3=soc.ram_ready O=$abc$72829$new_n4921_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72829$new_n4923_ I2=flash_io0_di I3=$abc$72829$new_n4805_ O=$abc$72829$new_n4922_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[0] I1=$abc$72829$new_n4818_ I2=$abc$72829$new_n4814_ I3=$abc$72829$soc.simpleuart_reg_dat_do[0]_new_inv_ O=$abc$72829$new_n4923_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[0] O=$abc$72829$soc.simpleuart_reg_dat_do[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72829$new_n9411_ I2=soc.spimemio.valid I3=soc.spimemio.rdata[0] O=$abc$72829$new_n4925_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[0] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n4926_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$72829$auto$rtlil.cc:1981:NotGate$72705 O=$abc$72829$auto$rtlil.cc:1981:NotGate$72693
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$abc$72829$new_n4932_ I1=$abc$72829$new_n4931_ I2=$abc$72829$new_n4929_ I3=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1396$2465_Y_new_ O=$abc$72829$auto$rtlil.cc:1981:NotGate$72705
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n4930_ I2=soc.cpu.pcpi_insn[27] I3=soc.cpu.pcpi_insn[26] O=$abc$72829$new_n4929_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.pcpi_insn[31] I1=soc.cpu.pcpi_insn[30] I2=soc.cpu.pcpi_insn[29] I3=soc.cpu.pcpi_insn[28] O=$abc$72829$new_n4930_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_insn[5] I1=soc.cpu.pcpi_insn[4] I2=soc.cpu.pcpi_insn[1] I3=soc.cpu.pcpi_insn[0] O=$abc$72829$new_n4931_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.pcpi_insn[25] I1=soc.cpu.pcpi_insn[6] I2=soc.cpu.pcpi_insn[3] I3=soc.cpu.pcpi_insn[2] O=$abc$72829$new_n4932_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.pcpi_wait I3=soc.cpu.pcpi_div.pcpi_wait_q O=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$new_n4941_ I1=$abc$72829$new_n4978_ I2=$abc$72829$new_n4963_ I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$13167[5]_new_inv_ O=$abc$72829$auto$fsm_map.cc:170:map_fsm$7756[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101110
.gate SB_LUT4 I0=$false I1=resetn I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:359$2015_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:360$2021_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$13167[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I3=soc.cpu.mem_xfer O=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:360$2021_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$72829$new_n4938_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_do_rinst I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$48822[0]_new_inv_ O=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:359$2015_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$auto$wreduce.cc:454:run$7249[1]_new_ I1=soc.cpu.mem_do_wdata I2=soc.cpu.mem_state[1] I3=soc.cpu.mem_state[0] O=$abc$72829$new_n4938_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_do_rinst I3=soc.cpu.mem_do_rdata O=$abc$72829$auto$wreduce.cc:454:run$7249[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_state[0] I3=soc.cpu.mem_state[1] O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$48822[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$72829$new_n4963_ I2=$abc$72829$new_n4942_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_ O=$abc$72829$new_n4941_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n4943_ I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=soc.cpu.is_sb_sh_sw O=$abc$72829$new_n4942_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_ I3=$abc$72829$new_n4944_ O=$abc$72829$new_n4943_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$21738_new_inv_ O=$abc$72829$new_n4944_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n4946_ I2=soc.cpu.instr_xori I3=soc.cpu.instr_ori O=$abc$72829$auto$simplemap.cc:168:logic_reduce$21738_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72829$new_n4957_ I1=$abc$72829$new_n4954_ I2=$abc$72829$new_n4951_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ O=$abc$72829$new_n4946_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33456_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=soc.cpu.instr_rdcycle O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ I2=soc.cpu.instr_maskirq I3=soc.cpu.instr_timer O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33456_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_getq I2=soc.cpu.instr_setq I3=soc.cpu.instr_retirq O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_rdinstr I2=soc.cpu.instr_rdinstrh I3=soc.cpu.instr_rdcycleh O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$72829$new_n4953_ I1=$abc$72829$new_n4952_ I2=soc.cpu.instr_addi I3=soc.cpu.instr_andi O=$abc$72829$new_n4951_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.instr_lh I1=soc.cpu.instr_lhu I2=soc.cpu.instr_lw I3=$abc$72829$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0] O=$abc$72829$new_n4952_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_beq I1=soc.cpu.instr_lb I2=soc.cpu.instr_lbu I3=soc.cpu.instr_sb O=$abc$72829$new_n4953_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_ I1=$abc$72829$new_n4955_ I2=soc.cpu.instr_srli I3=soc.cpu.instr_srai O=$abc$72829$new_n4954_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.instr_slti I1=soc.cpu.instr_sltiu I2=soc.cpu.instr_bltu I3=soc.cpu.instr_sltu O=$abc$72829$new_n4955_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_slli I3=soc.cpu.instr_sll O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72829$new_n4961_ I1=$abc$72829$new_n4960_ I2=$abc$72829$new_n4959_ I3=$abc$72829$new_n4958_ O=$abc$72829$new_n4957_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.instr_sh I1=soc.cpu.instr_sw I2=soc.cpu.instr_slt I3=soc.cpu.instr_jalr O=$abc$72829$new_n4958_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_srl I1=soc.cpu.instr_sra I2=soc.cpu.instr_bge I3=soc.cpu.instr_bgeu O=$abc$72829$new_n4959_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_add I1=soc.cpu.instr_sub I2=soc.cpu.instr_xor I3=soc.cpu.instr_or O=$abc$72829$new_n4960_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_and I1=soc.cpu.instr_waitirq I2=soc.cpu.instr_bne I3=soc.cpu.instr_blt O=$abc$72829$new_n4961_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi I3=soc.cpu.is_slli_srli_srai O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n4974_ I3=$abc$72829$new_n4964_ O=$abc$72829$new_n4963_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n4973_ I2=$abc$72829$new_n4967_ I3=$abc$72829$auto$fsm_map.cc:74:implement_pattern_cache$7772_new_ O=$abc$72829$new_n4964_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=resetn I1=soc.cpu.mem_do_wdata I2=soc.cpu.mem_do_rdata I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$11739[0]_new_inv_ O=$abc$72829$auto$fsm_map.cc:74:implement_pattern_cache$7772_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_do_rinst I2=soc.cpu.reg_pc[0] I3=resetn O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$11739[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$19447[1]_new_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$11715[1]_new_inv_ I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[5]_new_inv_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$11739[0]_new_inv_ O=$abc$72829$new_n4967_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_do_rdata I3=soc.cpu.mem_do_wdata O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[2]_new_ I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[4]_new_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$11715[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op1[0] I3=soc.cpu.reg_op1[1] O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[0] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.mem_wordsize[1] O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[2] I3=soc.cpu.irq_active O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$19447[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$19447[1]_new_ I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[5]_new_inv_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$11739[0]_new_inv_ I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[4]_new_ O=$abc$72829$new_n4973_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011111011111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$fsm_map.cc:74:implement_pattern_cache$7796_new_ I3=$abc$72829$auto$fsm_map.cc:74:implement_pattern_cache$7764_new_ O=$abc$72829$new_n4974_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$11715[1]_new_inv_ I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[5]_new_inv_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$11739[0]_new_inv_ O=$abc$72829$auto$fsm_map.cc:74:implement_pattern_cache$7764_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n4977_ I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[5]_new_inv_ O=$abc$72829$auto$fsm_map.cc:74:implement_pattern_cache$7796_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$19447[1]_new_ I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[2]_new_ O=$abc$72829$new_n4977_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[3] I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$72829$new_n4978_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12735[3]_new_inv_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12735[2]_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12740[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$12723[5]_new_inv_ I2=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1470$2485_Y_new_ I3=soc.cpu.instr_waitirq O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12735[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y I2=$abc$72829$techmap\soc.cpu.$reduce_or$picorv32.v:1516$2512_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1516$2509_Y_new_ O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$12723[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$72829$new_n5017_ I1=$abc$72829$new_n5012_ I2=$abc$72829$new_n4993_ I3=$abc$72829$new_n4986_ O=$abc$72829$techmap\soc.cpu.$reduce_or$picorv32.v:1516$2512_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72829$new_n4992_ I1=$abc$72829$new_n4987_ I2=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[16]_new_ I3=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[28]_new_ O=$abc$72829$new_n4986_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$72829$new_n4989_ I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[12]_new_ I2=soc.cpu.irq_pending[11] I3=soc.cpu.irq_mask[11] O=$abc$72829$new_n4987_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[12] I3=soc.cpu.irq_mask[12] O=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.irq_pending[24] I1=soc.cpu.irq_mask[24] I2=soc.cpu.irq_pending[27] I3=soc.cpu.irq_mask[27] O=$abc$72829$new_n4989_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[28] I3=soc.cpu.irq_mask[28] O=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[16] I3=soc.cpu.irq_mask[16] O=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.irq_pending[5] I1=soc.cpu.irq_mask[5] I2=soc.cpu.irq_pending[22] I3=soc.cpu.irq_mask[22] O=$abc$72829$new_n4992_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$72829$new_n5007_ I1=$abc$72829$new_n5004_ I2=$abc$72829$new_n4999_ I3=$abc$72829$new_n4994_ O=$abc$72829$new_n4993_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[29]_new_ I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[1]_new_ I2=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[14]_new_ I3=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[7]_new_ O=$abc$72829$new_n4994_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[7] I3=soc.cpu.irq_mask[7] O=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[14] I3=soc.cpu.irq_mask[14] O=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[1] I3=soc.cpu.irq_mask[1] O=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[29] I3=soc.cpu.irq_mask[29] O=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[26]_new_ I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[10]_new_ I2=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[17]_new_ I3=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[23]_new_ O=$abc$72829$new_n4999_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[23] I3=soc.cpu.irq_mask[23] O=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[17] I3=soc.cpu.irq_mask[17] O=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[10] I3=soc.cpu.irq_mask[10] O=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[26] I3=soc.cpu.irq_mask[26] O=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$new_n5006_ I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[3]_new_ I2=soc.cpu.irq_pending[0] I3=soc.cpu.irq_mask[0] O=$abc$72829$new_n5004_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[3] I3=soc.cpu.irq_mask[3] O=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.irq_pending[8] I1=soc.cpu.irq_mask[8] I2=soc.cpu.irq_pending[15] I3=soc.cpu.irq_mask[15] O=$abc$72829$new_n5006_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[21]_new_ I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[31]_new_ I2=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[19]_new_ I3=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[6]_new_ O=$abc$72829$new_n5007_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[6] I3=soc.cpu.irq_mask[6] O=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[19] I3=soc.cpu.irq_mask[19] O=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[31] I3=soc.cpu.irq_mask[31] O=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[21] I3=soc.cpu.irq_mask[21] O=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[2]_new_ I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[4]_new_ I2=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[18]_new_ I3=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[13]_new_ O=$abc$72829$new_n5012_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[13] I3=soc.cpu.irq_mask[13] O=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[18] I3=soc.cpu.irq_mask[18] O=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[4] I3=soc.cpu.irq_mask[4] O=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[2] I3=soc.cpu.irq_mask[2] O=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[20]_new_ I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[25]_new_ I2=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[30]_new_ I3=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[9]_new_ O=$abc$72829$new_n5017_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[9] I3=soc.cpu.irq_mask[9] O=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[30] I3=soc.cpu.irq_mask[30] O=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[25] I3=soc.cpu.irq_mask[25] O=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[20] I3=soc.cpu.irq_mask[20] O=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoder_trigger I2=soc.cpu.irq_active I3=soc.cpu.irq_delay O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1516$2509_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.do_waitirq I3=soc.cpu.decoder_trigger O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1470$2485_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoder_trigger I3=soc.cpu.instr_jal O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12735[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n4974_ I2=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1470$2485_Y_new_ I3=soc.cpu.instr_waitirq O=$abc$72829$new_n5027_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72829$new_n4964_ I3=$abc$72829$new_n4974_ O=$abc$72829$new_n5030_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:168:logic_reduce$21738_new_inv_ I2=soc.cpu.pcpi_div.pcpi_wr I3=soc.cpu.pcpi_mul.pcpi_wr O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12811[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_ecall_ebreak I3=soc.cpu.pcpi_timeout O=$abc$72829$techmap\soc.cpu.$procmux$4339_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$13167[5]_new_inv_ I1=soc.cpu.mem_do_prefetch I2=soc.cpu.cpu_state[5] I3=soc.cpu.cpu_state[4] O=$abc$72829$techmap\soc.cpu.$procmux$3316_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5041_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12811[3]_new_inv_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$13419[2]_new_inv_ O=$abc$72829$new_n5040_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I3=$abc$72829$new_n5042_ O=$abc$72829$new_n5041_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:168:logic_reduce$21738_new_inv_ I2=soc.cpu.pcpi_mul.pcpi_wr I3=soc.cpu.pcpi_div.pcpi_wr O=$abc$72829$new_n5042_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_mask[1] I2=soc.cpu.irq_active I3=$abc$72829$techmap\soc.cpu.$procmux$4339_Y_new_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$13419[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=resetn O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$13419[2]_new_inv_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12811[3]_new_inv_ O=$abc$72829$new_n5048_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$72829$auto$fsm_map.cc:74:implement_pattern_cache$7764_new_ I1=$abc$72829$new_n5050_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$new_n5041_ O=$abc$72829$new_n5049_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[3] I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$72829$new_n5050_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoder_trigger I2=soc.cpu.instr_waitirq I3=soc.cpu.do_waitirq O=$abc$72829$new_n5055_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5059_ I2=soc.cpu.cpu_state[0] I3=$abc$72829$new_n4963_ O=$abc$72829$auto$fsm_map.cc:170:map_fsm$7756[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$new_n5060_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$13259[2]_new_inv_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12811[3]_new_inv_ I3=$abc$72829$new_n5030_ O=$abc$72829$new_n5059_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$19447[1]_new_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$11739[0]_new_inv_ I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[5]_new_inv_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$11715[1]_new_inv_ O=$abc$72829$new_n5060_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$procmux$4339_Y_new_ I2=soc.cpu.irq_active I3=soc.cpu.irq_mask[1] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$13259[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_rdata_q[12] I2=$abc$72829$new_n5076_ I3=$abc$72829$new_n5065_ O=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$72829$new_n4823_ I1=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=soc.spimemio.rdata[12] I3=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[12]_new_inv_ O=$abc$72829$new_n5065_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=soc.ram_ready I1=soc.memory.rdata[12] I2=$abc$72829$new_n5067_ I3=$abc$72829$new_n5071_ O=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n5068_ I3=soc.simpleuart.recv_buf_valid O=$abc$72829$new_n5067_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$new_n5070_ I1=$abc$72829$new_n5069_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$23497[2]_new_ I3=$abc$72829$new_n4780_ O=$abc$72829$new_n5068_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[2]_new_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[3]_new_ I3=soc.cpu.mem_addr[24] O=$abc$72829$new_n5069_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.cpu.mem_valid I1=soc.cpu.mem_addr[3] I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[6]_new_ I3=$abc$72829$new_n4811_ O=$abc$72829$new_n5070_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[12] I3=$abc$72829$new_n5072_ O=$abc$72829$new_n5071_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$new_n4815_ I1=$abc$72829$new_n4819_ I2=$abc$72829$new_n5069_ I3=$abc$72829$new_n4780_ O=$abc$72829$new_n5072_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[12] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n5076_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_rdata_q[28] I2=$abc$72829$new_n5082_ I3=$abc$72829$new_n5079_ O=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$72829$new_n4823_ I1=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=soc.spimemio.rdata[28] I3=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[28]_new_inv_ O=$abc$72829$new_n5079_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=soc.ram_ready I1=soc.memory.rdata[28] I2=$abc$72829$new_n5067_ I3=$abc$72829$new_n5081_ O=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[28] I3=$abc$72829$new_n5072_ O=$abc$72829$new_n5081_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[28] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n5082_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$new_n4902_ I1=soc.cpu.mem_16bit_buffer[6] I2=$abc$72829$new_n5084_ I3=$abc$72829$new_n5091_ O=soc.cpu.mem_rdata_latched[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72829$soc.cpu.mem_rdata[6]_new_inv_ I3=soc.cpu.mem_rdata_q[6] O=$abc$72829$new_n5084_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$false I1=soc.ram_ready I2=$abc$72829$new_n5087_ I3=soc.memory.rdata[6] O=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[6] I1=$abc$72829$new_n5072_ I2=$abc$72829$new_n5068_ I3=$abc$72829$soc.simpleuart_reg_dat_do[6]_new_inv_ O=$abc$72829$new_n5087_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[6] O=$abc$72829$soc.simpleuart_reg_dat_do[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[22] I3=soc.cpu.mem_rdata_q[22] O=$abc$72829$new_n5091_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72829$new_n5097_ I1=$abc$72829$new_n5096_ I2=$abc$72829$new_n5093_ I3=$abc$72829$new_n5094_ O=soc.cpu.mem_rdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$72829$new_n9403_ I1=soc.spimemio.valid I2=soc.memory.rdata[22] I3=soc.ram_ready O=$abc$72829$new_n5093_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72829$new_n5095_ I2=soc.spimemio.config_ddr I3=$abc$72829$new_n4805_ O=$abc$72829$new_n5094_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[22] I1=$abc$72829$new_n4818_ I2=$abc$72829$new_n4814_ I3=soc.simpleuart.recv_buf_valid O=$abc$72829$new_n5095_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72829$new_n9411_ I2=soc.spimemio.valid I3=soc.spimemio.rdata[22] O=$abc$72829$new_n5096_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[22] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n5097_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$new_n4902_ I1=soc.cpu.mem_16bit_buffer[2] I2=$abc$72829$new_n5099_ I3=$abc$72829$new_n5106_ O=soc.cpu.mem_rdata_latched[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[18] I3=soc.cpu.mem_rdata_q[18] O=$abc$72829$new_n5099_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72829$new_n5105_ I1=$abc$72829$new_n5104_ I2=$abc$72829$new_n5101_ I3=$abc$72829$new_n5102_ O=soc.cpu.mem_rdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$72829$new_n9403_ I1=soc.spimemio.valid I2=soc.memory.rdata[18] I3=soc.ram_ready O=$abc$72829$new_n5101_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72829$new_n5103_ I2=soc.spimemio.config_dummy[2] I3=$abc$72829$new_n4805_ O=$abc$72829$new_n5102_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[18] I1=$abc$72829$new_n4818_ I2=$abc$72829$new_n4814_ I3=soc.simpleuart.recv_buf_valid O=$abc$72829$new_n5103_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72829$new_n9411_ I2=soc.spimemio.valid I3=soc.spimemio.rdata[18] O=$abc$72829$new_n5104_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[18] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n5105_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72829$soc.cpu.mem_rdata[2]_new_inv_ I3=soc.cpu.mem_rdata_q[2] O=$abc$72829$new_n5106_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$72829$new_n5113_ I1=$abc$72829$new_n5112_ I2=$abc$72829$new_n5108_ I3=$abc$72829$new_n5109_ O=$abc$72829$soc.cpu.mem_rdata[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$72829$new_n9403_ I1=soc.spimemio.valid I2=soc.memory.rdata[2] I3=soc.ram_ready O=$abc$72829$new_n5108_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72829$new_n5110_ I2=flash_io2_di I3=$abc$72829$new_n4805_ O=$abc$72829$new_n5109_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[2] I1=$abc$72829$new_n4818_ I2=$abc$72829$new_n4814_ I3=$abc$72829$soc.simpleuart_reg_dat_do[2]_new_inv_ O=$abc$72829$new_n5110_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[2] O=$abc$72829$soc.simpleuart_reg_dat_do[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72829$new_n9411_ I2=soc.spimemio.valid I3=soc.spimemio.rdata[2] O=$abc$72829$new_n5112_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[2] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n5113_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$new_n4902_ I1=soc.cpu.mem_16bit_buffer[4] I2=$abc$72829$new_n5115_ I3=$abc$72829$new_n5122_ O=soc.cpu.mem_rdata_latched[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[20] I3=soc.cpu.mem_rdata_q[20] O=$abc$72829$new_n5115_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72829$new_n5121_ I1=$abc$72829$new_n5120_ I2=$abc$72829$new_n5117_ I3=$abc$72829$new_n5118_ O=soc.cpu.mem_rdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$72829$new_n9403_ I1=soc.spimemio.valid I2=soc.memory.rdata[20] I3=soc.ram_ready O=$abc$72829$new_n5117_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72829$new_n5119_ I2=soc.spimemio.config_cont I3=$abc$72829$new_n4805_ O=$abc$72829$new_n5118_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[20] I1=$abc$72829$new_n4818_ I2=$abc$72829$new_n4814_ I3=soc.simpleuart.recv_buf_valid O=$abc$72829$new_n5119_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72829$new_n9411_ I2=soc.spimemio.valid I3=soc.spimemio.rdata[20] O=$abc$72829$new_n5120_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[20] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n5121_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72829$soc.cpu.mem_rdata[4]_new_inv_ I3=soc.cpu.mem_rdata_q[4] O=$abc$72829$new_n5122_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$72829$new_n5130_ I1=$abc$72829$new_n5129_ I2=$abc$72829$new_n5124_ I3=$abc$72829$new_n5125_ O=$abc$72829$soc.cpu.mem_rdata[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$72829$new_n9403_ I1=soc.spimemio.valid I2=soc.memory.rdata[4] I3=soc.ram_ready O=$abc$72829$new_n5124_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72829$new_n5126_ I2=flash_clk I3=$abc$72829$new_n4805_ O=$abc$72829$new_n5125_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[4] I1=$abc$72829$new_n4818_ I2=$abc$72829$new_n4814_ I3=$abc$72829$soc.simpleuart_reg_dat_do[4]_new_inv_ O=$abc$72829$new_n5126_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[4] O=$abc$72829$soc.simpleuart_reg_dat_do[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=soc.spimemio.xfer.flash_clk I3=soc.spimemio.config_clk O=flash_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72829$new_n9411_ I2=soc.spimemio.valid I3=soc.spimemio.rdata[4] O=$abc$72829$new_n5129_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[4] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n5130_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$new_n4902_ I1=soc.cpu.mem_16bit_buffer[5] I2=$abc$72829$new_n5132_ I3=$abc$72829$new_n5141_ O=soc.cpu.mem_rdata_latched[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72829$soc.cpu.mem_rdata[5]_new_inv_ I3=soc.cpu.mem_rdata_q[5] O=$abc$72829$new_n5132_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$72829$new_n5140_ I1=$abc$72829$new_n5139_ I2=$abc$72829$new_n5134_ I3=$abc$72829$new_n5135_ O=$abc$72829$soc.cpu.mem_rdata[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$72829$new_n9403_ I1=soc.spimemio.valid I2=soc.memory.rdata[5] I3=soc.ram_ready O=$abc$72829$new_n5134_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72829$new_n5136_ I2=flash_csb I3=$abc$72829$new_n4805_ O=$abc$72829$new_n5135_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[5] I1=$abc$72829$new_n4818_ I2=$abc$72829$new_n4814_ I3=$abc$72829$soc.simpleuart_reg_dat_do[5]_new_inv_ O=$abc$72829$new_n5136_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[5] O=$abc$72829$soc.simpleuart_reg_dat_do[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=soc.spimemio.xfer.flash_csb I3=soc.spimemio.config_csb O=flash_csb
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72829$new_n9403_ I2=soc.spimemio.valid I3=soc.spimemio.rdata[5] O=$abc$72829$new_n5139_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[5] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n5140_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[21] I3=soc.cpu.mem_rdata_q[21] O=$abc$72829$new_n5141_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72829$new_n5147_ I1=$abc$72829$new_n5146_ I2=$abc$72829$new_n5143_ I3=$abc$72829$new_n5144_ O=soc.cpu.mem_rdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$72829$new_n9403_ I1=soc.spimemio.valid I2=soc.memory.rdata[21] I3=soc.ram_ready O=$abc$72829$new_n5143_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72829$new_n5145_ I2=soc.spimemio.config_qspi I3=$abc$72829$new_n4805_ O=$abc$72829$new_n5144_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[21] I1=$abc$72829$new_n4818_ I2=$abc$72829$new_n4814_ I3=soc.simpleuart.recv_buf_valid O=$abc$72829$new_n5145_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72829$new_n9403_ I2=soc.spimemio.valid I3=soc.spimemio.rdata[21] O=$abc$72829$new_n5146_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[21] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n5147_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$new_n4902_ I1=soc.cpu.mem_16bit_buffer[3] I2=$abc$72829$new_n5149_ I3=$abc$72829$new_n5156_ O=soc.cpu.mem_rdata_latched[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[19] I3=soc.cpu.mem_rdata_q[19] O=$abc$72829$new_n5149_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72829$new_n5155_ I1=$abc$72829$new_n5154_ I2=$abc$72829$new_n5151_ I3=$abc$72829$new_n5152_ O=soc.cpu.mem_rdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$72829$new_n9403_ I1=soc.spimemio.valid I2=soc.memory.rdata[19] I3=soc.ram_ready O=$abc$72829$new_n5151_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72829$new_n5153_ I2=soc.spimemio.config_dummy[3] I3=$abc$72829$new_n4805_ O=$abc$72829$new_n5152_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[19] I1=$abc$72829$new_n4818_ I2=$abc$72829$new_n4814_ I3=soc.simpleuart.recv_buf_valid O=$abc$72829$new_n5153_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72829$new_n9411_ I2=soc.spimemio.valid I3=soc.spimemio.rdata[19] O=$abc$72829$new_n5154_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[19] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n5155_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72829$soc.cpu.mem_rdata[3]_new_inv_ I3=soc.cpu.mem_rdata_q[3] O=$abc$72829$new_n5156_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$72829$new_n5163_ I1=$abc$72829$new_n5162_ I2=$abc$72829$new_n5158_ I3=$abc$72829$new_n5159_ O=$abc$72829$soc.cpu.mem_rdata[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$72829$new_n9403_ I1=soc.spimemio.valid I2=soc.memory.rdata[3] I3=soc.ram_ready O=$abc$72829$new_n5158_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72829$new_n5160_ I2=flash_io3_di I3=$abc$72829$new_n4805_ O=$abc$72829$new_n5159_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[3] I1=$abc$72829$new_n4818_ I2=$abc$72829$new_n4814_ I3=$abc$72829$soc.simpleuart_reg_dat_do[3]_new_inv_ O=$abc$72829$new_n5160_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[3] O=$abc$72829$soc.simpleuart_reg_dat_do[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72829$new_n9411_ I2=soc.spimemio.valid I3=soc.spimemio.rdata[3] O=$abc$72829$new_n5162_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[3] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n5163_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_sltiu I2=soc.cpu.instr_bltu I3=soc.cpu.instr_sltu O=$abc$72829$techmap\soc.cpu.$0\is_sltiu_bltu_sltu[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_slti I2=soc.cpu.instr_blt I3=soc.cpu.instr_slt O=$abc$72829$techmap\soc.cpu.$0\is_slti_blt_slt[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21979[1]_new_inv_ I1=$abc$72829$new_n5363_ I2=soc.cpu.latched_rd[1] I3=$abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1] O=$abc$72829$auto$simplemap.cc:256:simplemap_eqne$21977
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111111110111
.gate SB_LUT4 I0=$abc$72829$new_n5281_ I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_ I2=$abc$72829$new_n5309_ I3=$abc$72829$new_n5169_ O=$abc$72829$new_n5168_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5216_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$22037_new_ I3=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:502$2080_Y_new_ O=$abc$72829$new_n5169_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap\soc.cpu.$procmux$4572_Y_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:502$2080_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21348[0]_new_inv_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21473[1]_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4572_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[5] I2=soc.cpu.mem_rdata_latched[4] I3=soc.cpu.mem_rdata_latched[6] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21473[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[3] I3=soc.cpu.mem_rdata_latched[2] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21348[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n5175_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$19781[2]_new_ O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$22037_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$soc.cpu.mem_rdata_latched[15]_new_inv_ I3=$abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$72829$new_n5175_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_rdata_q[14] I2=$abc$72829$new_n5182_ I3=$abc$72829$new_n5179_ O=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$72829$new_n4823_ I1=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=soc.spimemio.rdata[14] I3=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[14]_new_inv_ O=$abc$72829$new_n5179_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=soc.ram_ready I1=soc.memory.rdata[14] I2=$abc$72829$new_n5067_ I3=$abc$72829$new_n5181_ O=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[14] I3=$abc$72829$new_n5072_ O=$abc$72829$new_n5181_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[14] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n5182_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_rdata_q[30] I2=$abc$72829$new_n5188_ I3=$abc$72829$new_n5185_ O=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$72829$new_n4823_ I1=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=soc.spimemio.rdata[30] I3=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[30]_new_inv_ O=$abc$72829$new_n5185_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=soc.ram_ready I1=soc.memory.rdata[30] I2=$abc$72829$new_n5067_ I3=$abc$72829$new_n5187_ O=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[30] I3=$abc$72829$new_n5072_ O=$abc$72829$new_n5187_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[30] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n5188_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$new_n4902_ I1=soc.cpu.mem_16bit_buffer[15] I2=$abc$72829$new_n5190_ I3=$abc$72829$new_n5196_ O=$abc$72829$soc.cpu.mem_rdata_latched[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72829$soc.cpu.mem_rdata[15]_new_inv_ I3=soc.cpu.mem_rdata_q[15] O=$abc$72829$new_n5190_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=soc.ram_ready I1=soc.memory.rdata[15] I2=$abc$72829$new_n5067_ I3=$abc$72829$new_n5193_ O=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[15] I3=$abc$72829$new_n5072_ O=$abc$72829$new_n5193_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[31] I3=soc.cpu.mem_rdata_q[31] O=$abc$72829$new_n5196_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72829$new_n5202_ I1=$abc$72829$new_n5201_ I2=$abc$72829$new_n5198_ I3=$abc$72829$new_n5199_ O=soc.cpu.mem_rdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$72829$new_n9403_ I1=soc.spimemio.valid I2=soc.memory.rdata[31] I3=soc.ram_ready O=$abc$72829$new_n5198_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72829$new_n5200_ I2=soc.spimemio.config_en I3=$abc$72829$new_n4805_ O=$abc$72829$new_n5199_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[31] I1=$abc$72829$new_n4818_ I2=$abc$72829$new_n4814_ I3=soc.simpleuart.recv_buf_valid O=$abc$72829$new_n5200_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72829$new_n9411_ I2=soc.spimemio.valid I3=soc.spimemio.rdata[31] O=$abc$72829$new_n5201_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[31] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n5202_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5204_ I2=$abc$72829$new_n4902_ I3=soc.cpu.mem_16bit_buffer[13] O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$19781[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$72829$new_n4902_ I1=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[29]_new_inv_ I3=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[13]_new_inv_ O=$abc$72829$new_n5204_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[29] I3=soc.cpu.mem_rdata_q[29] O=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.ram_ready I1=soc.memory.rdata[29] I2=$abc$72829$new_n5067_ I3=$abc$72829$new_n5208_ O=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[29] I3=$abc$72829$new_n5072_ O=$abc$72829$new_n5208_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_rdata_q[13] I2=$abc$72829$new_n5215_ I3=$abc$72829$new_n5212_ O=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$72829$new_n4823_ I1=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=soc.spimemio.rdata[13] I3=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[13]_new_inv_ O=$abc$72829$new_n5212_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=soc.ram_ready I1=soc.memory.rdata[13] I2=$abc$72829$new_n5067_ I3=$abc$72829$new_n5214_ O=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[13] I3=$abc$72829$new_n5072_ O=$abc$72829$new_n5214_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[13] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n5215_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5252_ I2=$abc$72829$auto$wreduce.cc:454:run$7241[2]_new_inv_ I3=$abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_ O=$abc$72829$new_n5216_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5218_ I2=$abc$72829$new_n4902_ I3=soc.cpu.mem_16bit_buffer[11] O=$abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$72829$new_n4902_ I1=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[27]_new_inv_ I3=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[11]_new_inv_ O=$abc$72829$new_n5218_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_rdata_q[27] I2=$abc$72829$new_n5223_ I3=$abc$72829$new_n5220_ O=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$72829$new_n4823_ I1=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=soc.spimemio.rdata[27] I3=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[27]_new_inv_ O=$abc$72829$new_n5220_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=soc.ram_ready I1=soc.memory.rdata[27] I2=$abc$72829$new_n5067_ I3=$abc$72829$new_n5222_ O=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[27] I3=$abc$72829$new_n5072_ O=$abc$72829$new_n5222_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[27] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n5223_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72829$soc.cpu.mem_rdata[11]_new_inv_ I3=soc.cpu.mem_rdata_q[11] O=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$72829$new_n5234_ I1=$abc$72829$new_n5233_ I2=$abc$72829$new_n5226_ I3=$abc$72829$new_n5227_ O=$abc$72829$soc.cpu.mem_rdata[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$72829$new_n9403_ I1=soc.spimemio.valid I2=soc.memory.rdata[11] I3=soc.ram_ready O=$abc$72829$new_n5226_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72829$new_n5232_ I2=$abc$72829$new_n4805_ I3=flash_io3_oe O=$abc$72829$new_n5227_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5229_ I2=soc.spimemio.config_oe[3] I3=soc.spimemio.config_en O=flash_io3_oe
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.xfer_qspi I3=$abc$72829$new_n5230_ O=$abc$72829$new_n5229_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=soc.spimemio.xfer.xfer_rd I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 O=$abc$72829$new_n5230_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.spimemio.xfer.dummy_count[1] I1=soc.spimemio.xfer.dummy_count[0] I2=soc.spimemio.xfer.dummy_count[3] I3=soc.spimemio.xfer.dummy_count[2] O=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111110
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[11] I1=$abc$72829$new_n4818_ I2=$abc$72829$new_n4814_ I3=soc.simpleuart.recv_buf_valid O=$abc$72829$new_n5232_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72829$new_n9411_ I2=soc.spimemio.valid I3=soc.spimemio.rdata[11] O=$abc$72829$new_n5233_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[11] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n5234_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_rdata_q[25] I2=$abc$72829$new_n5241_ I3=$abc$72829$new_n5238_ O=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$72829$new_n4823_ I1=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=soc.spimemio.rdata[25] I3=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[25]_new_inv_ O=$abc$72829$new_n5238_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=soc.ram_ready I1=soc.memory.rdata[25] I2=$abc$72829$new_n5067_ I3=$abc$72829$new_n5240_ O=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[25] I3=$abc$72829$new_n5072_ O=$abc$72829$new_n5240_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[25] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n5241_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72829$soc.cpu.mem_rdata[9]_new_inv_ I3=soc.cpu.mem_rdata_q[9] O=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$72829$new_n5251_ I1=$abc$72829$new_n5250_ I2=$abc$72829$new_n5245_ I3=$abc$72829$new_n5246_ O=$abc$72829$soc.cpu.mem_rdata[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$72829$new_n9403_ I1=soc.spimemio.valid I2=soc.memory.rdata[9] I3=soc.ram_ready O=$abc$72829$new_n5245_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72829$new_n5249_ I2=$abc$72829$new_n4805_ I3=flash_io1_oe O=$abc$72829$new_n5246_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5248_ I2=soc.spimemio.config_oe[1] I3=soc.spimemio.config_en O=flash_io1_oe
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5230_ I2=soc.spimemio.xfer.xfer_dspi I3=soc.spimemio.xfer.xfer_qspi O=$abc$72829$new_n5248_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[9] I1=$abc$72829$new_n4818_ I2=$abc$72829$new_n4814_ I3=soc.simpleuart.recv_buf_valid O=$abc$72829$new_n5249_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72829$new_n9411_ I2=soc.spimemio.valid I3=soc.spimemio.rdata[9] O=$abc$72829$new_n5250_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[9] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n5251_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$new_n5280_ I1=$abc$72829$new_n5279_ I2=$abc$72829$new_n5267_ I3=$abc$72829$new_n5253_ O=$abc$72829$new_n5252_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72829$new_n4902_ I1=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[26]_new_inv_ I3=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[10]_new_inv_ O=$abc$72829$new_n5253_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_rdata_q[26] I2=$abc$72829$new_n5258_ I3=$abc$72829$new_n5255_ O=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$72829$new_n4823_ I1=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=soc.spimemio.rdata[26] I3=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[26]_new_inv_ O=$abc$72829$new_n5255_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=soc.ram_ready I1=soc.memory.rdata[26] I2=$abc$72829$new_n5067_ I3=$abc$72829$new_n5257_ O=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[26] I3=$abc$72829$new_n5072_ O=$abc$72829$new_n5257_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[26] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n5258_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72829$soc.cpu.mem_rdata[10]_new_inv_ I3=soc.cpu.mem_rdata_q[10] O=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$72829$new_n5266_ I1=$abc$72829$new_n5265_ I2=$abc$72829$new_n5261_ I3=$abc$72829$new_n5262_ O=$abc$72829$soc.cpu.mem_rdata[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$72829$new_n9403_ I1=soc.spimemio.valid I2=soc.memory.rdata[10] I3=soc.ram_ready O=$abc$72829$new_n5261_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72829$new_n5264_ I2=$abc$72829$new_n4805_ I3=flash_io2_oe O=$abc$72829$new_n5262_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5229_ I2=soc.spimemio.config_oe[2] I3=soc.spimemio.config_en O=flash_io2_oe
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[10] I1=$abc$72829$new_n4818_ I2=$abc$72829$new_n4814_ I3=soc.simpleuart.recv_buf_valid O=$abc$72829$new_n5264_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72829$new_n9411_ I2=soc.spimemio.valid I3=soc.spimemio.rdata[10] O=$abc$72829$new_n5265_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[10] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n5266_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$new_n4902_ I1=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[23]_new_inv_ I3=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[7]_new_inv_ O=$abc$72829$new_n5267_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_rdata_q[23] I2=$abc$72829$new_n5272_ I3=$abc$72829$new_n5269_ O=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$72829$new_n4823_ I1=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=soc.spimemio.rdata[23] I3=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[23]_new_inv_ O=$abc$72829$new_n5269_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=soc.ram_ready I1=soc.memory.rdata[23] I2=$abc$72829$new_n5067_ I3=$abc$72829$new_n5271_ O=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[23] I3=$abc$72829$new_n5072_ O=$abc$72829$new_n5271_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[23] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n5272_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_rdata_q[7] I2=$abc$72829$new_n5278_ I3=$abc$72829$new_n5274_ O=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$72829$new_n4823_ I1=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=soc.spimemio.rdata[7] I3=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[7]_new_inv_ O=$abc$72829$new_n5274_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$false I1=soc.ram_ready I2=$abc$72829$new_n5276_ I3=soc.memory.rdata[7] O=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[7] I1=$abc$72829$new_n5072_ I2=$abc$72829$new_n5068_ I3=$abc$72829$soc.simpleuart_reg_dat_do[7]_new_inv_ O=$abc$72829$new_n5276_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[7] O=$abc$72829$soc.simpleuart_reg_dat_do[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[7] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n5278_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_16bit_buffer[10] I3=$abc$72829$new_n4902_ O=$abc$72829$new_n5279_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_16bit_buffer[7] I3=$abc$72829$new_n4902_ O=$abc$72829$new_n5280_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_ I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_ I2=$abc$72829$new_n5306_ I3=$abc$72829$new_n5285_ O=$abc$72829$new_n5281_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:168:logic_reduce$17107_new_inv_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26347[0]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$19781[2]_new_ I3=$abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26347[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14785[1] I3=$abc$72829$auto$rtlil.cc:1981:NotGate$71653 O=$abc$72829$auto$simplemap.cc:168:logic_reduce$17107_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$19789_new_ I1=$abc$72829$techmap\soc.cpu.$procmux$4572_Y_new_inv_ I2=$abc$72829$auto$wreduce.cc:454:run$7237[1]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72829$new_n5285_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$27459[0]_new_ I3=$abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$19789_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$new_n5204_ I1=$abc$72829$soc.cpu.mem_rdata_latched[15]_new_inv_ I2=$abc$72829$new_n4902_ I3=soc.cpu.mem_16bit_buffer[13] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$27459[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000010001
.gate SB_LUT4 I0=$abc$72829$new_n5252_ I1=$abc$72829$auto$wreduce.cc:454:run$7241[2]_new_inv_ I2=$abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_ I3=$abc$72829$auto$wreduce.cc:454:run$7241[1]_new_inv_ O=$abc$72829$auto$wreduce.cc:454:run$7237[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5290_ I2=$abc$72829$new_n4902_ I3=soc.cpu.mem_16bit_buffer[8] O=$abc$72829$auto$wreduce.cc:454:run$7241[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$72829$new_n4902_ I1=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[24]_new_inv_ I3=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[8]_new_inv_ O=$abc$72829$new_n5290_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_rdata_q[24] I2=$abc$72829$new_n5295_ I3=$abc$72829$new_n5292_ O=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$72829$new_n4823_ I1=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=soc.spimemio.rdata[24] I3=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[24]_new_inv_ O=$abc$72829$new_n5292_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=soc.ram_ready I1=soc.memory.rdata[24] I2=$abc$72829$new_n5067_ I3=$abc$72829$new_n5294_ O=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[24] I3=$abc$72829$new_n5072_ O=$abc$72829$new_n5294_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[24] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n5295_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72829$soc.cpu.mem_rdata[8]_new_inv_ I3=soc.cpu.mem_rdata_q[8] O=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$72829$new_n5305_ I1=$abc$72829$new_n5304_ I2=$abc$72829$new_n5298_ I3=$abc$72829$new_n5299_ O=$abc$72829$soc.cpu.mem_rdata[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$72829$new_n9403_ I1=soc.spimemio.valid I2=soc.memory.rdata[8] I3=soc.ram_ready O=$abc$72829$new_n5298_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$72829$new_n5303_ I2=$abc$72829$new_n4805_ I3=flash_io0_oe O=$abc$72829$new_n5299_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.spimemio.config_en I1=$abc$72829$new_n5248_ I2=$abc$72829$new_n5301_ I3=soc.spimemio.config_oe[0] O=flash_io0_oe
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_ I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 O=$abc$72829$new_n5301_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.xfer_ddr I2=soc.spimemio.xfer.xfer_qspi I3=soc.spimemio.xfer.xfer_dspi O=$abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[8] I1=$abc$72829$new_n4818_ I2=$abc$72829$new_n4814_ I3=soc.simpleuart.recv_buf_valid O=$abc$72829$new_n5303_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=$abc$72829$new_n9411_ I2=soc.spimemio.valid I3=soc.spimemio.rdata[8] O=$abc$72829$new_n5304_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[8] I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ O=$abc$72829$new_n5305_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$opt_reduce.cc:132:opt_mux$7148_new_ I2=$abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72829$new_n5306_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72829$soc.cpu.mem_rdata_latched[15]_new_inv_ I1=$abc$72829$new_n5204_ I2=$abc$72829$new_n4902_ I3=soc.cpu.mem_16bit_buffer[13] O=$abc$72829$auto$opt_reduce.cc:132:opt_mux$7148_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14785[1] I3=$abc$72829$auto$rtlil.cc:1981:NotGate$71653 O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$auto$opt_reduce.cc:132:opt_mux$7140_new_ I1=$abc$72829$auto$simplemap.cc:168:logic_reduce$17034_new_inv_ I2=$abc$72829$new_n5312_ I3=$abc$72829$new_n5310_ O=$abc$72829$new_n5309_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_ I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$27459[0]_new_ I3=$abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_ O=$abc$72829$new_n5310_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n5279_ I3=$abc$72829$new_n5253_ O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$27459[0]_new_ I2=$abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72829$new_n5312_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$opt_reduce.cc:132:opt_mux$7148_new_ I3=$abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$72829$auto$simplemap.cc:168:logic_reduce$17034_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$soc.cpu.mem_rdata_latched[15]_new_inv_ I3=$abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$72829$auto$opt_reduce.cc:132:opt_mux$7140_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$rtlil.cc:1981:NotGate$71653 I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14785[1] O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=resetn I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:359$2015_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:360$2021_Y_new_inv_ O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26347[0]_new_ I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7237[1]_new_inv_ I3=$abc$72829$soc.cpu.mem_rdata_latched[15]_new_inv_ O=$abc$72829$new_n5319_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:168:logic_reduce$17107_new_inv_ I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$17034_new_inv_ O=$abc$72829$new_n5320_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap\soc.cpu.$procmux$4444_Y I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$21526[1]_new_ O=$abc$72829$techmap\soc.cpu.$0\instr_retirq[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$soc.cpu.mem_rdata_latched[27]_new_inv_ I1=$abc$72829$new_n5326_ I2=$abc$72829$new_n5324_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21563[0]_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4444_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[3] I1=soc.cpu.mem_rdata_latched[2] I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14785[1] I3=$abc$72829$auto$rtlil.cc:1981:NotGate$71653 O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21563[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72829$soc.cpu.mem_rdata_latched[25]_new_inv_ I1=soc.cpu.mem_rdata_latched[5] I2=soc.cpu.mem_rdata_latched[4] I3=soc.cpu.mem_rdata_latched[6] O=$abc$72829$new_n5324_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[25]_new_inv_ I3=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[9]_new_inv_ O=$abc$72829$soc.cpu.mem_rdata_latched[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$abc$72829$soc.cpu.mem_rdata_latched[28]_new_inv_ I1=$abc$72829$soc.cpu.mem_rdata_latched[30]_new_inv_ I2=$abc$72829$soc.cpu.mem_rdata_latched[29]_new_inv_ I3=$abc$72829$soc.cpu.mem_rdata_latched[31]_new_inv_ O=$abc$72829$new_n5326_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72829$new_n5190_ I3=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[31]_new_inv_ O=$abc$72829$soc.cpu.mem_rdata_latched[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[31] I3=soc.cpu.mem_rdata_q[31] O=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[29]_new_inv_ I3=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[13]_new_inv_ O=$abc$72829$soc.cpu.mem_rdata_latched[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[14]_new_inv_ I3=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[30]_new_inv_ O=$abc$72829$soc.cpu.mem_rdata_latched[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[12]_new_inv_ I3=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[28]_new_inv_ O=$abc$72829$soc.cpu.mem_rdata_latched[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[27]_new_inv_ I3=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[11]_new_inv_ O=$abc$72829$soc.cpu.mem_rdata_latched[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[26]_new_inv_ I3=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[10]_new_inv_ O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$21526[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I3=$abc$72829$soc.cpu.mem_rdata_latched[16]_new_inv_ O=$abc$72829$new_n5335_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72829$new_n4919_ I3=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[16]_new_inv_ O=$abc$72829$soc.cpu.mem_rdata_latched[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[16] I3=soc.cpu.mem_rdata_q[16] O=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.latched_rd[3] I1=$abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3] I2=soc.cpu.latched_rd[2] I3=$abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21979[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$auto$wreduce.cc:454:run$7241[2]_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_ I3=$abc$72829$new_n5309_ O=$abc$72829$new_n5343_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_ I1=$abc$72829$auto$wreduce.cc:454:run$7241[2]_new_inv_ I2=$abc$72829$new_n5285_ I3=$abc$72829$new_n5306_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16298_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I3=$abc$72829$soc.cpu.mem_rdata_latched[17]_new_inv_ O=$abc$72829$new_n5346_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72829$new_n4894_ I3=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[17]_new_inv_ O=$abc$72829$soc.cpu.mem_rdata_latched[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[17] I3=soc.cpu.mem_rdata_q[17] O=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72829$new_n5355_ I1=$abc$72829$new_n5351_ I2=soc.cpu.decoded_rs1[3] I3=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 O=$abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_ I1=$abc$72829$new_n5354_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_ I3=$abc$72829$new_n5352_ O=$abc$72829$new_n5351_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5306_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$19789_new_ I3=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:506$2083_Y_new_ O=$abc$72829$new_n5352_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[12] I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21473[1]_new_inv_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21348[0]_new_inv_ O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:506$2083_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_ I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$17034_new_inv_ O=$abc$72829$new_n5354_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 I1=$abc$72829$new_n5356_ I2=$abc$72829$new_n5358_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_ O=$abc$72829$new_n5355_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$72829$new_n5357_ I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_ I2=$abc$72829$new_n5310_ I3=$abc$72829$new_n5312_ O=$abc$72829$new_n5356_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_ I2=$abc$72829$soc.cpu.mem_rdata_latched[15]_new_inv_ I3=$abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$72829$new_n5357_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5359_ I2=$abc$72829$techmap\soc.cpu.$procmux$4444_Y I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$21526[1]_new_ O=$abc$72829$new_n5358_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I3=$abc$72829$soc.cpu.mem_rdata_latched[18]_new_inv_ O=$abc$72829$new_n5359_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72829$new_n5106_ I3=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[18]_new_inv_ O=$abc$72829$soc.cpu.mem_rdata_latched[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[18] I3=soc.cpu.mem_rdata_q[18] O=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0] I1=soc.cpu.latched_rd[0] I2=soc.cpu.latched_rd[4] I3=$abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4] O=$abc$72829$new_n5363_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 I1=soc.cpu.decoded_rs1[4] I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4538.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16297_Y[4]_new_ I3=$abc$72829$new_n5366_ O=$abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=$abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_ I1=$abc$72829$new_n5354_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_ I3=$abc$72829$new_n5352_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4538.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16297_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n5367_ I3=$abc$72829$techmap\soc.cpu.$0\instr_retirq[0:0] O=$abc$72829$new_n5366_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I3=$abc$72829$soc.cpu.mem_rdata_latched[19]_new_inv_ O=$abc$72829$new_n5367_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72829$new_n5156_ I3=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[19]_new_inv_ O=$abc$72829$soc.cpu.mem_rdata_latched[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[19] I3=soc.cpu.mem_rdata_q[19] O=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72829$new_n5372_ I1=$abc$72829$new_n5376_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16298_Y[0]_new_ I3=$abc$72829$new_n5373_ O=$abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_rs1[0] I3=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 O=$abc$72829$new_n5372_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72829$auto$wreduce.cc:454:run$7241[0]_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_ I3=$abc$72829$new_n5309_ O=$abc$72829$new_n5373_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n5280_ I3=$abc$72829$new_n5267_ O=$abc$72829$auto$wreduce.cc:454:run$7241[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_ I1=$abc$72829$auto$wreduce.cc:454:run$7241[0]_new_inv_ I2=$abc$72829$new_n5285_ I3=$abc$72829$new_n5306_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16298_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100000
.gate SB_LUT4 I0=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 I1=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I2=$abc$72829$soc.cpu.mem_rdata_latched[15]_new_inv_ I3=$abc$72829$techmap\soc.cpu.$0\instr_retirq[0:0] O=$abc$72829$new_n5376_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5378_ I2=$abc$72829$new_n5379_ I3=$abc$72829$new_n5030_ O=$abc$72829$auto$fsm_map.cc:170:map_fsm$7756[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=$abc$72829$new_n4963_ I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$13167[5]_new_inv_ I3=soc.cpu.mem_do_prefetch O=$abc$72829$new_n5378_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=soc.cpu.is_sb_sh_sw I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$22805[4]_new_inv_ O=$abc$72829$new_n5379_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$21738_new_inv_ O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$22805[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I3=soc.cpu.pcpi_mul.instr_mul O=soc.cpu.pcpi_mul.instr_any_mul
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.instr_mulhu I2=soc.cpu.pcpi_mul.instr_mulhsu I3=soc.cpu.pcpi_mul.instr_mulh O=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$72829$new_n5411_ I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$26301[2]_new_inv_ I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$26301[4]_new_ I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$26301[0]_new_ O=$abc$72829$auto$simplemap.cc:256:simplemap_eqne$26308
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111110111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_rd[0] I3=$abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0] O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$26301[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 I1=soc.cpu.decoded_rs2[0] I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16110_Y[0]_new_ I3=$abc$72829$new_n5393_ O=$abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[2] I1=$abc$72829$new_n5387_ I2=$abc$72829$new_n5389_ I3=$abc$72829$new_n5391_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16110_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010001000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5388_ I2=$abc$72829$techmap\soc.cpu.$procmux$4572_Y_new_inv_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$27459[0]_new_ O=$abc$72829$new_n5387_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$19781[2]_new_ I1=$abc$72829$soc.cpu.mem_rdata_latched[15]_new_inv_ I2=$abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72829$new_n5388_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$abc$72829$new_n5390_ I1=soc.cpu.mem_rdata_latched[12] I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_ I3=$abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_ O=$abc$72829$new_n5389_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$27459[0]_new_ I2=$abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_ O=$abc$72829$new_n5390_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_ I3=$abc$72829$new_n5392_ O=$abc$72829$new_n5391_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14785[1] I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$27459[0]_new_ I3=$abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$72829$new_n5392_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I3=$abc$72829$soc.cpu.mem_rdata_latched[20]_new_inv_ O=$abc$72829$new_n5393_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72829$new_n5122_ I3=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[20]_new_inv_ O=$abc$72829$soc.cpu.mem_rdata_latched[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[20] I3=soc.cpu.mem_rdata_q[20] O=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_rd[2] I3=$abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2] O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$26301[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 I1=soc.cpu.decoded_rs2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16110_Y[2]_new_ I3=$abc$72829$new_n5400_ O=$abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[4] I1=$abc$72829$new_n5387_ I2=$abc$72829$new_n5389_ I3=$abc$72829$new_n5391_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16110_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I3=$abc$72829$soc.cpu.mem_rdata_latched[22]_new_inv_ O=$abc$72829$new_n5400_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72829$new_n5084_ I3=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[22]_new_inv_ O=$abc$72829$soc.cpu.mem_rdata_latched[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[22] I3=soc.cpu.mem_rdata_q[22] O=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_rd[4] I3=$abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4] O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$26301[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$27459[0]_new_ I2=$abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72829$new_n5408_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[24]_new_inv_ I3=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[8]_new_inv_ O=$abc$72829$soc.cpu.mem_rdata_latched[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=soc.cpu.latched_rd[3] I1=$abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3] I2=soc.cpu.latched_rd[1] I3=$abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1] O=$abc$72829$new_n5411_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 I1=soc.cpu.decoded_rs2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16110_Y[1]_new_ I3=$abc$72829$new_n5414_ O=$abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[3] I1=$abc$72829$new_n5387_ I2=$abc$72829$new_n5389_ I3=$abc$72829$new_n5391_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16110_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I3=$abc$72829$soc.cpu.mem_rdata_latched[21]_new_inv_ O=$abc$72829$new_n5414_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72829$new_n5132_ I3=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[21]_new_inv_ O=$abc$72829$soc.cpu.mem_rdata_latched[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[21] I3=soc.cpu.mem_rdata_q[21] O=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$19781[2]_new_ I3=$abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$19786[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4698.$and$/usr/local/bin/../share/yosys/techmap.v:434$16113_Y[3]_new_ I1=$abc$72829$new_n5426_ I2=$abc$72829$new_n5390_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14709_new_ O=$abc$72829$new_n5424_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14709_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I3=$abc$72829$soc.cpu.mem_rdata_latched[23]_new_inv_ O=$abc$72829$new_n5426_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[23]_new_inv_ I3=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[7]_new_inv_ O=$abc$72829$soc.cpu.mem_rdata_latched[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:168:logic_reduce$17107_new_inv_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$27459[0]_new_ I3=$abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4698.$and$/usr/local/bin/../share/yosys/techmap.v:434$16113_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72829$new_n4963_ I1=$abc$72829$new_n5430_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$22805[4]_new_inv_ O=$abc$72829$auto$fsm_map.cc:170:map_fsm$7756[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[5] I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$13167[5]_new_inv_ I3=soc.cpu.mem_do_prefetch O=$abc$72829$new_n5430_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72829$new_n5440_ I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$46004[5]_new_inv_ I2=$abc$72829$new_n5432_ I3=$abc$72829$techmap\soc.cpu.$procmux$5281_Y_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$5283.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16346_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_xfer I3=soc.cpu.mem_la_read O=$abc$72829$new_n5432_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:364$2040_Y_new_inv_ O=soc.cpu.mem_la_read
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:364$2039_Y_new_ I2=$abc$72829$new_n4903_ I3=$abc$72829$new_n5438_ O=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:364$2040_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I2=soc.cpu.mem_la_firstword_xfer I3=soc.cpu.mem_la_secondword O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:364$2039_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap\soc.cpu.$procmux$5551_Y I3=soc.cpu.mem_xfer O=soc.cpu.mem_la_firstword_xfer
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.last_mem_valid I2=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I3=soc.cpu.mem_la_firstword_reg O=$abc$72829$techmap\soc.cpu.$procmux$5551_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_state[0] I2=soc.cpu.mem_state[1] I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:363$2030_Y_new_inv_ O=$abc$72829$new_n5438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I3=soc.cpu.mem_do_rdata O=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:363$2030_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_state[1] I1=soc.cpu.mem_state[0] I2=$abc$72829$techmap\soc.cpu.$procmux$5281_Y_new_ I3=$abc$72829$techmap\soc.cpu.$procmux$5293_Y_new_inv_ O=$abc$72829$new_n5440_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111001110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap\soc.$logic_and$picosoc.v:189$1219_Y I3=$abc$72829$new_n4856_ O=$abc$72829$techmap\soc.cpu.$procmux$5281_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_valid I3=$abc$72829$techmap\soc.$logic_not$picosoc.v:189$1218_Y_new_ O=$abc$72829$techmap\soc.$logic_and$picosoc.v:189$1219_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n4804_ I3=$abc$72829$new_n4823_ O=$abc$72829$techmap\soc.$logic_not$picosoc.v:189$1218_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:363$2030_Y_new_inv_ I1=soc.cpu.mem_do_wdata I2=$abc$72829$new_n4903_ I3=soc.cpu.mem_valid O=$abc$72829$techmap\soc.cpu.$procmux$5293_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_state[0] I3=soc.cpu.mem_state[1] O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$46004[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28184_new_ I2=soc.cpu.decoded_imm_uj[31] I3=soc.cpu.instr_jal O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16952_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[31] I1=$abc$72829$new_n4905_ I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28184_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=$abc$72829$new_n5450_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[30] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16951_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q[31] I3=$abc$72829$techmap\soc.cpu.$procmux$4683_CMP_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_ I1=soc.cpu.mem_rdata_q[30] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72829$new_n5450_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[31] I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$abc$72829$new_n5453_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[29] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16950_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_ I1=soc.cpu.mem_rdata_q[29] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72829$new_n5453_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72829$new_n5455_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[28] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16949_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_ I1=soc.cpu.mem_rdata_q[28] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72829$new_n5455_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72829$new_n5457_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[27] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16948_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_ I1=soc.cpu.mem_rdata_q[27] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72829$new_n5457_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72829$new_n5459_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[26] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16947_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_ I1=soc.cpu.mem_rdata_q[26] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72829$new_n5459_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72829$new_n5461_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[25] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16946_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_ I1=soc.cpu.mem_rdata_q[25] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72829$new_n5461_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72829$new_n5463_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[24] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16945_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_ I1=soc.cpu.mem_rdata_q[24] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72829$new_n5463_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72829$new_n5465_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[23] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16944_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_ I1=soc.cpu.mem_rdata_q[23] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72829$new_n5465_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72829$new_n5467_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[22] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16943_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_ I1=soc.cpu.mem_rdata_q[22] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72829$new_n5467_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72829$new_n5469_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[21] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16942_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_ I1=soc.cpu.mem_rdata_q[21] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72829$new_n5469_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72829$new_n5471_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[20] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16941_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_ I1=soc.cpu.mem_rdata_q[20] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72829$new_n5471_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72829$new_n5473_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[19] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16940_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_ I1=soc.cpu.mem_rdata_q[19] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72829$new_n5473_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72829$new_n5475_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[18] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16939_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_ I1=soc.cpu.mem_rdata_q[18] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72829$new_n5475_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72829$new_n5477_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[17] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16938_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_ I1=soc.cpu.mem_rdata_q[17] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72829$new_n5477_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72829$new_n5479_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[16] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16937_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_ I1=soc.cpu.mem_rdata_q[16] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72829$new_n5479_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72829$new_n5481_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[15] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16936_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_ I1=soc.cpu.mem_rdata_q[15] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72829$new_n5481_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72829$new_n5483_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[14] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16935_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_ I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72829$new_n5483_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72829$new_n5485_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[13] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16934_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_ I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72829$new_n5485_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72829$new_n5487_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[12] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16933_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_ I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$72829$new_n5487_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72829$new_n5489_ I1=soc.cpu.mem_rdata_q[31] I2=$abc$72829$techmap\soc.cpu.$procmux$4683_CMP_new_inv_ I3=soc.cpu.is_sb_sh_sw O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16932_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[11] I1=soc.cpu.instr_jal I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.mem_rdata_q[7] O=$abc$72829$new_n5489_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[30] I1=$abc$72829$new_n4905_ I2=soc.cpu.decoded_imm_uj[10] I3=soc.cpu.instr_jal O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16931_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[29] I1=$abc$72829$new_n4905_ I2=soc.cpu.decoded_imm_uj[9] I3=soc.cpu.instr_jal O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16930_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[28] I1=$abc$72829$new_n4905_ I2=soc.cpu.decoded_imm_uj[8] I3=soc.cpu.instr_jal O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16929_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[27] I1=$abc$72829$new_n4905_ I2=soc.cpu.decoded_imm_uj[7] I3=soc.cpu.instr_jal O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16928_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[26] I1=$abc$72829$new_n4905_ I2=soc.cpu.decoded_imm_uj[6] I3=soc.cpu.instr_jal O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16927_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[25] I1=$abc$72829$new_n4905_ I2=soc.cpu.decoded_imm_uj[5] I3=soc.cpu.instr_jal O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16926_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28417_new_inv_ I2=soc.cpu.decoded_imm_uj[4] I3=soc.cpu.instr_jal O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16925_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28414[0]_new_ I2=$abc$72829$techmap\soc.cpu.$procmux$4683_CMP_new_inv_ I3=soc.cpu.mem_rdata_q[24] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28417_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[11] I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28414[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28424_new_inv_ I2=soc.cpu.decoded_imm_uj[3] I3=soc.cpu.instr_jal O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16924_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28421[0]_new_ I2=$abc$72829$techmap\soc.cpu.$procmux$4683_CMP_new_inv_ I3=soc.cpu.mem_rdata_q[23] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28424_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[10] I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28421[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28431_new_inv_ I2=soc.cpu.decoded_imm_uj[2] I3=soc.cpu.instr_jal O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16923_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28428[0]_new_ I2=$abc$72829$techmap\soc.cpu.$procmux$4683_CMP_new_inv_ I3=soc.cpu.mem_rdata_q[22] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28431_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[9] I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28428[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28438_new_inv_ I2=soc.cpu.decoded_imm_uj[1] I3=soc.cpu.instr_jal O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16922_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28435[0]_new_ I2=$abc$72829$techmap\soc.cpu.$procmux$4683_CMP_new_inv_ I3=soc.cpu.mem_rdata_q[21] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28438_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[8] I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$28435[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5509_ I2=soc.cpu.mem_rdata_q[20] I3=$abc$72829$techmap\soc.cpu.$procmux$4683_CMP_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16921_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[7] I1=soc.cpu.is_sb_sh_sw I2=soc.cpu.decoded_imm_uj[0] I3=soc.cpu.instr_jal O=$abc$72829$new_n5509_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5512_ I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$46004[5]_new_inv_ I3=$abc$72829$new_n5511_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16523_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72829$auto$wreduce.cc:454:run$7249[1]_new_ I3=soc.cpu.mem_la_read O=$abc$72829$new_n5511_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72829$new_n5438_ I1=soc.cpu.mem_do_wdata I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$48822[0]_new_inv_ I3=soc.cpu.mem_do_rinst O=$abc$72829$new_n5512_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$72829$new_n5515_ I1=$abc$72829$auto$wreduce.cc:454:run$7249[1]_new_ I2=$abc$72829$new_n5514_ I3=soc.cpu.mem_la_read O=$abc$72829$techmap$techmap\soc.cpu.$procmux$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16524_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010111010101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$46004[5]_new_inv_ I3=soc.cpu.mem_xfer O=$abc$72829$new_n5514_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$new_n5516_ I1=soc.cpu.mem_state[1] I2=soc.cpu.mem_state[0] I3=soc.cpu.mem_xfer O=$abc$72829$new_n5515_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=soc.cpu.mem_state[0] I1=soc.cpu.mem_state[1] I2=soc.cpu.mem_do_rinst I3=soc.cpu.mem_do_wdata O=$abc$72829$new_n5516_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011110111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5518_ I2=soc.cpu.reg_op1[31] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18251_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[31] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[31]_new_inv_ O=$abc$72829$new_n5518_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_ I2=soc.cpu.cpu_state[4] I3=$abc$72829$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$72829$new_n5519_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_do_rdata I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$13167[5]_new_inv_ I3=soc.cpu.mem_do_prefetch O=$abc$72829$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_do_wdata I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$13167[5]_new_inv_ I3=soc.cpu.mem_do_prefetch O=$abc$72829$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[31] I2=soc.cpu.reg_pc[31] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[15] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[15] O=soc.cpu.cpuregs_rs1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5525_ I2=soc.cpu.decoded_rs1[1] I3=soc.cpu.decoded_rs1[0] O=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.decoded_rs1[5] I1=soc.cpu.decoded_rs1[4] I2=soc.cpu.decoded_rs1[3] I3=soc.cpu.decoded_rs1[2] O=$abc$72829$new_n5525_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_ I2=soc.cpu.cpu_state[4] I3=$abc$72829$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$72829$new_n5526_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5528_ I2=soc.cpu.reg_op1[30] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18250_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[30] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[30]_new_inv_ O=$abc$72829$new_n5528_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[30] I2=soc.cpu.reg_pc[30] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[14] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[14] O=soc.cpu.cpuregs_rs1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5532_ I2=soc.cpu.reg_op1[29] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18249_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[29] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[29]_new_inv_ O=$abc$72829$new_n5532_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[29] I2=soc.cpu.reg_pc[29] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[13] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[13] O=soc.cpu.cpuregs_rs1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5536_ I2=soc.cpu.reg_op1[28] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18248_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[28] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[28]_new_inv_ O=$abc$72829$new_n5536_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[28] I2=soc.cpu.reg_pc[28] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[12] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[12] O=soc.cpu.cpuregs_rs1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5540_ I2=soc.cpu.reg_op1[27] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18247_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[27] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[27]_new_inv_ O=$abc$72829$new_n5540_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[27] I2=soc.cpu.reg_pc[27] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[11] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[11] O=soc.cpu.cpuregs_rs1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5544_ I2=soc.cpu.reg_op1[26] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18246_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[26] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[26]_new_inv_ O=$abc$72829$new_n5544_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[26] I2=soc.cpu.reg_pc[26] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[10] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[10] O=soc.cpu.cpuregs_rs1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5548_ I2=soc.cpu.reg_op1[25] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18245_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[25] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[25]_new_inv_ O=$abc$72829$new_n5548_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[25] I2=soc.cpu.reg_pc[25] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[9] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[9] O=soc.cpu.cpuregs_rs1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5552_ I2=soc.cpu.reg_op1[24] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18244_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[24] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[24]_new_inv_ O=$abc$72829$new_n5552_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[24] I2=soc.cpu.reg_pc[24] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[8] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[8] O=soc.cpu.cpuregs_rs1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5556_ I2=soc.cpu.reg_op1[23] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18243_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[23] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[23]_new_inv_ O=$abc$72829$new_n5556_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[23] I2=soc.cpu.reg_pc[23] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[7] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[7] O=soc.cpu.cpuregs_rs1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5560_ I2=soc.cpu.reg_op1[22] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18242_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[22] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[22]_new_inv_ O=$abc$72829$new_n5560_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[22] I2=soc.cpu.reg_pc[22] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[6] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[6] O=soc.cpu.cpuregs_rs1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5564_ I2=soc.cpu.reg_op1[21] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18241_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[21] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[21]_new_inv_ O=$abc$72829$new_n5564_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[21] I2=soc.cpu.reg_pc[21] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[5] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[5] O=soc.cpu.cpuregs_rs1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5568_ I2=soc.cpu.reg_op1[20] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18240_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[20] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[20]_new_inv_ O=$abc$72829$new_n5568_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[20] I2=soc.cpu.reg_pc[20] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[4] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[4] O=soc.cpu.cpuregs_rs1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5572_ I2=soc.cpu.reg_op1[19] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18239_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[19] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[19]_new_inv_ O=$abc$72829$new_n5572_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[19] I2=soc.cpu.reg_pc[19] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[3] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[3] O=soc.cpu.cpuregs_rs1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5576_ I2=soc.cpu.reg_op1[18] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18238_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[18] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[18]_new_inv_ O=$abc$72829$new_n5576_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[18] I2=soc.cpu.reg_pc[18] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[2] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[2] O=soc.cpu.cpuregs_rs1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5580_ I2=soc.cpu.reg_op1[17] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18237_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[17] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[17]_new_inv_ O=$abc$72829$new_n5580_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[17] I2=soc.cpu.reg_pc[17] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[1] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[1] O=soc.cpu.cpuregs_rs1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5584_ I2=soc.cpu.reg_op1[16] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18236_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[16] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[16]_new_inv_ O=$abc$72829$new_n5584_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[16] I2=soc.cpu.reg_pc[16] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[0] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[0] O=soc.cpu.cpuregs_rs1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5588_ I2=soc.cpu.reg_op1[15] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18235_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[15] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[15]_new_inv_ O=$abc$72829$new_n5588_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[15] I2=soc.cpu.reg_pc[15] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[15] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[15] O=soc.cpu.cpuregs_rs1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5592_ I2=soc.cpu.reg_op1[14] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18234_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[14] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[14]_new_inv_ O=$abc$72829$new_n5592_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[14] I2=soc.cpu.reg_pc[14] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[14] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[14] O=soc.cpu.cpuregs_rs1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5596_ I2=soc.cpu.reg_op1[13] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18233_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[13] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[13]_new_inv_ O=$abc$72829$new_n5596_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[13] I2=soc.cpu.reg_pc[13] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[13] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[13] O=soc.cpu.cpuregs_rs1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5600_ I2=soc.cpu.reg_op1[12] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18232_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[12] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[12]_new_inv_ O=$abc$72829$new_n5600_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[12] I2=soc.cpu.reg_pc[12] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[12] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[12] O=soc.cpu.cpuregs_rs1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5604_ I2=soc.cpu.reg_op1[11] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18231_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[11] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[11]_new_inv_ O=$abc$72829$new_n5604_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[11] I2=soc.cpu.reg_pc[11] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[11] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[11] O=soc.cpu.cpuregs_rs1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5608_ I2=soc.cpu.reg_op1[10] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18230_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[10] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[10]_new_inv_ O=$abc$72829$new_n5608_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[10] I2=soc.cpu.reg_pc[10] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[10] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[10] O=soc.cpu.cpuregs_rs1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5612_ I2=soc.cpu.reg_op1[9] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18229_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[9] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[9]_new_inv_ O=$abc$72829$new_n5612_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[9] I2=soc.cpu.reg_pc[9] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[9] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[9] O=soc.cpu.cpuregs_rs1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5616_ I2=soc.cpu.reg_op1[8] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18228_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[8] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[8]_new_inv_ O=$abc$72829$new_n5616_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[8] I2=soc.cpu.reg_pc[8] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[8] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[8] O=soc.cpu.cpuregs_rs1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5620_ I2=soc.cpu.reg_op1[7] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18227_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[7] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[7]_new_inv_ O=$abc$72829$new_n5620_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[7] I2=soc.cpu.reg_pc[7] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[7] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[7] O=soc.cpu.cpuregs_rs1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5624_ I2=soc.cpu.reg_op1[6] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18226_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[6] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[6]_new_inv_ O=$abc$72829$new_n5624_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[6] I2=soc.cpu.reg_pc[6] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[6] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[6] O=soc.cpu.cpuregs_rs1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5628_ I2=soc.cpu.reg_op1[5] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18225_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[5] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[5]_new_inv_ O=$abc$72829$new_n5628_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[5] I2=soc.cpu.reg_pc[5] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[5] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[5] O=soc.cpu.cpuregs_rs1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5632_ I2=soc.cpu.reg_op1[4] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18224_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[4] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[4]_new_inv_ O=$abc$72829$new_n5632_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[4] I2=soc.cpu.reg_pc[4] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[4] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[4] O=soc.cpu.cpuregs_rs1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5636_ I2=soc.cpu.reg_op1[3] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18223_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[3] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[3]_new_inv_ O=$abc$72829$new_n5636_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[3] I2=soc.cpu.reg_pc[3] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[3] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[3] O=soc.cpu.cpuregs_rs1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5640_ I2=soc.cpu.reg_op1[2] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18222_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[2] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[2]_new_inv_ O=$abc$72829$new_n5640_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[2] I2=soc.cpu.reg_pc[2] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[2] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[2] O=soc.cpu.cpuregs_rs1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5644_ I2=soc.cpu.reg_op1[1] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18221_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[1] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[1]_new_inv_ O=$abc$72829$new_n5644_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[1] I2=soc.cpu.reg_pc[1] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[1] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[1] O=soc.cpu.cpuregs_rs1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5648_ I2=soc.cpu.reg_op1[0] I3=$abc$72829$new_n5526_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18220_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[0] I1=$abc$72829$new_n5519_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[0]_new_inv_ O=$abc$72829$new_n5648_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[0] I2=soc.cpu.reg_pc[0] I3=soc.cpu.instr_lui O=$abc$72829$techmap\soc.cpu.$procmux$4237_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] I1=$abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_ I2=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[0] I3=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[0] O=soc.cpu.cpuregs_rs1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001000010000
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=soc.cpu.irq_active I2=$abc$72829$new_n5652_ I3=soc.cpu.irq_state[0] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4149.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16332_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110101011001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=soc.cpu.instr_retirq O=$abc$72829$new_n5652_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$new_n5654_ I1=$abc$72829$new_n5656_ I2=$abc$72829$new_n5526_ I3=soc.cpu.mem_wordsize[1] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32648
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111111101110
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I1=soc.cpu.instr_lh I2=soc.cpu.instr_lhu I3=soc.cpu.instr_lw O=$abc$72829$new_n5654_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[5] I3=$abc$72829$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_ O=$abc$72829$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=$abc$72829$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ I2=soc.cpu.instr_sh I3=soc.cpu.instr_sw O=$abc$72829$new_n5656_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5658_ I2=soc.cpu.mem_wordsize[0] I3=$abc$72829$new_n5526_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32652
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$new_n5659_ I1=soc.cpu.cpu_state[4] I2=$abc$72829$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ I3=soc.cpu.instr_sh O=$abc$72829$new_n5658_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_ I2=soc.cpu.instr_lhu I3=soc.cpu.instr_lh O=$abc$72829$new_n5659_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5661_ I2=$abc$72829$new_n5662_ I3=soc.cpu.cpu_state[5] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3692.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19399_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=$abc$72829$new_n5050_ I1=soc.cpu.cpu_state[2] I2=$abc$72829$new_n5041_ I3=soc.cpu.latched_store O=$abc$72829$new_n5661_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=$abc$72829$techmap\soc.cpu.$procmux$3734_Y_new_ I2=soc.cpu.cpu_state[3] I3=$abc$72829$soc.cpu.alu_out_0_new_inv_ O=$abc$72829$new_n5662_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=soc.cpu.instr_waitirq I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$12723[5]_new_inv_ I2=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1470$2485_Y_new_ I3=$abc$72829$techmap\soc.cpu.$procmux$3298_Y_new_ O=$abc$72829$techmap\soc.cpu.$procmux$3734_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20083[1]_new_inv_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20078[1]_new_inv_ I2=$abc$72829$new_n5670_ I3=soc.cpu.irq_pending[3] O=$abc$72829$techmap\soc.cpu.$procmux$3298_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[6]_new_inv_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[7]_new_inv_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[4]_new_inv_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[5]_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20083[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[23] I1=soc.cpu.irq_pending[22] I2=soc.cpu.irq_pending[21] I3=soc.cpu.irq_pending[20] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[19] I1=soc.cpu.irq_pending[18] I2=soc.cpu.irq_pending[17] I3=soc.cpu.irq_pending[16] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[31] I1=soc.cpu.irq_pending[30] I2=soc.cpu.irq_pending[29] I3=soc.cpu.irq_pending[28] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[27] I1=soc.cpu.irq_pending[26] I2=soc.cpu.irq_pending[25] I3=soc.cpu.irq_pending[24] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[1]_new_inv_ I1=soc.cpu.irq_pending[2] I2=soc.cpu.irq_pending[1] I3=soc.cpu.irq_pending[0] O=$abc$72829$new_n5670_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=soc.cpu.irq_pending[7] I1=soc.cpu.irq_pending[6] I2=soc.cpu.irq_pending[5] I3=soc.cpu.irq_pending[4] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[2]_new_inv_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[3]_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20078[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[15] I1=soc.cpu.irq_pending[14] I2=soc.cpu.irq_pending[13] I3=soc.cpu.irq_pending[12] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[11] I1=soc.cpu.irq_pending[10] I2=soc.cpu.irq_pending[9] I3=soc.cpu.irq_pending[8] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72829$new_n5707_ I1=$abc$72829$new_n5702_ I2=$abc$72829$new_n5685_ I3=$abc$72829$new_n5678_ O=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:1234$2406_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72829$new_n5684_ I1=$abc$72829$new_n5679_ I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[2]_new_ I3=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[15]_new_ O=$abc$72829$new_n5678_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$72829$new_n5681_ I1=soc.cpu.reg_op1[16] I2=soc.cpu.reg_op2[16] I3=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[26]_new_ O=$abc$72829$new_n5679_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[26] I3=soc.cpu.reg_op2[26] O=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[5] I1=soc.cpu.reg_op1[5] I2=soc.cpu.reg_op1[28] I3=soc.cpu.reg_op2[28] O=$abc$72829$new_n5681_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[15] I3=soc.cpu.reg_op2[15] O=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[2] I3=soc.cpu.reg_op2[2] O=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op1[3] I2=soc.cpu.reg_op1[7] I3=soc.cpu.reg_op2[7] O=$abc$72829$new_n5684_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$new_n5699_ I1=$abc$72829$new_n5696_ I2=$abc$72829$new_n5691_ I3=$abc$72829$new_n5686_ O=$abc$72829$new_n5685_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[9]_new_ I1=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[1]_new_ I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[18]_new_ I3=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[24]_new_ O=$abc$72829$new_n5686_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[24] I3=soc.cpu.reg_op2[24] O=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[18] I3=soc.cpu.reg_op2[18] O=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[1] I3=soc.cpu.reg_op1[1] O=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[9] I3=soc.cpu.reg_op2[9] O=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[20]_new_ I1=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[8]_new_ I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[22]_new_ I3=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[30]_new_ O=$abc$72829$new_n5691_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[30] I3=soc.cpu.reg_op2[30] O=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[22] I3=soc.cpu.reg_op2[22] O=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[8] I3=soc.cpu.reg_op2[8] O=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[20] I3=soc.cpu.reg_op2[20] O=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$72829$new_n5698_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[0] I3=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[12]_new_ O=$abc$72829$new_n5696_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[12] I3=soc.cpu.reg_op2[12] O=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[13] I1=soc.cpu.reg_op1[13] I2=soc.cpu.reg_op1[14] I3=soc.cpu.reg_op2[14] O=$abc$72829$new_n5698_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$new_n5701_ I1=soc.cpu.reg_op1[25] I2=soc.cpu.reg_op2[25] I3=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[31]_new_ O=$abc$72829$new_n5699_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[31] I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[6] I1=soc.cpu.reg_op1[6] I2=soc.cpu.reg_op1[19] I3=soc.cpu.reg_op2[19] O=$abc$72829$new_n5701_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[29]_new_ I1=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[27]_new_ I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[23]_new_ I3=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[4]_new_ O=$abc$72829$new_n5702_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[4] I3=soc.cpu.reg_op2[4] O=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[23] I3=soc.cpu.reg_op2[23] O=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[27] I3=soc.cpu.reg_op2[27] O=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[29] I3=soc.cpu.reg_op2[29] O=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[11]_new_ I1=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[10]_new_ I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[21]_new_ I3=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[17]_new_ O=$abc$72829$new_n5707_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[17] I3=soc.cpu.reg_op2[17] O=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[21] I3=soc.cpu.reg_op2[21] O=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[10] I3=soc.cpu.reg_op2[10] O=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[11] I3=soc.cpu.reg_op2[11] O=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_bne I2=soc.cpu.is_slti_blt_slt I3=soc.cpu.is_sltiu_bltu_sltu O=$abc$72829$new_n5713_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:491:replace_alu$7682[31] I2=soc.cpu.is_sltiu_bltu_sltu I3=soc.cpu.instr_bgeu O=$abc$72829$new_n5716_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$abc$72829$new_n5720_ I1=$abc$72829$new_n5719_ I2=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I3=soc.cpu.cpu_state[1] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3649.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16346_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$false I1=soc.cpu.decoder_trigger I2=soc.cpu.instr_jal I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12735[2]_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n4978_ I3=$abc$72829$soc.cpu.alu_out_0_new_inv_ O=$abc$72829$new_n5719_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3649.$and$/usr/local/bin/../share/yosys/techmap.v:434$16344_Y_new_ I2=$abc$72829$new_n5050_ I3=soc.cpu.instr_jalr O=$abc$72829$new_n5720_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.cpu.latched_branch I3=soc.cpu.instr_retirq O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3649.$and$/usr/local/bin/../share/yosys/techmap.v:434$16344_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5724_ I2=soc.cpu.decoded_rd[0] I3=$abc$72829$new_n5723_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3552.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16114_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[1] I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$12723[5]_new_inv_ O=$abc$72829$new_n5723_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.latched_rd[0] I1=$abc$72829$new_n5725_ I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_state[0] O=$abc$72829$new_n5724_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=$abc$72829$new_n5050_ O=$abc$72829$new_n5725_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.decoded_rd[1] I1=$abc$72829$new_n5723_ I2=soc.cpu.latched_rd[1] I3=$abc$72829$new_n5725_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3552.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16115_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011111000
.gate SB_LUT4 I0=soc.cpu.decoded_rd[2] I1=$abc$72829$new_n5723_ I2=soc.cpu.latched_rd[2] I3=$abc$72829$new_n5725_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3552.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16116_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011111000
.gate SB_LUT4 I0=soc.cpu.decoded_rd[3] I1=$abc$72829$new_n5723_ I2=soc.cpu.latched_rd[3] I3=$abc$72829$new_n5725_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3552.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16117_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011111000
.gate SB_LUT4 I0=soc.cpu.decoded_rd[4] I1=$abc$72829$new_n5723_ I2=soc.cpu.latched_rd[4] I3=$abc$72829$new_n5725_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3552.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16118_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011111000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32795_new_ I1=soc.cpu.cpu_state[1] I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$12723[5]_new_inv_ I3=soc.cpu.decoded_rd[5] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3552.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16119_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=soc.cpu.latched_rd[5] I2=$abc$72829$new_n5050_ I3=soc.cpu.instr_setq O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32795_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110101011001000
.gate SB_LUT4 I0=$abc$72829$new_n5754_ I1=$abc$72829$new_n5733_ I2=$abc$72829$new_n5760_ I3=soc.spimemio.din_data[7] O=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23335_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$abc$72829$new_n5749_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$36340[0]_new_ I2=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23550_Y[1]_new_ I3=soc.cpu.mem_addr[15] O=$abc$72829$new_n5733_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$59551[0]_new_inv_ I3=$abc$72829$new_n5735_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$36340[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.spimemio.din_valid I1=soc.spimemio.xfer_resetn I2=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 I3=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6098.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16342_Y_new_inv_ O=$abc$72829$new_n5735_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6098.$and$/usr/local/bin/../share/yosys/techmap.v:434$16345_Y_new_ I1=soc.spimemio.xfer.count[0] I2=$abc$72829$new_n5737_ I3=$abc$72829$new_n5746_ O=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6098.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16342_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001000101
.gate SB_LUT4 I0=$abc$72829$new_n5738_ I1=soc.spimemio.xfer.xfer_dspi I2=$abc$72829$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_ I3=soc.spimemio.xfer.xfer_qspi O=$abc$72829$new_n5737_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$abc$72829$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.count[2] I3=$abc$72829$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$139_Y[2] O=$abc$72829$new_n5738_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$abc$72829$new_n5742_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.count[2] I3=$abc$72829$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$120_Y[2] O=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6098.$and$/usr/local/bin/../share/yosys/techmap.v:434$16345_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$abc$72829$techmap\soc.spimemio.xfer.$3\next_count[3:0][0]_new_inv_ I1=$abc$72829$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_ I2=$abc$72829$techmap\soc.spimemio.xfer.$3\next_count[3:0][1]_new_inv_ I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_ O=$abc$72829$new_n5742_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72829$new_n5747_ I1=soc.spimemio.xfer.count[2] I2=soc.spimemio.xfer.xfer_ddr I3=soc.spimemio.xfer.flash_clk O=$abc$72829$new_n5746_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.xfer_qspi I2=soc.spimemio.xfer.count[1] I3=soc.spimemio.xfer.count[3] O=$abc$72829$new_n5747_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.spimemio.state[3] I1=soc.spimemio.state[2] I2=soc.spimemio.state[1] I3=soc.spimemio.state[0] O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$59551[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$19772[2]_new_ I1=$abc$72829$techmap\soc.spimemio.$procmux$6340_Y I2=soc.spimemio.config_ddr I3=soc.spimemio.config_qspi O=$abc$72829$new_n5749_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001000101
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5751_ I2=soc.spimemio.state[1] I3=soc.spimemio.state[0] O=$abc$72829$techmap\soc.spimemio.$procmux$6340_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.state[2] I3=soc.spimemio.state[3] O=$abc$72829$new_n5751_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.state[3] I2=soc.spimemio.state[2] I3=soc.spimemio.state[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$19772[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=soc.spimemio.state[1] I2=$abc$72829$new_n5751_ I3=soc.spimemio.state[0] O=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23550_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[23] I1=$abc$72829$new_n5755_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$36614[2]_new_ I3=soc.cpu.mem_addr[7] O=$abc$72829$new_n5754_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23551_Y[2]_new_ I3=$abc$72829$techmap\soc.spimemio.$logic_and$spimemio.v:282$102_Y_new_ O=$abc$72829$new_n5755_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.valid I3=$abc$72829$new_n9403_ O=$abc$72829$techmap\soc.spimemio.$logic_and$spimemio.v:282$102_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5751_ I2=soc.spimemio.state[0] I3=soc.spimemio.state[1] O=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23551_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14400[1]_new_ I2=$abc$72829$new_n5751_ I3=$abc$72829$new_n5735_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$36614[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.state[1] I3=soc.spimemio.state[0] O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14400[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23551_Y[2]_new_ I3=$abc$72829$techmap\soc.spimemio.$logic_and$spimemio.v:282$102_Y_new_ O=$abc$72829$new_n5760_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23324_Y[6]_new_inv_ I2=$abc$72829$new_n5763_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$36350[0]_new_ O=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23334_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$36340[0]_new_ I3=soc.spimemio.config_cont O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$36350[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$new_n5764_ I1=$abc$72829$auto$simplemap.cc:168:logic_reduce$23452_new_inv_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$36614[2]_new_ I3=soc.cpu.mem_addr[6] O=$abc$72829$new_n5763_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.mem_addr[14] I1=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23550_Y[1]_new_ I2=soc.spimemio.config_qspi I3=$abc$72829$techmap\soc.spimemio.$procmux$6340_Y O=$abc$72829$new_n5764_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$19772[2]_new_ I3=soc.spimemio.state[1] O=$abc$72829$auto$simplemap.cc:168:logic_reduce$23452_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23551_Y[2]_new_ I1=$abc$72829$techmap\soc.spimemio.$logic_and$spimemio.v:282$102_Y_new_ I2=soc.cpu.mem_addr[22] I3=soc.spimemio.din_data[6] O=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23324_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101111111
.gate SB_LUT4 I0=$abc$72829$new_n5769_ I1=$abc$72829$new_n5768_ I2=$abc$72829$new_n5760_ I3=soc.spimemio.din_data[5] O=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23333_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$abc$72829$new_n5749_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$36340[0]_new_ I2=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23550_Y[1]_new_ I3=soc.cpu.mem_addr[13] O=$abc$72829$new_n5768_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.mem_addr[21] I1=$abc$72829$new_n5755_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$36614[2]_new_ I3=soc.cpu.mem_addr[5] O=$abc$72829$new_n5769_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n5771_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$36350[0]_new_ O=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23332_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23324_Y[4]_new_inv_ I1=$abc$72829$new_n5773_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$36614[2]_new_ I3=soc.cpu.mem_addr[4] O=$abc$72829$new_n5771_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23551_Y[2]_new_ I1=$abc$72829$techmap\soc.spimemio.$logic_and$spimemio.v:282$102_Y_new_ I2=soc.cpu.mem_addr[20] I3=soc.spimemio.din_data[4] O=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23324_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101111111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5774_ I2=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23550_Y[1]_new_ I3=soc.cpu.mem_addr[12] O=$abc$72829$new_n5773_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:168:logic_reduce$23452_new_inv_ I1=soc.spimemio.config_ddr I2=soc.spimemio.config_qspi I3=$abc$72829$techmap\soc.spimemio.$procmux$6340_Y O=$abc$72829$new_n5774_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=soc.spimemio.din_data[3] I1=$abc$72829$new_n5760_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$36614[2]_new_ I3=soc.cpu.mem_addr[3] O=$abc$72829$new_n5779_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$new_n5781_ I1=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23324_Y[2]_new_inv_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$36614[2]_new_ I3=soc.cpu.mem_addr[2] O=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23330_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$abc$72829$new_n5782_ I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$59551[0]_new_inv_ I2=$abc$72829$new_n5735_ I3=soc.spimemio.config_dummy[2] O=$abc$72829$new_n5781_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23325_Y[2]_new_ I1=$abc$72829$auto$simplemap.cc:168:logic_reduce$23452_new_inv_ I2=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23550_Y[1]_new_ I3=soc.cpu.mem_addr[10] O=$abc$72829$new_n5782_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_ddr I2=soc.spimemio.config_qspi I3=$abc$72829$techmap\soc.spimemio.$procmux$6340_Y O=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23325_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23551_Y[2]_new_ I1=$abc$72829$techmap\soc.spimemio.$logic_and$spimemio.v:282$102_Y_new_ I2=soc.cpu.mem_addr[18] I3=soc.spimemio.din_data[2] O=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23324_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101111111
.gate SB_LUT4 I0=$abc$72829$new_n5789_ I1=$abc$72829$new_n5788_ I2=$abc$72829$new_n5786_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$36350[0]_new_ O=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23329_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111101111111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5787_ I2=$abc$72829$new_n5760_ I3=soc.spimemio.din_data[1] O=$abc$72829$new_n5786_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_dummy[1] I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$59551[0]_new_inv_ I3=$abc$72829$new_n5735_ O=$abc$72829$new_n5787_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[17] I1=$abc$72829$new_n5755_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$36614[2]_new_ I3=soc.cpu.mem_addr[1] O=$abc$72829$new_n5788_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23325_Y[1]_new_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$19772[2]_new_ I2=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23550_Y[1]_new_ I3=soc.cpu.mem_addr[9] O=$abc$72829$new_n5789_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.spimemio.$procmux$6340_Y I2=soc.spimemio.config_qspi I3=soc.spimemio.config_ddr O=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23325_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$72829$new_n5792_ I1=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23324_Y[0]_new_inv_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$36614[2]_new_ I3=soc.cpu.mem_addr[0] O=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23328_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$abc$72829$new_n5793_ I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$59551[0]_new_inv_ I2=$abc$72829$new_n5735_ I3=soc.spimemio.config_dummy[0] O=$abc$72829$new_n5792_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$72829$techmap\soc.spimemio.$procmux$6340_Y I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$19772[2]_new_ I2=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23550_Y[1]_new_ I3=soc.cpu.mem_addr[8] O=$abc$72829$new_n5793_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23551_Y[2]_new_ I1=$abc$72829$techmap\soc.spimemio.$logic_and$spimemio.v:282$102_Y_new_ I2=soc.cpu.mem_addr[16] I3=soc.spimemio.din_data[0] O=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23324_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.din_tag[3] I3=$abc$72829$new_n5796_ O=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23355_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5760_ I2=$abc$72829$techmap\soc.spimemio.$logic_or$spimemio.v:350$107_Y_new_inv_ I3=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23544_Y[3]_new_ O=$abc$72829$new_n5796_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_wait I3=soc.spimemio.valid O=$abc$72829$techmap\soc.spimemio.$logic_or$spimemio.v:350$107_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5799_ I2=soc.spimemio.state[1] I3=soc.spimemio.state[0] O=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23544_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.state[3] I3=soc.spimemio.state[2] O=$abc$72829$new_n5799_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23544_Y[3]_new_ I1=$abc$72829$new_n5760_ I2=soc.spimemio.din_tag[2] I3=$abc$72829$new_n5801_ O=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23354_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23544_Y[3]_new_ I3=$abc$72829$techmap\soc.spimemio.$logic_or$spimemio.v:350$107_Y_new_inv_ O=$abc$72829$new_n5801_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$19727[0]_new_ I2=soc.spimemio.din_tag[1] I3=$abc$72829$new_n5796_ O=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23353_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=soc.spimemio.state[3] I2=soc.spimemio.state[1] I3=soc.spimemio.state[2] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$19727[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5805_ I2=soc.spimemio.din_tag[0] I3=$abc$72829$new_n5796_ O=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23352_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=soc.spimemio.state[3] I2=soc.spimemio.state[0] I3=soc.spimemio.state[2] O=$abc$72829$new_n5805_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$9196[0]_new_inv_ I2=$abc$72829$logic_and$hardware.v:142$8_Y_new_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[0]_new_ O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[26] I1=soc.cpu.mem_addr[25] I2=soc.cpu.mem_addr[27] I3=soc.cpu.mem_addr[24] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$9196[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=resetn I2=$abc$72829$new_n5809_ I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4] O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I3=$abc$72829$new_n5810_ O=$abc$72829$new_n5809_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I1=$abc$72829$new_n5811_ I2=soc.cpu.mem_addr[11] I3=soc.cpu.mem_addr[10] O=$abc$72829$new_n5810_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=soc.cpu.mem_addr[9] I1=$abc$72829$new_n4776_ I2=$abc$72829$new_n4783_ I3=soc.cpu.mem_addr[8] O=$abc$72829$new_n5811_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[0] I3=$abc$72829$new_n5813_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38904
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$72829$new_n5814_ O=$abc$72829$new_n5813_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$new_n5815_ I1=soc.cpu.mem_addr[10] I2=$abc$72829$new_n4783_ I3=soc.cpu.mem_addr[11] O=$abc$72829$new_n5814_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n4776_ I2=soc.cpu.mem_addr[8] I3=soc.cpu.mem_addr[9] O=$abc$72829$new_n5815_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[1] I3=$abc$72829$new_n5813_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39168
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[2] I3=$abc$72829$new_n5813_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39432
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[3] I3=$abc$72829$new_n5813_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39696
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[0] I3=$abc$72829$new_n5820_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39960
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$new_n5811_ I1=soc.cpu.mem_addr[10] I2=resetn I3=soc.cpu.mem_addr[11] O=$abc$72829$new_n5820_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[1] I3=$abc$72829$new_n5820_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40224
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[2] I3=$abc$72829$new_n5820_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40488
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[3] I3=$abc$72829$new_n5820_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40752
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[0] I3=$abc$72829$new_n5825_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41016
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$72829$new_n5826_ O=$abc$72829$new_n5825_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$new_n4775_ I1=soc.cpu.mem_addr[10] I2=$abc$72829$new_n4783_ I3=soc.cpu.mem_addr[11] O=$abc$72829$new_n5826_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[1] I3=$abc$72829$new_n5825_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41280
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[2] I3=$abc$72829$new_n5825_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41544
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[3] I3=$abc$72829$new_n5825_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41808
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[0] I3=$abc$72829$new_n5831_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42072
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$72829$new_n5832_ O=$abc$72829$new_n5831_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[11] I1=$abc$72829$new_n4787_ I2=$abc$72829$new_n4783_ I3=soc.cpu.mem_addr[10] O=$abc$72829$new_n5832_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[1] I3=$abc$72829$new_n5831_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42336
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[2] I3=$abc$72829$new_n5831_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42600
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[3] I3=$abc$72829$new_n5831_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42864
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[0] I2=resetn I3=$abc$72829$new_n5837_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43128
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[11] I1=$abc$72829$new_n5815_ I2=$abc$72829$new_n4783_ I3=soc.cpu.mem_addr[10] O=$abc$72829$new_n5837_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[0] I2=resetn I3=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43173
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[1] I2=resetn I3=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43437
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[2] I2=resetn I3=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43701
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[3] I2=resetn I3=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43965
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[0] I2=resetn I3=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44229
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[1] I2=resetn I3=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44493
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[2] I2=resetn I3=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44757
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[3] I2=resetn I3=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$45021
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=resetn I2=pwmIF.counterI[6] I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45260[1]_new_ O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45258
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$false I2=pwmIF.count_temp[8] I3=$abc$72829$techmap\pwmIF.$2\state[0:0]_new_inv_ O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45260[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$rtlil.cc:1848:ReduceOr$7501_new_inv_ I3=pwmIF.state O=$abc$72829$techmap\pwmIF.$2\state[0:0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$new_n5855_ I1=$abc$72829$new_n5854_ I2=$abc$72829$new_n5853_ I3=$abc$72829$new_n5852_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$14758[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm_connectorIF[22] I1=pwm_connectorIF[21] I2=pwm_connectorIF[20] I3=pwm_connectorIF[19] O=$abc$72829$new_n5852_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connectorIF[18] I1=pwm_connectorIF[17] I2=pwm_connectorIF[16] I3=pwm_connectorIF[31] O=$abc$72829$new_n5853_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connectorIF[30] I1=pwm_connectorIF[29] I2=pwm_connectorIF[28] I3=pwm_connectorIF[27] O=$abc$72829$new_n5854_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connectorIF[26] I1=pwm_connectorIF[25] I2=pwm_connectorIF[24] I3=pwm_connectorIF[23] O=$abc$72829$new_n5855_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5857_ I2=pwmIF.count_temp[9] I3=pwm_connectorIF[9] O=$abc$72829$new_n5856_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=pwmIF.count_temp[6] I1=pwm_connectorIF[6] I2=pwm_connectorIF[11] I3=pwm_connectorIF[10] O=$abc$72829$new_n5857_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001001
.gate SB_LUT4 I0=pwmIF.count_temp[5] I1=pwm_connectorIF[5] I2=pwm_connectorIF[4] I3=pwmIF.count_temp[4] O=$abc$72829$new_n5859_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=pwm_connectorIF[15] I1=pwm_connectorIF[14] I2=pwm_connectorIF[13] I3=pwm_connectorIF[12] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$14744[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwmIF.count_temp[1] I1=pwm_connectorIF[1] I2=pwm_connectorIF[0] I3=pwmIF.count_temp[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$14727[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=pwmIF.count_temp[3] I1=pwm_connectorIF[3] I2=pwmIF.count_temp[2] I3=pwm_connectorIF[2] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$14727[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=resetn I2=pwmIB.counterI[6] I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45380[1]_new_ O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45378
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$false I2=pwmIB.count_temp[8] I3=$abc$72829$techmap\pwmIB.$2\state[0:0]_new_inv_ O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45380[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$rtlil.cc:1848:ReduceOr$7530_new_inv_ I3=pwmIB.state O=$abc$72829$techmap\pwmIB.$2\state[0:0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=pwm_connectorIB[11] I3=pwm_connectorIB[10] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$14880[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=pwmIB.count_temp[1] I1=pwm_connectorIB[1] I2=pwm_connectorIB[0] I3=pwmIB.count_temp[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$9409[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$new_n5882_ I1=$abc$72829$new_n5881_ I2=$abc$72829$new_n5880_ I3=$abc$72829$new_n5879_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$14911[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm_connectorIB[22] I1=pwm_connectorIB[21] I2=pwm_connectorIB[20] I3=pwm_connectorIB[19] O=$abc$72829$new_n5879_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connectorIB[18] I1=pwm_connectorIB[17] I2=pwm_connectorIB[16] I3=pwm_connectorIB[31] O=$abc$72829$new_n5880_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connectorIB[30] I1=pwm_connectorIB[29] I2=pwm_connectorIB[28] I3=pwm_connectorIB[27] O=$abc$72829$new_n5881_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connectorIB[26] I1=pwm_connectorIB[25] I2=pwm_connectorIB[24] I3=pwm_connectorIB[23] O=$abc$72829$new_n5882_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72829$new_n5885_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$14897[4]_new_ I2=pwmIB.count_temp[3] I3=pwm_connectorIB[3] O=$abc$72829$new_n5883_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=pwm_connectorIB[15] I1=pwm_connectorIB[14] I2=pwm_connectorIB[13] I3=pwm_connectorIB[12] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$14897[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwmIB.count_temp[6] I1=pwm_connectorIB[6] I2=pwmIB.count_temp[2] I3=pwm_connectorIB[2] O=$abc$72829$new_n5885_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=resetn I2=pwmDF.counterI[6] I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45500[1]_new_ O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45498
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$false I2=pwmDF.count_temp[8] I3=$abc$72829$techmap\pwmDF.$2\state[0:0]_new_inv_ O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45500[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$rtlil.cc:1848:ReduceOr$7559_new_inv_ I3=pwmDF.state O=$abc$72829$techmap\pwmDF.$2\state[0:0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$new_n5895_ I1=$abc$72829$new_n5894_ I2=$abc$72829$new_n5893_ I3=$abc$72829$new_n5892_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$25001[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm_connectorDF[22] I1=pwm_connectorDF[21] I2=pwm_connectorDF[20] I3=pwm_connectorDF[19] O=$abc$72829$new_n5892_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connectorDF[18] I1=pwm_connectorDF[17] I2=pwm_connectorDF[16] I3=pwm_connectorDF[31] O=$abc$72829$new_n5893_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connectorDF[30] I1=pwm_connectorDF[29] I2=pwm_connectorDF[28] I3=pwm_connectorDF[27] O=$abc$72829$new_n5894_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connectorDF[26] I1=pwm_connectorDF[25] I2=pwm_connectorDF[24] I3=pwm_connectorDF[23] O=$abc$72829$new_n5895_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5897_ I2=pwmDF.count_temp[6] I3=pwm_connectorDF[6] O=$abc$72829$new_n5896_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=pwmDF.count_temp[9] I1=pwm_connectorDF[9] I2=pwm_connectorDF[11] I3=pwm_connectorDF[10] O=$abc$72829$new_n5897_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001001
.gate SB_LUT4 I0=pwmDF.count_temp[5] I1=pwm_connectorDF[5] I2=pwm_connectorDF[4] I3=pwmDF.count_temp[4] O=$abc$72829$new_n5899_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=pwm_connectorDF[15] I1=pwm_connectorDF[14] I2=pwm_connectorDF[13] I3=pwm_connectorDF[12] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$24987[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwmDF.count_temp[1] I1=pwm_connectorDF[1] I2=pwm_connectorDF[0] I3=pwmDF.count_temp[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$24970[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=pwmDF.count_temp[3] I1=pwm_connectorDF[3] I2=pwmDF.count_temp[2] I3=pwm_connectorDF[2] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$24970[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=resetn I2=pwmDB.counterI[6] I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45620[1]_new_ O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45618
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$false I2=pwmDB.count_temp[8] I3=$abc$72829$techmap\pwmDB.$2\state[0:0]_new_inv_ O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45620[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$rtlil.cc:1848:ReduceOr$7588_new_inv_ I3=pwmDB.state O=$abc$72829$techmap\pwmDB.$2\state[0:0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=pwm_connectorDB[11] I3=pwm_connectorDB[10] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12686[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72829$new_n5917_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12703[4]_new_ I2=pwmDB.count_temp[3] I3=pwm_connectorDB[3] O=$abc$72829$new_n5915_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=pwm_connectorDB[15] I1=pwm_connectorDB[14] I2=pwm_connectorDB[13] I3=pwm_connectorDB[12] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12703[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwmDB.count_temp[6] I1=pwm_connectorDB[6] I2=pwmDB.count_temp[2] I3=pwm_connectorDB[2] O=$abc$72829$new_n5917_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=pwmDB.count_temp[1] I1=pwm_connectorDB[1] I2=pwm_connectorDB[0] I3=pwmDB.count_temp[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12686[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$new_n5923_ I1=$abc$72829$new_n5922_ I2=$abc$72829$new_n5921_ I3=$abc$72829$new_n5920_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12717[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm_connectorDB[22] I1=pwm_connectorDB[21] I2=pwm_connectorDB[20] I3=pwm_connectorDB[19] O=$abc$72829$new_n5920_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connectorDB[18] I1=pwm_connectorDB[17] I2=pwm_connectorDB[16] I3=pwm_connectorDB[31] O=$abc$72829$new_n5921_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connectorDB[30] I1=pwm_connectorDB[29] I2=pwm_connectorDB[28] I3=pwm_connectorDB[27] O=$abc$72829$new_n5922_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connectorDB[26] I1=pwm_connectorDB[25] I2=pwm_connectorDB[24] I3=pwm_connectorDB[23] O=$abc$72829$new_n5923_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.pinEncoderFPrev I3=pinEncoderIF O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45738
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n5927_ I3=$abc$72829$new_n5928_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$45775
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=resetn I1=encoderL.encoderCounter[1] I2=pinEncoderIF I3=encoderL.pinEncoderFPrev O=$abc$72829$new_n5927_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=pinEncoderIF I1=encoderL.encoderCounter[2] I2=encoderL.encoderCounter[0] I3=encoderL.encoderCounter[3] O=$abc$72829$new_n5928_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.pinEncoderFPrev I3=pinEncoderDF O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45849
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n5931_ I3=$abc$72829$new_n5932_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$45886
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=resetn I1=encoderR.encoderCounter[1] I2=pinEncoderDF I3=encoderR.pinEncoderFPrev O=$abc$72829$new_n5931_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=pinEncoderDF I1=encoderR.encoderCounter[2] I2=encoderR.encoderCounter[0] I3=encoderR.encoderCounter[3] O=$abc$72829$new_n5932_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5934_ I2=$abc$72829$new_n5432_ I3=$abc$72829$new_n4903_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$46082
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$72829$new_n5936_ I1=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:364$2040_Y_new_inv_ I2=soc.cpu.mem_do_rdata I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$46004[0]_new_inv_ O=$abc$72829$new_n5934_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$72829$soc.cpu.mem_rdata[0]_new_inv_ I3=$abc$72829$soc.cpu.mem_rdata[1]_new_inv_ O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$46004[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$46004[5]_new_inv_ I2=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$46076 I3=soc.cpu.mem_xfer O=$abc$72829$new_n5936_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=soc.cpu.trap O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$46076
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.trap I2=soc.cpu.clear_prefetched_high_word I3=$abc$72829$new_n5939_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47504
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$abc$72829$new_n5514_ I1=$abc$72829$new_n5432_ I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:364$2040_Y_new_inv_ I3=soc.cpu.mem_do_rdata O=$abc$72829$new_n5939_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$46076 I3=$abc$72829$new_n5514_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47532
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.trap I3=resetn O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47554
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$soc.cpu.mem_la_write_new_ I3=soc.cpu.trap O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_do_wdata I1=resetn I2=soc.cpu.mem_state[0] I3=soc.cpu.mem_state[1] O=$abc$72829$soc.cpu.mem_la_write_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$46076 I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$48214[0]_new_inv_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$soc.cpu.mem_la_write_new_ I3=soc.cpu.mem_la_read O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$48214[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=resetn I1=soc.cpu.trap I2=$abc$72829$techmap\soc.$logic_not$picosoc.v:189$1218_Y_new_ I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$48822[0]_new_inv_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48838
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101111111
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48854
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoder_trigger I3=soc.cpu.decoder_pseudo_trigger O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:1401$2470_Y I3=$abc$72829$auto$rtlil.cc:1981:NotGate$71929 O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49781
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.cpu.pcpi_timeout_counter[3] I1=soc.cpu.pcpi_timeout_counter[2] I2=soc.cpu.pcpi_timeout_counter[1] I3=soc.cpu.pcpi_timeout_counter[0] O=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:1401$2470_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[5] I3=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=soc.cpu.cpu_state[1] O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$72829$new_n5723_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$49916
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[3] I3=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$51724 O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49817
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$51724
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[3] I3=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49931
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49940
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.cpu.cpu_state[5] I3=soc.cpu.cpu_state[3] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 I3=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$49916 O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$49970
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$13167[5]_new_inv_ O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$50001[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$50001[0] I3=$abc$72829$techmap\soc.cpu.$2\set_mem_do_wdata[0:0] O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ I2=$abc$72829$new_n5964_ I3=soc.cpu.cpu_state[1] O=$abc$72829$techmap\soc.cpu.$2\set_mem_do_wdata[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=soc.cpu.cpu_state[0] O=$abc$72829$new_n5964_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$50001[0] I3=$abc$72829$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$50008
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5967_ I2=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$51724 I3=$abc$72829$soc.cpu.alu_out_0_new_inv_ O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$50019[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[5] I3=soc.cpu.cpu_state[0] O=$abc$72829$new_n5967_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$51724 I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$50019[2] I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$13167[5]_new_inv_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50043
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$50001[0] I2=soc.cpu.cpu_state[1] I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12740[1]_new_inv_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50139
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=resetn I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[5] I3=soc.cpu.cpu_state[1] O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50164
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$abc$72829$new_n5964_ I1=resetn I2=soc.cpu.irq_state[1] I3=soc.cpu.cpu_state[4] O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$50187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111110111
.gate SB_LUT4 I0=resetn I1=soc.cpu.irq_state[1] I2=$abc$72829$new_n5964_ I3=soc.cpu.cpu_state[4] O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010111010101
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.instr_maskirq I3=soc.cpu.cpu_state[2] O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=resetn I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[5] I3=soc.cpu.cpu_state[2] O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5976_ I2=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$49916 I3=$abc$72829$new_n5055_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.cpu_state[1] I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12735[2]_new_inv_ O=$abc$72829$new_n5976_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.cpu_state[2] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$21738_new_inv_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57381
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[0] I3=$abc$72829$new_n4818_ O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57385
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[1] I3=$abc$72829$new_n4818_ O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57457
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[2] I3=$abc$72829$new_n4818_ O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57529
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[3] I3=$abc$72829$new_n4818_ O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57601
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$57684[1]_new_inv_ I3=$abc$72829$auto$alumacc.cc:491:replace_alu$7403[31] O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57694
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=soc.simpleuart.recv_state[3] I1=soc.simpleuart.recv_state[1] I2=soc.simpleuart.recv_state[2] I3=soc.simpleuart.recv_state[0] O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$57684[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:491:replace_alu$7403[31] I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$57887[1]_new_ I3=resetn O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57873
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$57684[1]_new_inv_ I2=$abc$72829$new_n5986_ I3=soc.simpleuart.recv_state[2] O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$57887[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_state[3] I3=soc.simpleuart.recv_state[1] O=$abc$72829$new_n5986_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=resetn I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$57887[1]_new_ I3=$abc$72829$auto$alumacc.cc:491:replace_alu$7403[31] O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57894
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.simpleuart.$procmux$5796_Y I2=$abc$72829$new_n5989_ I3=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57385 O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58121
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$abc$72829$new_n4818_ I1=soc.cpu.mem_wstrb[2] I2=soc.cpu.mem_wstrb[1] I3=soc.cpu.mem_wstrb[3] O=$abc$72829$new_n5989_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_dummy I3=$abc$72829$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$176_Y_new_ O=$abc$72829$techmap\soc.simpleuart.$procmux$5796_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$72829$new_n5992_ O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58133
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.simpleuart.$procmux$5796_Y I1=$abc$72829$new_n5993_ I2=$abc$72829$auto$rtlil.cc:1847:ReduceAnd$7419_new_ I3=$abc$72829$new_n6028_ O=$abc$72829$new_n5992_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n4814_ I2=soc.cpu.mem_wstrb[0] I3=$abc$72829$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$176_Y_new_ O=$abc$72829$new_n5993_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[2] I1=soc.simpleuart.cfg_divider[2] I2=soc.simpleuart.cfg_divider[3] I3=soc.simpleuart.send_divcnt[3] O=$abc$72829$new_n6004_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[28] I1=soc.simpleuart.cfg_divider[28] I2=soc.simpleuart.cfg_divider[24] I3=soc.simpleuart.send_divcnt[24] O=$abc$72829$new_n6008_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6014_ I2=soc.simpleuart.send_divcnt[19] I3=soc.simpleuart.cfg_divider[19] O=$abc$72829$new_n6013_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[24] I1=soc.simpleuart.cfg_divider[24] I2=soc.simpleuart.cfg_divider[27] I3=soc.simpleuart.send_divcnt[27] O=$abc$72829$new_n6014_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[18] I1=soc.simpleuart.cfg_divider[18] I2=soc.simpleuart.send_divcnt[14] I3=soc.simpleuart.cfg_divider[14] O=$abc$72829$new_n6016_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[26] I1=soc.simpleuart.cfg_divider[26] I2=soc.simpleuart.send_divcnt[25] I3=soc.simpleuart.cfg_divider[25] O=$abc$72829$new_n6018_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$new_n6024_ I1=$abc$72829$new_n6021_ I2=soc.simpleuart.cfg_divider[0] I3=soc.simpleuart.send_divcnt[0] O=$abc$72829$new_n6020_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010001000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[11]_new_ I1=$abc$72829$new_n6022_ I2=soc.simpleuart.send_divcnt[16] I3=soc.simpleuart.cfg_divider[16] O=$abc$72829$new_n6021_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[0] I1=soc.simpleuart.send_divcnt[0] I2=soc.simpleuart.send_divcnt[3] I3=soc.simpleuart.cfg_divider[3] O=$abc$72829$new_n6022_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[9] I1=soc.simpleuart.cfg_divider[9] I2=soc.simpleuart.send_divcnt[8] I3=soc.simpleuart.cfg_divider[8] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[7] I1=soc.simpleuart.cfg_divider[7] I2=soc.simpleuart.send_divcnt[1] I3=soc.simpleuart.cfg_divider[1] O=$abc$72829$new_n6024_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[5] I1=soc.simpleuart.cfg_divider[5] I2=soc.simpleuart.send_divcnt[4] I3=soc.simpleuart.cfg_divider[4] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:491:replace_alu$7413[31] I3=$abc$72829$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$176_Y_new_ O=$abc$72829$new_n6028_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[0] I3=$abc$72829$new_n4805_ O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58329
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[1] I3=$abc$72829$new_n4805_ O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[2] I3=$abc$72829$new_n4805_ O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58419
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[3] I3=$abc$72829$new_n4805_ O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58482
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$72829$new_n5799_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$58499_new_inv_ I2=soc.spimemio.state[0] I3=soc.spimemio.state[1] O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58491
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0] I3=soc.spimemio.jump O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$58499_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[11] I1=soc.cpu.mem_addr[11] I2=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[9] I3=soc.cpu.mem_addr[9] O=$abc$72829$new_n6045_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[17] I1=soc.cpu.mem_addr[17] I2=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[15] I3=soc.cpu.mem_addr[15] O=$abc$72829$new_n6058_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=soc.spimemio.softreset O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0] I2=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58585 I3=$abc$72829$techmap\soc.spimemio.$procmux$6340_Y O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58559
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$58499_new_inv_ I3=$abc$72829$new_n6062_ O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58585
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$72829$new_n6063_ I1=soc.spimemio.xfer.xfer_tag_q[2] I2=soc.spimemio.xfer.xfer_tag_q[3] I3=soc.spimemio.xfer.xfer_tag_q[0] O=$abc$72829$new_n6062_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap\soc.spimemio.$procmux$6266_Y_new_inv_ I3=soc.spimemio.xfer.xfer_tag_q[1] O=$abc$72829$new_n6063_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer_resetn I3=$abc$72829$techmap\soc.spimemio.xfer.$ternary$spimemio.v:443$115_Y_new_inv_ O=$abc$72829$techmap\soc.spimemio.$procmux$6266_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_ddr_q I1=soc.spimemio.xfer.fetch I2=soc.spimemio.xfer.next_fetch I3=soc.spimemio.xfer.last_fetch O=$abc$72829$techmap\soc.spimemio.xfer.$ternary$spimemio.v:443$115_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111101100111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 I3=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6098.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16342_Y_new_inv_ O=soc.spimemio.xfer.next_fetch
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0] I2=$abc$72829$new_n6062_ I3=soc.spimemio.valid O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58581
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 I3=soc.spimemio.rd_inc O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58624
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n6062_ I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0] O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n6071_ I3=$abc$72829$new_n6063_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59096
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_tag_q[0] I1=soc.spimemio.xfer.xfer_tag_q[3] I2=soc.spimemio.xfer.xfer_tag_q[2] I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0] O=$abc$72829$new_n6071_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.xfer_tag_q[1] I2=$abc$72829$new_n6073_ I3=$abc$72829$techmap\soc.spimemio.$procmux$6266_Y_new_inv_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59248
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_tag_q[3] I1=soc.spimemio.xfer.xfer_tag_q[2] I2=soc.spimemio.xfer.xfer_tag_q[0] I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0] O=$abc$72829$new_n6073_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.xfer_tag_q[1] I2=$abc$72829$new_n6071_ I3=$abc$72829$techmap\soc.spimemio.$procmux$6266_Y_new_inv_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59400
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$58499_new_inv_ I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$59551[0]_new_inv_ I3=$abc$72829$new_n5735_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59563
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$36589[0]_new_inv_ I2=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59618 I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0] O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$59567
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$19727[0]_new_ I2=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23547_Y[3]_new_ I3=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23544_Y[3]_new_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$36589[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n5805_ I3=soc.spimemio.state[1] O=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23547_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.spimemio.state[2] I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0] I2=soc.spimemio.state[0] I3=soc.spimemio.state[3] O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59618
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.start I3=resetn O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60378
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.pcpi_div.start I3=$abc$72829$new_n6083_ O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$60382
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$abc$72829$new_n6094_ I1=$abc$72829$new_n6093_ I2=$abc$72829$new_n6092_ I3=$abc$72829$new_n6084_ O=$abc$72829$new_n6083_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72829$new_n6091_ I1=$abc$72829$new_n6090_ I2=$abc$72829$new_n6087_ I3=$abc$72829$new_n6085_ O=$abc$72829$new_n6084_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6086_ I2=soc.cpu.pcpi_div.quotient_msk[1] I3=soc.cpu.pcpi_div.quotient_msk[0] O=$abc$72829$new_n6085_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[5] I1=soc.cpu.pcpi_div.quotient_msk[4] I2=soc.cpu.pcpi_div.quotient_msk[3] I3=soc.cpu.pcpi_div.quotient_msk[2] O=$abc$72829$new_n6086_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:168:logic_reduce$24756[3]_new_inv_ I1=$abc$72829$new_n6088_ I2=soc.cpu.pcpi_div.quotient_msk[9] I3=soc.cpu.pcpi_div.quotient_msk[8] O=$abc$72829$new_n6087_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[13] I1=soc.cpu.pcpi_div.quotient_msk[12] I2=soc.cpu.pcpi_div.quotient_msk[11] I3=soc.cpu.pcpi_div.quotient_msk[10] O=$abc$72829$new_n6088_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient_msk[7] I3=soc.cpu.pcpi_div.quotient_msk[6] O=$abc$72829$auto$simplemap.cc:168:logic_reduce$24756[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[21] I1=soc.cpu.pcpi_div.quotient_msk[20] I2=soc.cpu.pcpi_div.quotient_msk[19] I3=soc.cpu.pcpi_div.quotient_msk[18] O=$abc$72829$new_n6090_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[17] I1=soc.cpu.pcpi_div.quotient_msk[16] I2=soc.cpu.pcpi_div.quotient_msk[15] I3=soc.cpu.pcpi_div.quotient_msk[14] O=$abc$72829$new_n6091_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.running I2=soc.cpu.pcpi_div.quotient_msk[31] I3=soc.cpu.pcpi_div.quotient_msk[30] O=$abc$72829$new_n6092_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[29] I1=soc.cpu.pcpi_div.quotient_msk[28] I2=soc.cpu.pcpi_div.quotient_msk[27] I3=soc.cpu.pcpi_div.quotient_msk[26] O=$abc$72829$new_n6093_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[25] I1=soc.cpu.pcpi_div.quotient_msk[24] I2=soc.cpu.pcpi_div.quotient_msk[23] I3=soc.cpu.pcpi_div.quotient_msk[22] O=$abc$72829$new_n6094_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5605_Y O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n6083_ I3=soc.cpu.pcpi_div.start O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5605_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 I1=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$60382 I2=$abc$72829$auto$rtlil.cc:1847:ReduceAnd$7430_new_ I3=$abc$72829$auto$alumacc.cc:491:replace_alu$7424[62] O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[45] I1=soc.cpu.pcpi_div.divisor[42] I2=soc.cpu.pcpi_div.divisor[41] I3=soc.cpu.pcpi_div.divisor[40] O=$abc$72829$new_n6104_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6106_ I2=soc.cpu.pcpi_div.divisor[21] I3=soc.cpu.pcpi_div.dividend[21] O=$abc$72829$new_n6105_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[23] I1=soc.cpu.pcpi_div.dividend[23] I2=soc.cpu.pcpi_div.divisor[16] I3=soc.cpu.pcpi_div.dividend[16] O=$abc$72829$new_n6106_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$new_n6111_ I1=$abc$72829$new_n6109_ I2=soc.cpu.pcpi_div.divisor[12] I3=soc.cpu.pcpi_div.dividend[12] O=$abc$72829$new_n6108_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6110_ I2=soc.cpu.pcpi_div.divisor[55] I3=soc.cpu.pcpi_div.divisor[52] O=$abc$72829$new_n6109_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.divisor[59] I2=soc.cpu.pcpi_div.divisor[58] I3=soc.cpu.pcpi_div.divisor[56] O=$abc$72829$new_n6110_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[6] I1=soc.cpu.pcpi_div.dividend[6] I2=soc.cpu.pcpi_div.divisor[2] I3=soc.cpu.pcpi_div.dividend[2] O=$abc$72829$new_n6111_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$new_n6115_ I1=$abc$72829$new_n6113_ I2=soc.cpu.pcpi_div.divisor[39] I3=soc.cpu.pcpi_div.divisor[32] O=$abc$72829$new_n6112_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6114_ I2=soc.cpu.pcpi_div.divisor[34] I3=soc.cpu.pcpi_div.divisor[33] O=$abc$72829$new_n6113_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.divisor[54] I2=soc.cpu.pcpi_div.divisor[53] I3=soc.cpu.pcpi_div.divisor[51] O=$abc$72829$new_n6114_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.divisor[60] I2=soc.cpu.pcpi_div.divisor[38] I3=soc.cpu.pcpi_div.divisor[35] O=$abc$72829$new_n6115_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[61] I1=soc.cpu.pcpi_div.divisor[50] I2=soc.cpu.pcpi_div.divisor[37] I3=soc.cpu.pcpi_div.divisor[36] O=$abc$72829$new_n6116_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[29] I1=soc.cpu.pcpi_div.dividend[29] I2=soc.cpu.pcpi_div.dividend[30] I3=soc.cpu.pcpi_div.divisor[30] O=$abc$72829$new_n6126_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$72829$new_n6129_ I1=$abc$72829$new_n6128_ I2=soc.cpu.pcpi_div.divisor[48] I3=soc.cpu.pcpi_div.divisor[47] O=$abc$72829$new_n6127_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[62] I1=soc.cpu.pcpi_div.divisor[57] I2=soc.cpu.pcpi_div.divisor[49] I3=soc.cpu.pcpi_div.divisor[46] O=$abc$72829$new_n6128_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[7] I1=soc.cpu.pcpi_div.dividend[7] I2=soc.cpu.pcpi_div.divisor[0] I3=soc.cpu.pcpi_div.dividend[0] O=$abc$72829$new_n6129_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$14450[29]_new_ I1=$abc$72829$new_n6131_ I2=soc.cpu.pcpi_div.divisor[1] I3=soc.cpu.pcpi_div.dividend[1] O=$abc$72829$new_n6130_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[10] I1=soc.cpu.pcpi_div.dividend[10] I2=soc.cpu.pcpi_div.divisor[11] I3=soc.cpu.pcpi_div.dividend[11] O=$abc$72829$new_n6131_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[4] I1=soc.cpu.pcpi_div.dividend[4] I2=soc.cpu.pcpi_div.divisor[3] I3=soc.cpu.pcpi_div.dividend[3] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$14450[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[8] I1=soc.cpu.pcpi_div.dividend[8] I2=soc.cpu.pcpi_div.divisor[5] I3=soc.cpu.pcpi_div.dividend[5] O=$abc$72829$new_n6133_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer_resetn I3=$abc$72829$new_n5735_ O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66686
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 I3=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66686 O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66740
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7717.BB[0] I3=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66740 O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66805
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.spimemio.xfer.count[0] I1=soc.spimemio.xfer.count[1] I2=soc.spimemio.xfer.count[2] I3=soc.spimemio.xfer.count[3] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7717.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$67577[1]_new_inv_ I3=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66788_new_inv_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$66831
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7717.BB[0] I3=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66740 O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66788_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.xfer_qspi I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_ O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66686 I2=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 I3=$abc$72829$auto$alumacc.cc:474:replace_alu$7717.BB[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$67577[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$67577[1]_new_inv_ I2=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66788_new_inv_ I3=soc.spimemio.xfer.xfer_dspi O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$66882
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6152_ I2=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66788_new_inv_ I3=soc.spimemio.xfer.xfer_dspi O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67034
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer_resetn I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7717.BB[0] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 O=$abc$72829$new_n6152_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67034 I2=soc.spimemio.xfer.flash_clk I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_ O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67155
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer_resetn I3=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$66882 O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67575
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67575 I2=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66788_new_inv_ I3=soc.spimemio.xfer.flash_clk O=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67712
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.mem_wstrb[3] I1=soc.cpu.mem_wstrb[2] I2=soc.cpu.mem_wstrb[1] I3=soc.cpu.mem_wstrb[0] O=$abc$72829$auto$simplemap.cc:168:logic_reduce$11764
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111110
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[4] I2=$abc$72829$techmap\soc.cpu.$procmux$5439_Y[2]_new_inv_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21591[0]_new_inv_ O=$abc$72829$techmap\soc.cpu.$0\instr_auipc[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n6160_ I3=soc.cpu.mem_rdata_latched[3] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21591[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[2] I3=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 O=$abc$72829$new_n6160_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[5] I3=soc.cpu.mem_rdata_latched[6] O=$abc$72829$techmap\soc.cpu.$procmux$5439_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[14] I2=soc.cpu.pcpi_insn[13] I3=soc.cpu.pcpi_insn[12] O=$abc$72829$techmap\soc.cpu.pcpi_mul.$procmux$5772_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$rtlil.cc:1844:Not$7472_new_ I3=$abc$72829$techmap\soc.$logic_and$picosoc.v:189$1219_Y O=$abc$72829$techmap\soc.$0\ram_ready[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_retirq I3=soc.cpu.instr_jalr O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1551$2533_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[1] I2=resetn I3=$abc$72829$new_n6166_ O=soc.cpu.cpuregs.wen
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:168:logic_reduce$20479_new_inv_ I1=$abc$72829$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y I2=soc.cpu.latched_store I3=soc.cpu.latched_branch O=$abc$72829$new_n6166_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6168_ I2=soc.cpu.latched_rd[1] I3=soc.cpu.latched_rd[0] O=$abc$72829$auto$simplemap.cc:168:logic_reduce$20479_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.latched_rd[5] I1=soc.cpu.latched_rd[4] I2=soc.cpu.latched_rd[3] I3=soc.cpu.latched_rd[2] O=$abc$72829$new_n6168_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_jalr I2=soc.cpu.is_alu_reg_imm I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_ O=$abc$72829$techmap\soc.cpu.$0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$0\instr_srai[0:0] I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_ I2=$abc$72829$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_ I3=soc.cpu.is_alu_reg_imm O=$abc$72829$techmap\soc.cpu.$0\is_slli_srli_srai[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110101010101010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.is_alu_reg_imm I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_ I3=$abc$72829$techmap\soc.cpu.$eq$picorv32.v:1047$2263_Y_new_ O=$abc$72829$techmap\soc.cpu.$0\instr_srai[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[30] I1=$abc$72829$new_n6174_ I2=$abc$72829$new_n6175_ I3=soc.cpu.mem_rdata_q[29] O=$abc$72829$techmap\soc.cpu.$eq$picorv32.v:1047$2263_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[31] I2=soc.cpu.mem_rdata_q[27] I3=soc.cpu.mem_rdata_q[26] O=$abc$72829$new_n6174_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q[25] I3=soc.cpu.mem_rdata_q[28] O=$abc$72829$new_n6175_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72829$new_n6175_ I1=$abc$72829$new_n6174_ I2=soc.cpu.mem_rdata_q[30] I3=soc.cpu.mem_rdata_q[29] O=$abc$72829$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[27] I2=$abc$72829$new_n6178_ I3=soc.cpu.mem_rdata_q[26] O=$abc$72829$techmap\soc.cpu.$0\instr_timer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[25] I1=$abc$72829$techmap\soc.cpu.$eq$picorv32.v:1070$2339_Y_new_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20781[1]_new_inv_ I3=soc.cpu.mem_rdata_q[28] O=$abc$72829$new_n6178_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[3] I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20850[1]_new_inv_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20846[0]_new_inv_ I3=soc.cpu.mem_rdata_q[2] O=$abc$72829$techmap\soc.cpu.$eq$picorv32.v:1070$2339_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[5] I2=soc.cpu.mem_rdata_q[4] I3=soc.cpu.mem_rdata_q[6] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20850[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q[1] I3=soc.cpu.mem_rdata_q[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20846[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[30] I2=soc.cpu.mem_rdata_q[31] I3=soc.cpu.mem_rdata_q[29] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20781[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6178_ I2=soc.cpu.mem_rdata_q[26] I3=soc.cpu.mem_rdata_q[27] O=$abc$72829$techmap\soc.cpu.$0\instr_maskirq[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6178_ I2=soc.cpu.mem_rdata_q[27] I3=soc.cpu.mem_rdata_q[26] O=$abc$72829$techmap\soc.cpu.$0\instr_setq[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap\soc.cpu.$eq$picorv32.v:1070$2339_Y_new_ I3=$abc$72829$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_ O=$abc$72829$techmap\soc.cpu.$0\instr_getq[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[9] I1=soc.cpu.mem_rdata_q[8] I2=soc.cpu.mem_rdata_q[7] I3=$abc$72829$new_n9501_ O=$abc$72829$techmap\soc.cpu.$0\instr_ecall_ebreak[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.mem_rdata_q[14] I3=soc.cpu.mem_rdata_q[13] O=$abc$72829$auto$simplemap.cc:168:logic_reduce$21343_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q[23] I3=soc.cpu.mem_rdata_q[22] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20958[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20878[1]_new_inv_ I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_ I2=soc.cpu.mem_rdata_q[10] I3=soc.cpu.mem_rdata_q[0] O=$abc$72829$new_n6192_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q[3] I3=soc.cpu.mem_rdata_q[2] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20878[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72829$new_n6198_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20969[1]_new_inv_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20878[1]_new_inv_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20846[0]_new_inv_ O=$abc$72829$new_n6196_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[19] I1=soc.cpu.mem_rdata_q[18] I2=soc.cpu.mem_rdata_q[17] I3=soc.cpu.mem_rdata_q[16] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20969[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[6] I1=soc.cpu.mem_rdata_q[5] I2=soc.cpu.mem_rdata_q[4] I3=soc.cpu.mem_rdata_q[15] O=$abc$72829$new_n6198_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[21] I1=$abc$72829$new_n6200_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20958[5]_new_inv_ I3=soc.cpu.mem_rdata_q[20] O=$abc$72829$techmap\soc.cpu.$0\instr_rdinstrh[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20969[3]_new_inv_ I3=$abc$72829$new_n6201_ O=$abc$72829$new_n6200_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n6202_ I3=$abc$72829$new_n6196_ O=$abc$72829$new_n6201_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20969[4]_new_inv_ I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[14] O=$abc$72829$new_n6202_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[30] I1=soc.cpu.mem_rdata_q[31] I2=soc.cpu.mem_rdata_q[29] I3=soc.cpu.mem_rdata_q[28] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20969[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[27] I1=soc.cpu.mem_rdata_q[25] I2=soc.cpu.mem_rdata_q[24] I3=soc.cpu.mem_rdata_q[26] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20969[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[21] I1=$abc$72829$new_n6206_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20958[5]_new_inv_ I3=soc.cpu.mem_rdata_q[20] O=$abc$72829$techmap\soc.cpu.$0\instr_rdinstr[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21020[3]_new_inv_ I3=$abc$72829$new_n6201_ O=$abc$72829$new_n6206_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[27] I1=soc.cpu.mem_rdata_q[25] I2=soc.cpu.mem_rdata_q[24] I3=soc.cpu.mem_rdata_q[26] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21020[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6200_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20958[5]_new_inv_ I3=soc.cpu.mem_rdata_q[21] O=$abc$72829$techmap\soc.cpu.$0\instr_rdcycleh[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6206_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20958[5]_new_inv_ I3=soc.cpu.mem_rdata_q[21] O=$abc$72829$techmap\soc.cpu.$0\instr_rdcycle[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=$abc$72829$new_n6211_ O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1058$2304_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_alu_reg_reg I3=$abc$72829$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_ O=$abc$72829$new_n6211_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$new_n6211_ I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.mem_rdata_q[12] O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1057$2300_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.cpu.is_alu_reg_reg I1=soc.cpu.mem_rdata_q[14] I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_ I3=$abc$72829$techmap\soc.cpu.$eq$picorv32.v:1047$2263_Y_new_ O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1056$2296_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[14] I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_ I3=$abc$72829$new_n6211_ O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1055$2292_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$72829$new_n6211_ I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1054$2288_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=$abc$72829$new_n6211_ I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.mem_rdata_q[14] O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1053$2284_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=$abc$72829$new_n6211_ I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[14] O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1052$2280_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6211_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_ I3=soc.cpu.mem_rdata_q[14] O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1051$2276_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.is_alu_reg_reg I2=$abc$72829$auto$simplemap.cc:168:logic_reduce$21343_new_inv_ I3=$abc$72829$techmap\soc.cpu.$eq$picorv32.v:1047$2263_Y_new_ O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1050$2272_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:168:logic_reduce$21343_new_inv_ I3=$abc$72829$new_n6211_ O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1049$2268_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.is_alu_reg_imm I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_ I3=$abc$72829$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_ O=$abc$72829$techmap\soc.cpu.$0\instr_srli[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_ I1=soc.cpu.is_alu_reg_imm I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_ I3=soc.cpu.mem_rdata_q[14] O=$abc$72829$techmap\soc.cpu.$0\instr_slli[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.is_alu_reg_imm O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1043$2252_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.is_alu_reg_imm I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.mem_rdata_q[12] O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1042$2250_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.cpu.is_alu_reg_imm I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1041$2248_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.is_alu_reg_imm I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.mem_rdata_q[14] O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1040$2246_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=soc.cpu.is_alu_reg_imm I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[14] O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1039$2244_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_alu_reg_imm I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$21343_new_inv_ O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1038$2242_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=soc.cpu.is_sb_sh_sw I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[14] O=$abc$72829$techmap\soc.cpu.$0\instr_sw[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_ I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.mem_rdata_q[14] O=$abc$72829$techmap\soc.cpu.$0\instr_sh[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_sb_sh_sw I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$21343_new_inv_ O=$abc$72829$techmap\soc.cpu.$0\instr_sb[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_ O=$abc$72829$techmap\soc.cpu.$0\instr_lhu[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.is_lb_lh_lw_lbu_lhu I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$72829$techmap\soc.cpu.$0\instr_lbu[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=soc.cpu.is_lb_lh_lw_lbu_lhu I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[14] O=$abc$72829$techmap\soc.cpu.$0\instr_lw[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_ I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=soc.cpu.mem_rdata_q[14] O=$abc$72829$techmap\soc.cpu.$0\instr_lh[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$21343_new_inv_ O=$abc$72829$techmap\soc.cpu.$0\instr_lb[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1026$2224_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.mem_rdata_q[12] O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1025$2222_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_ O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1024$2220_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1023$2218_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_ I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.mem_rdata_q[14] O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1022$2216_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$21343_new_inv_ O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1021$2214_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5324_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21563[0]_new_inv_ I3=$abc$72829$new_n6244_ O=$abc$72829$techmap\soc.cpu.$0\instr_waitirq[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$21526[1]_new_ I2=$abc$72829$new_n5326_ I3=$abc$72829$soc.cpu.mem_rdata_latched[27]_new_inv_ O=$abc$72829$new_n6244_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.din_ddr I3=soc.spimemio.din_qspi O=soc.spimemio.xfer.din_ddr
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.din_ddr I3=soc.spimemio.din_qspi O=soc.spimemio.xfer.din_dspi
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=$abc$72829$new_n4805_ I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$11764 O=$abc$72829$techmap\soc.spimemio.$logic_or$spimemio.v:100$67_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2404$1089_Y_new_ I2=soc.cpu.reg_op1[31] I3=soc.cpu.pcpi_div.instr_rem O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\outsign[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[31]_new_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$reduce_or$picorv32.v:2404$1088_Y_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2404$1089_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$24813[1]_new_inv_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$24813[2]_new_inv_ I2=$abc$72829$new_n6256_ I3=$abc$72829$new_n6251_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$reduce_or$picorv32.v:2404$1088_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$24813[5]_new_inv_ I1=$abc$72829$new_n6254_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$24813[3]_new_inv_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$24813[4]_new_inv_ O=$abc$72829$new_n6251_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[12] I1=soc.cpu.reg_op2[13] I2=soc.cpu.reg_op2[14] I3=soc.cpu.reg_op2[15] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$24813[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op2[16] I1=soc.cpu.reg_op2[17] I2=soc.cpu.reg_op2[18] I3=soc.cpu.reg_op2[19] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$24813[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op2[0] I1=soc.cpu.reg_op2[5] I2=soc.cpu.reg_op2[6] I3=soc.cpu.reg_op2[7] O=$abc$72829$new_n6254_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op2[8] I1=soc.cpu.reg_op2[9] I2=soc.cpu.reg_op2[10] I3=soc.cpu.reg_op2[11] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$24813[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6259_ I2=$abc$72829$new_n6258_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$24813[0]_new_inv_ O=$abc$72829$new_n6256_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[28] I1=soc.cpu.reg_op2[29] I2=soc.cpu.reg_op2[30] I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$24813[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[1] I3=soc.cpu.reg_op2[2] O=$abc$72829$new_n6258_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[3] I3=soc.cpu.reg_op2[4] O=$abc$72829$new_n6259_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.reg_op2[20] I1=soc.cpu.reg_op2[21] I2=soc.cpu.reg_op2[22] I3=soc.cpu.reg_op2[23] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$24813[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op2[24] I1=soc.cpu.reg_op2[25] I2=soc.cpu.reg_op2[26] I3=soc.cpu.reg_op2[27] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$24813[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.pcpi_wait I3=resetn O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_wait_q[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$72829$soc.cpu.pcpi_div.instr_any_div_rem_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_wait[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_remu I1=soc.cpu.pcpi_div.instr_rem I2=soc.cpu.pcpi_div.instr_divu I3=soc.cpu.pcpi_div.instr_div O=$abc$72829$soc.cpu.pcpi_div.instr_any_div_rem_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_mul.mul_finish I3=resetn O=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[0]_new_inv_ I3=encoderR.encoderCount[0] O=$abc$72829$procmux$6799_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[0] I3=encoderL.encoderCount[0] O=$abc$72829$procmux$6797_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[1]_new_inv_ I3=encoderR.encoderCount[1] O=$abc$72829$procmux$6799_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[1] I3=encoderL.encoderCount[1] O=$abc$72829$procmux$6797_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[2]_new_inv_ I3=encoderR.encoderCount[2] O=$abc$72829$procmux$6799_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[2] I3=encoderL.encoderCount[2] O=$abc$72829$procmux$6797_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[3]_new_inv_ I3=encoderR.encoderCount[3] O=$abc$72829$procmux$6799_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[3] I3=encoderL.encoderCount[3] O=$abc$72829$procmux$6797_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[4]_new_inv_ I3=encoderR.encoderCount[4] O=$abc$72829$procmux$6799_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[4] I3=encoderL.encoderCount[4] O=$abc$72829$procmux$6797_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[5]_new_inv_ I3=encoderR.encoderCount[5] O=$abc$72829$procmux$6799_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[5] I3=encoderL.encoderCount[5] O=$abc$72829$procmux$6797_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[6]_new_inv_ I3=encoderR.encoderCount[6] O=$abc$72829$procmux$6799_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[6] I3=encoderL.encoderCount[6] O=$abc$72829$procmux$6797_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[7]_new_inv_ I3=encoderR.encoderCount[7] O=$abc$72829$procmux$6799_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[7] I3=encoderL.encoderCount[7] O=$abc$72829$procmux$6797_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[8]_new_inv_ I3=encoderR.encoderCount[8] O=$abc$72829$procmux$6799_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[8] I3=encoderL.encoderCount[8] O=$abc$72829$procmux$6797_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[9]_new_inv_ I3=encoderR.encoderCount[9] O=$abc$72829$procmux$6799_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[9] I3=encoderL.encoderCount[9] O=$abc$72829$procmux$6797_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[10]_new_inv_ I3=encoderR.encoderCount[10] O=$abc$72829$procmux$6799_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[10] I3=encoderL.encoderCount[10] O=$abc$72829$procmux$6797_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[11]_new_inv_ I3=encoderR.encoderCount[11] O=$abc$72829$procmux$6799_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[11] I3=encoderL.encoderCount[11] O=$abc$72829$procmux$6797_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[12]_new_inv_ I3=encoderR.encoderCount[12] O=$abc$72829$procmux$6799_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[12] I3=encoderL.encoderCount[12] O=$abc$72829$procmux$6797_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[13]_new_inv_ I3=encoderR.encoderCount[13] O=$abc$72829$procmux$6799_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[13] I3=encoderL.encoderCount[13] O=$abc$72829$procmux$6797_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[14]_new_inv_ I3=encoderR.encoderCount[14] O=$abc$72829$procmux$6799_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[14] I3=encoderL.encoderCount[14] O=$abc$72829$procmux$6797_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[15]_new_inv_ I3=encoderR.encoderCount[15] O=$abc$72829$procmux$6799_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[15] I3=encoderL.encoderCount[15] O=$abc$72829$procmux$6797_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[16]_new_inv_ I3=encoderR.encoderCount[16] O=$abc$72829$procmux$6799_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[16] I3=encoderL.encoderCount[16] O=$abc$72829$procmux$6797_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[17]_new_inv_ I3=encoderR.encoderCount[17] O=$abc$72829$procmux$6799_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[17] I3=encoderL.encoderCount[17] O=$abc$72829$procmux$6797_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[18]_new_inv_ I3=encoderR.encoderCount[18] O=$abc$72829$procmux$6799_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[18] I3=encoderL.encoderCount[18] O=$abc$72829$procmux$6797_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[19]_new_inv_ I3=encoderR.encoderCount[19] O=$abc$72829$procmux$6799_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[19] I3=encoderL.encoderCount[19] O=$abc$72829$procmux$6797_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[20]_new_inv_ I3=encoderR.encoderCount[20] O=$abc$72829$procmux$6799_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[20] I3=encoderL.encoderCount[20] O=$abc$72829$procmux$6797_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[21]_new_inv_ I3=encoderR.encoderCount[21] O=$abc$72829$procmux$6799_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[21] I3=encoderL.encoderCount[21] O=$abc$72829$procmux$6797_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[22]_new_inv_ I3=encoderR.encoderCount[22] O=$abc$72829$procmux$6799_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[22] I3=encoderL.encoderCount[22] O=$abc$72829$procmux$6797_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[23]_new_inv_ I3=encoderR.encoderCount[23] O=$abc$72829$procmux$6799_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[23] I3=encoderL.encoderCount[23] O=$abc$72829$procmux$6797_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[24]_new_inv_ I3=encoderR.encoderCount[24] O=$abc$72829$procmux$6799_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[24] I3=encoderL.encoderCount[24] O=$abc$72829$procmux$6797_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[25]_new_inv_ I3=encoderR.encoderCount[25] O=$abc$72829$procmux$6799_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[25] I3=encoderL.encoderCount[25] O=$abc$72829$procmux$6797_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[26]_new_inv_ I3=encoderR.encoderCount[26] O=$abc$72829$procmux$6799_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[26] I3=encoderL.encoderCount[26] O=$abc$72829$procmux$6797_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[27]_new_inv_ I3=encoderR.encoderCount[27] O=$abc$72829$procmux$6799_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[27] I3=encoderL.encoderCount[27] O=$abc$72829$procmux$6797_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[28]_new_inv_ I3=encoderR.encoderCount[28] O=$abc$72829$procmux$6799_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[28] I3=encoderL.encoderCount[28] O=$abc$72829$procmux$6797_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[29]_new_inv_ I3=encoderR.encoderCount[29] O=$abc$72829$procmux$6799_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[29] I3=encoderL.encoderCount[29] O=$abc$72829$procmux$6797_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[30]_new_inv_ I3=encoderR.encoderCount[30] O=$abc$72829$procmux$6799_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[30] I3=encoderL.encoderCount[30] O=$abc$72829$procmux$6797_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71291 I2=$abc$72829$procmux$6797_Y[31]_new_inv_ I3=encoderR.encoderCount[31] O=$abc$72829$procmux$6799_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71289 I2=clock.counterO[31] I3=encoderL.encoderCount[31] O=$abc$72829$procmux$6797_Y[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72829$new_n6331_ I1=$abc$72829$new_n5809_ I2=$abc$72829$new_n5837_ I3=$abc$72829$new_n5826_ O=$abc$72829$procmux$6820_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n6332_ I3=$abc$72829$new_n5814_ O=$abc$72829$new_n6331_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_addr[11] I2=$abc$72829$new_n5811_ I3=$abc$72829$new_n5832_ O=$abc$72829$new_n6332_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001111001111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45260[1]_new_ I1=$abc$72829$auto$alumacc.cc:491:replace_alu$7486[31] I2=pwmIF.pwm_counter I3=$abc$72829$new_n6334_ O=$abc$72829$techmap\pwmIF.$procmux$2724_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$abc$72829$auto$alumacc.cc:491:replace_alu$7475[31] I1=pwmIF.state I2=$abc$72829$new_n6335_ I3=$abc$72829$auto$rtlil.cc:1848:ReduceOr$7501_new_inv_ O=$abc$72829$new_n6334_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72829$new_n6339_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$14744[4]_new_ I2=$abc$72829$new_n6336_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$14758[0]_new_ O=$abc$72829$new_n6335_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n6338_ I3=$abc$72829$new_n6337_ O=$abc$72829$new_n6336_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=pwm_connectorIF[5] I1=pwm_connectorIF[4] I2=pwm_connectorIF[3] I3=pwm_connectorIF[2] O=$abc$72829$new_n6337_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm_connectorIF[1] I1=pwm_connectorIF[0] I2=pwm_connectorIF[11] I3=pwm_connectorIF[10] O=$abc$72829$new_n6338_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=pwm_connectorIF[7] I1=pwm_connectorIF[6] I2=pwm_connectorIF[9] I3=pwm_connectorIF[8] O=$abc$72829$new_n6339_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=pwmIF.count_temp[0] I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45260[1]_new_ O=$abc$72829$techmap\pwmIF.$procmux$2711_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=pwmIF.counterI[0] I3=pwmIF.counterI[6] O=$abc$72829$techmap\pwmIF.$procmux$2703_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=pwmIF.count_temp[8] I3=$abc$72829$techmap\pwmIF.$2\state[0:0]_new_inv_ O=$abc$72829$techmap\pwmIF.$3\state[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45380[1]_new_ I1=$abc$72829$auto$alumacc.cc:491:replace_alu$7515[31] I2=pwmIB.pwm_counter I3=$abc$72829$new_n6359_ O=$abc$72829$techmap\pwmIB.$procmux$2724_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$abc$72829$auto$alumacc.cc:491:replace_alu$7504[31] I1=pwmIB.state I2=$abc$72829$new_n6360_ I3=$abc$72829$auto$rtlil.cc:1848:ReduceOr$7530_new_inv_ O=$abc$72829$new_n6359_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72829$new_n6363_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$14897[4]_new_ I2=$abc$72829$new_n6361_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$14911[0]_new_ O=$abc$72829$new_n6360_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm_connectorIB[1] I1=pwm_connectorIB[0] I2=$abc$72829$new_n6362_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$14880[10]_new_ O=$abc$72829$new_n6361_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm_connectorIB[5] I1=pwm_connectorIB[4] I2=pwm_connectorIB[3] I3=pwm_connectorIB[2] O=$abc$72829$new_n6362_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm_connectorIB[7] I1=pwm_connectorIB[6] I2=pwm_connectorIB[9] I3=pwm_connectorIB[8] O=$abc$72829$new_n6363_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=pwmIB.count_temp[0] I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45380[1]_new_ O=$abc$72829$techmap\pwmIB.$procmux$2711_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=pwmIB.counterI[0] I3=pwmIB.counterI[6] O=$abc$72829$techmap\pwmIB.$procmux$2703_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=pwmIB.count_temp[8] I3=$abc$72829$techmap\pwmIB.$2\state[0:0]_new_inv_ O=$abc$72829$techmap\pwmIB.$3\state[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45500[1]_new_ I1=$abc$72829$auto$alumacc.cc:491:replace_alu$7544[31] I2=pwmDF.pwm_counter I3=$abc$72829$new_n6383_ O=$abc$72829$techmap\pwmDF.$procmux$2724_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$abc$72829$auto$alumacc.cc:491:replace_alu$7533[31] I1=pwmDF.state I2=$abc$72829$new_n6384_ I3=$abc$72829$auto$rtlil.cc:1848:ReduceOr$7559_new_inv_ O=$abc$72829$new_n6383_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72829$new_n6388_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$24987[4]_new_ I2=$abc$72829$new_n6385_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$25001[0]_new_ O=$abc$72829$new_n6384_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n6387_ I3=$abc$72829$new_n6386_ O=$abc$72829$new_n6385_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=pwm_connectorDF[5] I1=pwm_connectorDF[4] I2=pwm_connectorDF[3] I3=pwm_connectorDF[2] O=$abc$72829$new_n6386_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm_connectorDF[1] I1=pwm_connectorDF[0] I2=pwm_connectorDF[11] I3=pwm_connectorDF[10] O=$abc$72829$new_n6387_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=pwm_connectorDF[7] I1=pwm_connectorDF[6] I2=pwm_connectorDF[9] I3=pwm_connectorDF[8] O=$abc$72829$new_n6388_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=pwmDF.count_temp[0] I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45500[1]_new_ O=$abc$72829$techmap\pwmDF.$procmux$2711_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=pwmDF.counterI[0] I3=pwmDF.counterI[6] O=$abc$72829$techmap\pwmDF.$procmux$2703_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=pwmDF.count_temp[8] I3=$abc$72829$techmap\pwmDF.$2\state[0:0]_new_inv_ O=$abc$72829$techmap\pwmDF.$3\state[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45620[1]_new_ I1=$abc$72829$auto$alumacc.cc:491:replace_alu$7573[31] I2=pwmDB.pwm_counter I3=$abc$72829$new_n6408_ O=$abc$72829$techmap\pwmDB.$procmux$2724_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$abc$72829$auto$alumacc.cc:491:replace_alu$7562[31] I1=pwmDB.state I2=$abc$72829$new_n6409_ I3=$abc$72829$auto$rtlil.cc:1848:ReduceOr$7588_new_inv_ O=$abc$72829$new_n6408_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72829$new_n6412_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12703[4]_new_ I2=$abc$72829$new_n6410_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12717[0]_new_ O=$abc$72829$new_n6409_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm_connectorDB[1] I1=pwm_connectorDB[0] I2=$abc$72829$new_n6411_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12686[10]_new_ O=$abc$72829$new_n6410_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm_connectorDB[5] I1=pwm_connectorDB[4] I2=pwm_connectorDB[3] I3=pwm_connectorDB[2] O=$abc$72829$new_n6411_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm_connectorDB[7] I1=pwm_connectorDB[6] I2=pwm_connectorDB[9] I3=pwm_connectorDB[8] O=$abc$72829$new_n6412_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=pwmDB.count_temp[0] I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45620[1]_new_ O=$abc$72829$techmap\pwmDB.$procmux$2711_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=pwmDB.counterI[0] I3=pwmDB.counterI[6] O=$abc$72829$techmap\pwmDB.$procmux$2703_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=pwmDB.count_temp[8] I3=$abc$72829$techmap\pwmDB.$2\state[0:0]_new_inv_ O=$abc$72829$techmap\pwmDB.$3\state[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=encoderL.encoderCounter[1] I1=encoderL.encoderCount[0] I2=writeEncoderI I3=encoderDataI[0] O=$abc$72829$techmap\encoderL.$procmux$2683_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011000100110
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[1]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[1]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[1] I3=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[1] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[1] I3=encoderDataI[1] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[2]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[2]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[2] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[2] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[2] I3=encoderDataI[2] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[3]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[3]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[3] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[3] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[3] I3=encoderDataI[3] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[4]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[4]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[4] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[4] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[4] I3=encoderDataI[4] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[5]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[5]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[5] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[5] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[5] I3=encoderDataI[5] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[6]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[6]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[6] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[6] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[6] I3=encoderDataI[6] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[7]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[7]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[7] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[7] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[7] I3=encoderDataI[7] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[8]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[8]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[8] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[8] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[8] I3=encoderDataI[8] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[9]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[9]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[9] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[9] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[9] I3=encoderDataI[9] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[10]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[10]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[10] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[10] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[10] I3=encoderDataI[10] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[11]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[11]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[11] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[11] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[11] I3=encoderDataI[11] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[12]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[12]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[12] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[12] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[12] I3=encoderDataI[12] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[13]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[13]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[13] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[13] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[13] I3=encoderDataI[13] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[14]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[14]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[14] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[14] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[14] I3=encoderDataI[14] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[15]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[15]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[15] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[15] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[15] I3=encoderDataI[15] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[16]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[16]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[16] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[16] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[16] I3=encoderDataI[16] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[17]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[17]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[17] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[17] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[17] I3=encoderDataI[17] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[18]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[18]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[18] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[18] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[18] I3=encoderDataI[18] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[19]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[19]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[19] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[19] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[19] I3=encoderDataI[19] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[20]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[20]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[20] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[20] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[20] I3=encoderDataI[20] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[21]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[21]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[21] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[21] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[21] I3=encoderDataI[21] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[22]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[22]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[22] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[22] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[22] I3=encoderDataI[22] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[23]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[23]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[23] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[23] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[23] I3=encoderDataI[23] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[24]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[24]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[24] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[24] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[24] I3=encoderDataI[24] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[25]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[25]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[25] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[25] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[25] I3=encoderDataI[25] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[26]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[26]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[26] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[26] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[26] I3=encoderDataI[26] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[27]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[27]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[27] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[27] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[27] I3=encoderDataI[27] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[28]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[28]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[28] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[28] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[28] I3=encoderDataI[28] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[29]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[29]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[29] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[29] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[29] I3=encoderDataI[29] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[30]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[30]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderIB I2=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[30] I3=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[30] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[30] I3=encoderDataI[30] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=$abc$72829$techmap\encoderL.$procmux$2678_Y[31]_new_inv_ I3=$abc$72829$techmap\encoderL.$procmux$2675_Y[31]_new_inv_ O=$abc$72829$techmap\encoderL.$procmux$2683_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderI I2=encoderL.encoderCount[31] I3=encoderDataI[31] O=$abc$72829$techmap\encoderL.$procmux$2675_Y[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderL.encoderCounter[1] I2=pinEncoderIF I3=encoderL.encoderCounter[0] O=$abc$72829$techmap\encoderL.$procmux$2670_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$wreduce.cc:454:run$7224[2] I2=$abc$72829$new_n5928_ I3=encoderL.encoderCounter[1] O=$abc$72829$techmap\encoderL.$procmux$2670_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=encoderR.encoderCounter[1] I1=encoderR.encoderCount[0] I2=writeEncoderD I3=encoderDataD[0] O=$abc$72829$techmap\encoderR.$procmux$2683_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011000100110
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[1]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[1]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[1] I3=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[1] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[1] I3=encoderDataD[1] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[2]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[2]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[2] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[2] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[2] I3=encoderDataD[2] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[3]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[3]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[3] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[3] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[3] I3=encoderDataD[3] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[4]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[4]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[4] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[4] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[4] I3=encoderDataD[4] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[5]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[5]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[5] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[5] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[5] I3=encoderDataD[5] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[6]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[6]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[6] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[6] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[6] I3=encoderDataD[6] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[7]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[7]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[7] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[7] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[7] I3=encoderDataD[7] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[8]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[8]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[8] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[8] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[8] I3=encoderDataD[8] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[9]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[9]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[9] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[9] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[9] I3=encoderDataD[9] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[10]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[10]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[10] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[10] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[10] I3=encoderDataD[10] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[11]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[11]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[11] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[11] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[11] I3=encoderDataD[11] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[12]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[12]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[12] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[12] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[12] I3=encoderDataD[12] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[13]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[13]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[13] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[13] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[13] I3=encoderDataD[13] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[14]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[14]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[14] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[14] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[14] I3=encoderDataD[14] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[15]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[15]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[15] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[15] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[15] I3=encoderDataD[15] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[16]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[16]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[16] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[16] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[16] I3=encoderDataD[16] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[17]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[17]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[17] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[17] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[17] I3=encoderDataD[17] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[18]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[18]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[18] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[18] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[18] I3=encoderDataD[18] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[19]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[19]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[19] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[19] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[19] I3=encoderDataD[19] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[20]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[20]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[20] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[20] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[20] I3=encoderDataD[20] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[21]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[21]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[21] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[21] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[21] I3=encoderDataD[21] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[22]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[22]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[22] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[22] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[22] I3=encoderDataD[22] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[23]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[23]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[23] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[23] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[23] I3=encoderDataD[23] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[24]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[24]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[24] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[24] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[24] I3=encoderDataD[24] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[25]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[25]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[25] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[25] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[25] I3=encoderDataD[25] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[26]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[26]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[26] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[26] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[26] I3=encoderDataD[26] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[27]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[27]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[27] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[27] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[27] I3=encoderDataD[27] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[28]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[28]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[28] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[28] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[28] I3=encoderDataD[28] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[29]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[29]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[29] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[29] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[29] I3=encoderDataD[29] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[30]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[30]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=pinEncoderDB I2=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[30] I3=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[30] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[30] I3=encoderDataD[30] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=$abc$72829$techmap\encoderR.$procmux$2678_Y[31]_new_inv_ I3=$abc$72829$techmap\encoderR.$procmux$2675_Y[31]_new_inv_ O=$abc$72829$techmap\encoderR.$procmux$2683_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=writeEncoderD I2=encoderR.encoderCount[31] I3=encoderDataD[31] O=$abc$72829$techmap\encoderR.$procmux$2675_Y[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=encoderR.encoderCounter[1] I2=pinEncoderDF I3=encoderR.encoderCounter[0] O=$abc$72829$techmap\encoderR.$procmux$2670_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$wreduce.cc:454:run$7225[2] I2=$abc$72829$new_n5932_ I3=encoderR.encoderCounter[1] O=$abc$72829$techmap\encoderR.$procmux$2670_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[0] I3=$abc$72829$techmap\soc.$0\ram_ready[0:0] O=soc.memory.wen[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[1] I3=$abc$72829$techmap\soc.$0\ram_ready[0:0] O=soc.memory.wen[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[2] I3=$abc$72829$techmap\soc.$0\ram_ready[0:0] O=soc.memory.wen[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[3] I3=$abc$72829$techmap\soc.$0\ram_ready[0:0] O=soc.memory.wen[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n5272_ I3=$abc$72829$new_n5269_ O=soc.cpu.mem_rdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n5295_ I3=$abc$72829$new_n5292_ O=soc.cpu.mem_rdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n5241_ I3=$abc$72829$new_n5238_ O=soc.cpu.mem_rdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n5258_ I3=$abc$72829$new_n5255_ O=soc.cpu.mem_rdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n5223_ I3=$abc$72829$new_n5220_ O=soc.cpu.mem_rdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n5082_ I3=$abc$72829$new_n5079_ O=soc.cpu.mem_rdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n5188_ I3=$abc$72829$new_n5185_ O=soc.cpu.mem_rdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$abc$72829$new_n6639_ I1=$abc$72829$new_n6657_ I2=$abc$72829$new_n6658_ I3=$abc$72829$new_n6650_ O=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011101010
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$procmux$5473_Y[0]_new_inv_ I1=$abc$72829$new_n6640_ I2=$abc$72829$new_n6648_ I3=$abc$72829$new_n6646_ O=$abc$72829$new_n6639_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6641_ I2=$abc$72829$new_n6642_ I3=$abc$72829$new_n6644_ O=$abc$72829$new_n6640_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$13167[5]_new_inv_ I2=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I3=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 O=$abc$72829$new_n6641_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$19781[2]_new_ I2=$abc$72829$new_n6643_ I3=$abc$72829$techmap\soc.cpu.$procmux$4572_Y_new_inv_ O=$abc$72829$new_n6642_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[12] I2=$abc$72829$auto$wreduce.cc:454:run$7237[1]_new_inv_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$19789_new_ O=$abc$72829$new_n6643_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_ I3=$abc$72829$new_n6645_ O=$abc$72829$new_n6644_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_ I2=$abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$19781[2]_new_ O=$abc$72829$new_n6645_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_ I3=$abc$72829$new_n6647_ O=$abc$72829$new_n6646_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$19789_new_ I2=soc.cpu.mem_rdata_latched[12] I3=$abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_ O=$abc$72829$new_n6647_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:168:logic_reduce$17107_new_inv_ I2=$abc$72829$auto$opt_reduce.cc:132:opt_mux$7148_new_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26347[0]_new_ O=$abc$72829$new_n6648_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72829$soc.cpu.mem_rdata_latched[25]_new_inv_ I3=soc.cpu.mem_rdata_q[25] O=$abc$72829$techmap\soc.cpu.$procmux$5473_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_ I2=$abc$72829$new_n6651_ I3=$abc$72829$new_n6654_ O=$abc$72829$new_n6650_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[2] I2=$abc$72829$new_n6652_ I3=$abc$72829$auto$opt_reduce.cc:132:opt_mux$7140_new_ O=$abc$72829$new_n6651_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap\soc.cpu.$procmux$4551_Y[1]_new_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$22037_new_ O=$abc$72829$new_n6652_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n5216_ I3=$abc$72829$auto$wreduce.cc:454:run$7241[1]_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4551_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$5490.$and$/usr/local/bin/../share/yosys/techmap.v:434$16102_Y[5]_new_ I1=soc.cpu.mem_rdata_latched[12] I2=$abc$72829$new_n6655_ I3=$abc$72829$new_n5310_ O=$abc$72829$new_n6654_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$22037_new_ I3=$abc$72829$techmap\soc.cpu.$procmux$4551_Y[1]_new_ O=$abc$72829$new_n6655_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$opt_reduce.cc:132:opt_mux$7148_new_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$5490.$and$/usr/local/bin/../share/yosys/techmap.v:434$16102_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$13167[5]_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ O=$abc$72829$new_n6657_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[12] I2=$abc$72829$new_n6659_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_ O=$abc$72829$new_n6658_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14785[1] I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26347[0]_new_ O=$abc$72829$new_n6659_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:168:logic_reduce$17107_new_inv_ I3=$abc$72829$auto$opt_reduce.cc:132:opt_mux$7148_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$new_n6663_ I1=$abc$72829$new_n6641_ I2=$abc$72829$new_n6648_ I3=$abc$72829$new_n6646_ O=$abc$72829$new_n6662_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n6644_ I3=$abc$72829$new_n6642_ O=$abc$72829$new_n6663_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[5] I2=$abc$72829$new_n6652_ I3=$abc$72829$auto$opt_reduce.cc:132:opt_mux$7140_new_ O=$abc$72829$new_n6665_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$27459[0]_new_ I3=$abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$8810_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[2] I3=$abc$72829$new_n6671_ O=$abc$72829$new_n6670_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26350_new_ O=$abc$72829$new_n6671_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$opt_reduce.cc:132:opt_mux$7148_new_ I3=$abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26350_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$21526[1]_new_ I3=soc.cpu.mem_rdata_q[26] O=$abc$72829$techmap\soc.cpu.$procmux$5473_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$procmux$5473_Y[2]_new_inv_ I1=$abc$72829$new_n6662_ I2=$abc$72829$new_n6657_ I3=$abc$72829$new_n6675_ O=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000111110001
.gate SB_LUT4 I0=$abc$72829$new_n6676_ I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_ I2=$abc$72829$new_n6654_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$5490.$and$/usr/local/bin/../share/yosys/techmap.v:434$16099_Y[2]_new_ O=$abc$72829$new_n6675_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$72829$new_n6677_ I1=soc.cpu.mem_rdata_latched[3] I2=$abc$72829$new_n6671_ I3=$abc$72829$new_n6678_ O=$abc$72829$new_n6676_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72829$auto$wreduce.cc:454:run$7241[1]_new_inv_ I1=$abc$72829$new_n5320_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$8810_new_ O=$abc$72829$new_n6677_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_ I2=$abc$72829$techmap\soc.cpu.$procmux$4551_Y[1]_new_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$22037_new_ O=$abc$72829$new_n6678_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[6] I3=$abc$72829$auto$opt_reduce.cc:132:opt_mux$7140_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$5490.$and$/usr/local/bin/../share/yosys/techmap.v:434$16099_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72829$soc.cpu.mem_rdata_latched[27]_new_inv_ I3=soc.cpu.mem_rdata_q[27] O=$abc$72829$techmap\soc.cpu.$procmux$5473_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_ I3=$abc$72829$new_n6657_ O=$abc$72829$new_n6684_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[4] I3=$abc$72829$new_n6652_ O=$abc$72829$new_n6685_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6647_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_ I3=$abc$72829$techmap\soc.cpu.$procmux$5473_Y[3]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$5490.$and$/usr/local/bin/../share/yosys/techmap.v:434$16100_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72829$soc.cpu.mem_rdata_latched[28]_new_inv_ I3=soc.cpu.mem_rdata_q[28] O=$abc$72829$techmap\soc.cpu.$procmux$5473_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$72829$new_n6641_ I1=$abc$72829$new_n6648_ I2=$abc$72829$new_n6642_ I3=$abc$72829$new_n6644_ O=$abc$72829$new_n6689_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6657_ I2=$abc$72829$new_n5320_ I3=$abc$72829$auto$wreduce.cc:454:run$7241[2]_new_inv_ O=$abc$72829$new_n6690_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$procmux$5473_Y[4]_new_inv_ I1=$abc$72829$new_n6692_ I2=$abc$72829$new_n6657_ I3=$abc$72829$new_n6693_ O=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000111110001
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6663_ I2=$abc$72829$new_n6641_ I3=$abc$72829$new_n6648_ O=$abc$72829$new_n6692_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6694_ I2=$abc$72829$new_n5320_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_ O=$abc$72829$new_n6693_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72829$new_n6695_ I1=$abc$72829$new_n6646_ I2=$abc$72829$techmap\soc.cpu.$procmux$5473_Y[4]_new_inv_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_ O=$abc$72829$new_n6694_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_ I1=soc.cpu.mem_rdata_latched[12] I2=$abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=$abc$72829$auto$opt_reduce.cc:132:opt_mux$7148_new_ O=$abc$72829$new_n6695_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72829$soc.cpu.mem_rdata_latched[29]_new_inv_ I3=soc.cpu.mem_rdata_q[29] O=$abc$72829$techmap\soc.cpu.$procmux$5473_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n6695_ I3=$abc$72829$new_n6700_ O=$abc$72829$new_n6699_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72829$new_n5390_ I1=$abc$72829$new_n6701_ I2=$abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_ O=$abc$72829$new_n6700_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap\soc.cpu.$procmux$5439_Y[2]_new_inv_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14709_new_ O=$abc$72829$new_n6701_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72829$soc.cpu.mem_rdata_latched[30]_new_inv_ I3=soc.cpu.mem_rdata_q[30] O=$abc$72829$techmap\soc.cpu.$procmux$5473_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$72829$new_n6705_ I1=$abc$72829$new_n5357_ I2=$abc$72829$new_n6657_ I3=soc.cpu.mem_rdata_latched[3] O=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110101010101010
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72829$new_n6706_ I2=$abc$72829$auto$wreduce.cc:454:run$7241[1]_new_inv_ I3=soc.cpu.mem_rdata_q[8] O=$abc$72829$new_n6705_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n6707_ I3=$abc$72829$new_n6641_ O=$abc$72829$new_n6706_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_ I1=$abc$72829$auto$opt_reduce.cc:132:opt_mux$7140_new_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14785[1] I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$8810_new_ O=$abc$72829$new_n6707_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6709_ I2=$abc$72829$techmap\soc.cpu.$procmux$5458_Y[1]_new_inv_ I3=$abc$72829$new_n6641_ O=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011001111
.gate SB_LUT4 I0=$abc$72829$new_n6657_ I1=$abc$72829$new_n6710_ I2=$abc$72829$techmap\soc.cpu.$procmux$5458_Y[1]_new_inv_ I3=$abc$72829$new_n6707_ O=$abc$72829$new_n6709_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6711_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4698.$and$/usr/local/bin/../share/yosys/techmap.v:434$16113_Y[3]_new_ I3=soc.cpu.mem_rdata_latched[6] O=$abc$72829$new_n6710_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6712_ I2=$abc$72829$new_n5357_ I3=soc.cpu.mem_rdata_latched[4] O=$abc$72829$new_n6711_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$8810_new_ I3=$abc$72829$auto$wreduce.cc:454:run$7241[2]_new_inv_ O=$abc$72829$new_n6712_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72829$auto$wreduce.cc:454:run$7241[2]_new_inv_ I3=soc.cpu.mem_rdata_q[9] O=$abc$72829$techmap\soc.cpu.$procmux$5458_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6715_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_ I3=$abc$72829$new_n6716_ O=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011001111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[10] I2=soc.cpu.mem_xfer I3=$abc$72829$new_n6706_ O=$abc$72829$new_n6715_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72829$new_n6657_ I1=$abc$72829$new_n6717_ I2=soc.cpu.mem_xfer I3=$abc$72829$new_n6641_ O=$abc$72829$new_n6716_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$72829$new_n5392_ I1=$abc$72829$new_n5357_ I2=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I3=soc.cpu.mem_xfer O=$abc$72829$new_n6717_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000010001
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6719_ I2=$abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_ I3=$abc$72829$new_n6716_ O=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011001111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[11] I2=soc.cpu.mem_xfer I3=$abc$72829$new_n6706_ O=$abc$72829$new_n6719_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72829$new_n5390_ I1=$abc$72829$new_n6724_ I2=soc.cpu.mem_rdata_latched[12] I3=$abc$72829$techmap\soc.cpu.$procmux$5407_Y[0]_new_inv_ O=$abc$72829$new_n6723_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14706[0]_new_ I1=soc.cpu.mem_rdata_latched[5] I2=soc.cpu.mem_rdata_latched[6] I3=soc.cpu.mem_rdata_latched[12] O=$abc$72829$new_n6724_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_ O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14706[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata_latched[12] I3=soc.cpu.mem_rdata_q[12] O=$abc$72829$techmap\soc.cpu.$procmux$5407_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72829$new_n6732_ I1=$abc$72829$new_n6657_ I2=$abc$72829$new_n6735_ I3=$abc$72829$new_n6730_ O=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$procmux$5407_Y[1]_new_inv_ I1=$abc$72829$new_n6663_ I2=$abc$72829$auto$simplemap.cc:168:logic_reduce$17107_new_inv_ I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$17034_new_inv_ O=$abc$72829$new_n6730_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$19781[2]_new_ I3=soc.cpu.mem_rdata_q[13] O=$abc$72829$techmap\soc.cpu.$procmux$5407_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$72829$new_n6684_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$5424.$and$/usr/local/bin/../share/yosys/techmap.v:434$16220_Y[1]_new_inv_ I2=$abc$72829$techmap\soc.cpu.$procmux$5407_Y[1]_new_inv_ I3=$abc$72829$new_n6641_ O=$abc$72829$new_n6732_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6734_ I2=$abc$72829$new_n6647_ I3=$abc$72829$techmap\soc.cpu.$procmux$5407_Y[1]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$5424.$and$/usr/local/bin/../share/yosys/techmap.v:434$16220_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72829$new_n5310_ I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14709_new_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$19789_new_ I3=soc.cpu.mem_rdata_latched[6] O=$abc$72829$new_n6734_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6659_ I2=$abc$72829$new_n6736_ I3=soc.cpu.mem_rdata_latched[3] O=$abc$72829$new_n6735_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_ I3=$abc$72829$new_n6655_ O=$abc$72829$new_n6736_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$new_n6740_ I1=$abc$72829$new_n6738_ I2=$abc$72829$new_n6742_ I3=soc.cpu.mem_rdata_latched[4] O=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111011101110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap\soc.cpu.$procmux$5407_Y[2]_new_inv_ I3=$abc$72829$new_n6689_ O=$abc$72829$new_n6738_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=soc.cpu.mem_rdata_q[14] O=$abc$72829$techmap\soc.cpu.$procmux$5407_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6741_ I2=$abc$72829$new_n6684_ I3=$abc$72829$new_n6701_ O=$abc$72829$new_n6740_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$19789_new_ I1=$abc$72829$techmap\soc.cpu.$procmux$5407_Y[2]_new_inv_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14706[0]_new_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72829$new_n6741_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101010101010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n6657_ I3=$abc$72829$new_n6736_ O=$abc$72829$new_n6742_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6742_ I2=soc.cpu.mem_rdata_latched[5] I3=$abc$72829$techmap\soc.cpu.$procmux$5390_Y[0]_new_inv_ O=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72829$soc.cpu.mem_rdata_latched[15]_new_inv_ I3=soc.cpu.mem_rdata_q[15] O=$abc$72829$techmap\soc.cpu.$procmux$5390_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6742_ I2=soc.cpu.mem_rdata_latched[6] I3=$abc$72829$techmap\soc.cpu.$procmux$5390_Y[1]_new_inv_ O=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72829$soc.cpu.mem_rdata_latched[16]_new_inv_ I3=soc.cpu.mem_rdata_q[16] O=$abc$72829$techmap\soc.cpu.$procmux$5390_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6742_ I2=soc.cpu.mem_rdata_latched[12] I3=$abc$72829$techmap\soc.cpu.$procmux$5390_Y[2]_new_inv_ O=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72829$soc.cpu.mem_rdata_latched[17]_new_inv_ I3=soc.cpu.mem_rdata_q[17] O=$abc$72829$techmap\soc.cpu.$procmux$5390_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6742_ I2=soc.cpu.mem_rdata_latched[12] I3=$abc$72829$techmap\soc.cpu.$procmux$5390_Y[3]_new_inv_ O=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72829$soc.cpu.mem_rdata_latched[18]_new_inv_ I3=soc.cpu.mem_rdata_q[18] O=$abc$72829$techmap\soc.cpu.$procmux$5390_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6742_ I2=soc.cpu.mem_rdata_latched[12] I3=$abc$72829$techmap\soc.cpu.$procmux$5390_Y[4]_new_inv_ O=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72829$soc.cpu.mem_rdata_latched[19]_new_inv_ I3=soc.cpu.mem_rdata_q[19] O=$abc$72829$techmap\soc.cpu.$procmux$5390_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6759_ I2=$abc$72829$techmap\soc.cpu.$procmux$5358_Y[0]_new_inv_ I3=$abc$72829$new_n6754_ O=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011001111
.gate SB_LUT4 I0=$abc$72829$new_n6641_ I1=$abc$72829$new_n6755_ I2=$abc$72829$new_n6758_ I3=$abc$72829$new_n6757_ O=$abc$72829$new_n6754_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_ I1=$abc$72829$new_n6756_ I2=$abc$72829$auto$simplemap.cc:168:logic_reduce$17107_new_inv_ I3=$abc$72829$auto$opt_reduce.cc:132:opt_mux$7148_new_ O=$abc$72829$new_n6755_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$19789_new_ I1=$abc$72829$new_n6643_ I2=$abc$72829$techmap\soc.cpu.$procmux$4572_Y_new_inv_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26350_new_ O=$abc$72829$new_n6756_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5390_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_ I3=$abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_ O=$abc$72829$new_n6757_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_ I2=$abc$72829$new_n5175_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$19786[1]_new_ O=$abc$72829$new_n6758_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72829$new_n6657_ I1=$abc$72829$new_n6760_ I2=soc.cpu.mem_rdata_latched[2] I3=$abc$72829$new_n6761_ O=$abc$72829$new_n6759_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_ I2=soc.cpu.mem_rdata_latched[12] I3=$abc$72829$new_n6655_ O=$abc$72829$new_n6760_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_ I2=$abc$72829$new_n5310_ I3=$abc$72829$auto$opt_reduce.cc:132:opt_mux$7148_new_ O=$abc$72829$new_n6761_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72829$soc.cpu.mem_rdata_latched[20]_new_inv_ I3=soc.cpu.mem_rdata_q[20] O=$abc$72829$techmap\soc.cpu.$procmux$5358_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6764_ I2=$abc$72829$techmap\soc.cpu.$procmux$5358_Y[1]_new_inv_ I3=$abc$72829$new_n6754_ O=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_LUT4 I0=$abc$72829$new_n6657_ I1=$abc$72829$new_n6760_ I2=soc.cpu.mem_rdata_latched[3] I3=$abc$72829$new_n6761_ O=$abc$72829$new_n6764_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011101110111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72829$soc.cpu.mem_rdata_latched[21]_new_inv_ I3=soc.cpu.mem_rdata_q[21] O=$abc$72829$techmap\soc.cpu.$procmux$5358_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$procmux$5358_Y[2]_new_inv_ I1=$abc$72829$new_n6754_ I2=$abc$72829$new_n6657_ I3=$abc$72829$new_n6767_ O=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000111110001
.gate SB_LUT4 I0=$abc$72829$new_n6768_ I1=$abc$72829$new_n6760_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_ I3=soc.cpu.mem_rdata_latched[6] O=$abc$72829$new_n6767_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[4] I2=$abc$72829$new_n6671_ I3=$abc$72829$new_n6761_ O=$abc$72829$new_n6768_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72829$soc.cpu.mem_rdata_latched[22]_new_inv_ I3=soc.cpu.mem_rdata_q[22] O=$abc$72829$techmap\soc.cpu.$procmux$5358_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[5] I2=$abc$72829$new_n5320_ I3=$abc$72829$new_n6761_ O=$abc$72829$new_n6772_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72829$soc.cpu.mem_rdata_latched[23]_new_inv_ I3=soc.cpu.mem_rdata_q[23] O=$abc$72829$techmap\soc.cpu.$procmux$5358_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$procmux$5358_Y[4]_new_inv_ I1=$abc$72829$new_n6754_ I2=$abc$72829$new_n6657_ I3=$abc$72829$new_n6776_ O=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000111110001
.gate SB_LUT4 I0=$abc$72829$new_n6777_ I1=$abc$72829$new_n6760_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_ I3=$abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_ O=$abc$72829$new_n6776_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100000001
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[6] I1=$abc$72829$new_n6761_ I2=$abc$72829$new_n6671_ I3=$abc$72829$new_n6678_ O=$abc$72829$new_n6777_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72829$soc.cpu.mem_rdata_latched[24]_new_inv_ I3=soc.cpu.mem_rdata_q[24] O=$abc$72829$techmap\soc.cpu.$procmux$5358_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$72829$new_n6780_ I1=$abc$72829$new_n5357_ I2=$abc$72829$new_n6657_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110101010101010
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$72829$new_n6706_ I2=$abc$72829$auto$wreduce.cc:454:run$7241[0]_new_inv_ I3=soc.cpu.mem_rdata_q[7] O=$abc$72829$new_n6780_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$procmux$5301_Y_new_inv_ I1=$abc$72829$new_n6662_ I2=$abc$72829$new_n6684_ I3=$abc$72829$new_n6782_ O=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000111110001
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$5490.$and$/usr/local/bin/../share/yosys/techmap.v:434$16102_Y[5]_new_ I1=soc.cpu.mem_rdata_latched[12] I2=$abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=$abc$72829$new_n5310_ O=$abc$72829$new_n6782_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$72829$soc.cpu.mem_rdata_latched[31]_new_inv_ I3=soc.cpu.mem_rdata_q[31] O=$abc$72829$techmap\soc.cpu.$procmux$5301_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n5438_ I3=$abc$72829$techmap\soc.cpu.$procmux$5246_Y[0]_new_inv_ O=$abc$72829$techmap\soc.cpu.$0\mem_wstrb[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72829$soc.cpu.mem_la_write_new_ I1=$abc$72829$soc.cpu.mem_la_wstrb[0]_new_inv_ I2=soc.cpu.mem_wstrb[0] I3=soc.cpu.mem_la_read O=$abc$72829$techmap\soc.cpu.$procmux$5246_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6787_ I2=soc.cpu.reg_op1[0] I3=soc.cpu.reg_op1[1] O=$abc$72829$soc.cpu.mem_la_wstrb[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$15962_Y[3]_new_ O=$abc$72829$new_n6787_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[1] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.mem_wordsize[1] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$15962_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.mem_wordsize[0] O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n5438_ I3=$abc$72829$techmap\soc.cpu.$procmux$5246_Y[1]_new_inv_ O=$abc$72829$techmap\soc.cpu.$0\mem_wstrb[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72829$soc.cpu.mem_la_write_new_ I1=$abc$72829$soc.cpu.mem_la_wstrb[1]_new_inv_ I2=soc.cpu.mem_wstrb[1] I3=soc.cpu.mem_la_read O=$abc$72829$techmap\soc.cpu.$procmux$5246_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[0] O=$abc$72829$soc.cpu.mem_la_wstrb[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110000001100010
.gate SB_LUT4 I0=$abc$72829$new_n5438_ I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:559$2108_Y[2]_new_ I2=soc.cpu.mem_wstrb[2] I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$48214[0]_new_inv_ O=$abc$72829$techmap\soc.cpu.$0\mem_wstrb[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$soc.cpu.mem_la_write_new_ I3=$abc$72829$soc.cpu.mem_la_wstrb[2]_new_inv_ O=$abc$72829$techmap\soc.cpu.$and$picorv32.v:559$2108_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[0] O=$abc$72829$soc.cpu.mem_la_wstrb[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010011000000110
.gate SB_LUT4 I0=$abc$72829$new_n5438_ I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:559$2108_Y[3]_new_ I2=soc.cpu.mem_wstrb[3] I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$48214[0]_new_inv_ O=$abc$72829$techmap\soc.cpu.$0\mem_wstrb[3:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$abc$72829$soc.cpu.mem_la_write_new_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$15962_Y[3]_new_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14962_new_ O=$abc$72829$techmap\soc.cpu.$and$picorv32.v:559$2108_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.mem_wordsize[0] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[0] O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14962_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$46076 I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$46004[0]_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$5207_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$new_n6736_ I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:502$2080_Y_new_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21407[1]_new_inv_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21591[0]_new_inv_ O=$abc$72829$techmap\soc.cpu.$0\instr_lui[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[5] I2=soc.cpu.mem_rdata_latched[4] I3=soc.cpu.mem_rdata_latched[6] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21407[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72829$new_n6645_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21495[1]_new_inv_ I2=$abc$72829$new_n6160_ I3=soc.cpu.mem_rdata_latched[3] O=$abc$72829$techmap\soc.cpu.$0\instr_jal[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110101010101010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[6] I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21447[2]_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21495[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[5] I3=soc.cpu.mem_rdata_latched[4] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21447[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6808_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21591[0]_new_inv_ I3=$abc$72829$new_n6807_ O=$abc$72829$techmap\soc.cpu.$0\instr_jalr[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$19786[1]_new_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21495[1]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72829$new_n6807_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_ I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$19789_new_ I2=$abc$72829$techmap\soc.cpu.$procmux$4572_Y_new_inv_ I3=$abc$72829$auto$wreduce.cc:454:run$7237[1]_new_inv_ O=$abc$72829$new_n6808_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6816_ I2=$abc$72829$auto$wreduce.cc:454:run$7241[0]_new_inv_ I3=$abc$72829$new_n6810_ O=$abc$72829$techmap\soc.cpu.$0\decoded_rd[5:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6811_ I2=$abc$72829$new_n6815_ I3=$abc$72829$new_n6814_ O=$abc$72829$new_n6810_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4597.$and$/usr/local/bin/../share/yosys/techmap.v:434$16343_Y_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4576.$and$/usr/local/bin/../share/yosys/techmap.v:434$16330_Y_new_ I3=$abc$72829$new_n6671_ O=$abc$72829$new_n6811_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$19789_new_ I3=$abc$72829$techmap\soc.cpu.$procmux$4572_Y_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4576.$and$/usr/local/bin/../share/yosys/techmap.v:434$16330_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_ I3=$abc$72829$new_n5306_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4597.$and$/usr/local/bin/../share/yosys/techmap.v:434$16343_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_ I1=$abc$72829$auto$opt_reduce.cc:132:opt_mux$7148_new_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$22037_new_ I3=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:502$2080_Y_new_ O=$abc$72829$new_n6814_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_ I2=$abc$72829$new_n5310_ I3=$abc$72829$new_n5312_ O=$abc$72829$new_n6815_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6817_ I2=$abc$72829$new_n6808_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72829$new_n6816_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[2] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_ I2=$abc$72829$soc.cpu.mem_rdata_latched[15]_new_inv_ I3=$abc$72829$new_n6645_ O=$abc$72829$new_n6817_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$auto$wreduce.cc:454:run$7241[1]_new_inv_ I1=$abc$72829$new_n6810_ I2=soc.cpu.mem_rdata_latched[3] I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_ O=$abc$72829$techmap\soc.cpu.$0\decoded_rd[5:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000100010001
.gate SB_LUT4 I0=$abc$72829$auto$wreduce.cc:454:run$7241[2]_new_inv_ I1=$abc$72829$new_n6810_ I2=soc.cpu.mem_rdata_latched[4] I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_ O=$abc$72829$techmap\soc.cpu.$0\decoded_rd[5:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000100010001
.gate SB_LUT4 I0=$abc$72829$new_n6815_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_ I2=$abc$72829$new_n6810_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_ O=$abc$72829$techmap\soc.cpu.$0\decoded_rd[5:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011101111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_ I2=$abc$72829$new_n6811_ I3=$abc$72829$new_n6814_ O=$abc$72829$techmap\soc.cpu.$0\decoded_rd[5:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$19781[2]_new_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I2=$abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I2=$abc$72829$soc.cpu.mem_rdata_latched[15]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n6826_ I3=$abc$72829$new_n5335_ O=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[12] I3=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 O=$abc$72829$new_n6826_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n6826_ I3=$abc$72829$new_n5346_ O=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n6826_ I3=$abc$72829$new_n5359_ O=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n6826_ I3=$abc$72829$new_n5367_ O=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 I2=$abc$72829$new_n6831_ I3=soc.cpu.instr_slt O=$abc$72829$techmap\soc.cpu.$procmux$4675_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=soc.cpu.instr_slti I1=soc.cpu.instr_sltiu I2=soc.cpu.instr_sltu I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$72829$new_n6831_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4661.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16332_Y_new_inv_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21473[1]_new_inv_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21407[0]_new_inv_ O=$abc$72829$techmap\soc.cpu.$0\is_lb_lh_lw_lbu_lhu[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26350_new_ I1=$abc$72829$auto$simplemap.cc:168:logic_reduce$17107_new_inv_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_ I3=$abc$72829$auto$wreduce.cc:454:run$7237[1]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4661.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16332_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101010111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21348[0]_new_inv_ I3=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21407[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$new_n5392_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21407[0]_new_inv_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21447[2]_new_inv_ I3=soc.cpu.mem_rdata_latched[6] O=$abc$72829$techmap\soc.cpu.$0\is_sb_sh_sw[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101011101010
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5357_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21407[0]_new_inv_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21495[1]_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4632_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$new_n6840_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4597.$and$/usr/local/bin/../share/yosys/techmap.v:434$16343_Y_new_ I2=$abc$72829$new_n6838_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_ O=$abc$72829$techmap\soc.cpu.$0\is_alu_reg_imm[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$abc$72829$auto$opt_reduce.cc:132:opt_mux$7148_new_ I1=$abc$72829$new_n6839_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$22037_new_ I3=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:502$2080_Y_new_ O=$abc$72829$new_n6838_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5408_ I2=$abc$72829$new_n5310_ I3=$abc$72829$new_n6652_ O=$abc$72829$new_n6839_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4597.$and$/usr/local/bin/../share/yosys/techmap.v:434$16345_Y_new_ I1=$abc$72829$techmap\soc.cpu.$procmux$5439_Y[2]_new_inv_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21407[0]_new_inv_ I3=soc.cpu.mem_rdata_latched[4] O=$abc$72829$new_n6840_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=$abc$72829$new_n5320_ I1=$abc$72829$techmap\soc.cpu.$procmux$5439_Y[2]_new_inv_ I2=$abc$72829$auto$wreduce.cc:454:run$7237[1]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4597.$and$/usr/local/bin/../share/yosys/techmap.v:434$16345_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n6843_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$4576.$and$/usr/local/bin/../share/yosys/techmap.v:434$16330_Y_new_ O=$abc$72829$techmap\soc.cpu.$0\is_alu_reg_reg[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14709_new_ I1=$abc$72829$new_n5390_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21407[1]_new_inv_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$21407[0]_new_inv_ O=$abc$72829$new_n6843_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n6826_ I3=$abc$72829$new_n5393_ O=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I2=$abc$72829$soc.cpu.mem_rdata_latched[24]_new_inv_ I3=$abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_ O=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I2=$abc$72829$soc.cpu.mem_rdata_latched[31]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I2=$abc$72829$soc.cpu.mem_rdata_latched[28]_new_inv_ I3=$abc$72829$auto$wreduce.cc:454:run$7241[2]_new_inv_ O=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I2=$abc$72829$soc.cpu.mem_rdata_latched[29]_new_inv_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_ O=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I2=$abc$72829$soc.cpu.mem_rdata_latched[25]_new_inv_ I3=soc.cpu.mem_rdata_latched[2] O=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I2=$abc$72829$soc.cpu.mem_rdata_latched[21]_new_inv_ I3=soc.cpu.mem_rdata_latched[3] O=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I2=$abc$72829$soc.cpu.mem_rdata_latched[22]_new_inv_ I3=soc.cpu.mem_rdata_latched[4] O=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I2=$abc$72829$soc.cpu.mem_rdata_latched[23]_new_inv_ I3=soc.cpu.mem_rdata_latched[5] O=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$21526[1]_new_ I3=$abc$72829$auto$wreduce.cc:454:run$7241[0]_new_inv_ O=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I2=$abc$72829$soc.cpu.mem_rdata_latched[27]_new_inv_ I3=soc.cpu.mem_rdata_latched[6] O=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 I2=$abc$72829$soc.cpu.mem_rdata_latched[30]_new_inv_ I3=$abc$72829$auto$wreduce.cc:454:run$7241[1]_new_inv_ O=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$procmux$4339_Y_new_ I2=soc.cpu.pcpi_div.pcpi_wr I3=soc.cpu.pcpi_mul.pcpi_wr O=$abc$72829$techmap\soc.cpu.$procmux$4342_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_next_pc[0] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7652.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.latched_branch I2=soc.cpu.latched_store I3=soc.cpu.irq_state[0] O=$abc$72829$new_n6858_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72829$new_n6858_ I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8591[0]_new_inv_ I3=soc.cpu.reg_next_pc[1] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010111010001100
.gate SB_LUT4 I0=$false I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[1] I3=soc.cpu.reg_out[1] O=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8591[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6864_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[1] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap\soc.cpu.$procmux$3734_Y_new_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12740[1]_new_inv_ O=$abc$72829$new_n6863_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[1] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[0] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6864_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$12723[5]_new_inv_ I2=$abc$72829$new_n5055_ I3=$abc$72829$new_n6866_ O=$abc$72829$new_n6865_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_waitirq I2=$abc$72829$techmap\soc.cpu.$procmux$3298_Y_new_ I3=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1470$2485_Y_new_ O=$abc$72829$new_n6866_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6868_ I2=soc.cpu.reg_next_pc[2] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[2] I3=soc.cpu.reg_out[2] O=$abc$72829$new_n6868_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6870_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[2] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[2] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[1] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6870_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6872_ I2=soc.cpu.reg_next_pc[3] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[3] I3=soc.cpu.reg_out[3] O=$abc$72829$new_n6872_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6874_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[3] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[3] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[2] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6874_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.irq_state[0] I2=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8591[3]_new_inv_ I3=soc.cpu.reg_next_pc[4] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111001110
.gate SB_LUT4 I0=$false I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[4] I3=soc.cpu.reg_out[4] O=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8591[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6878_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[4] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[4] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[3] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6878_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6880_ I2=soc.cpu.reg_next_pc[5] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[5] I3=soc.cpu.reg_out[5] O=$abc$72829$new_n6880_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6882_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[5] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[5] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[4] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6882_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6884_ I2=soc.cpu.reg_next_pc[6] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[6] I3=soc.cpu.reg_out[6] O=$abc$72829$new_n6884_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6886_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[6] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[6] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[5] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6886_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6888_ I2=soc.cpu.reg_next_pc[7] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[7] I3=soc.cpu.reg_out[7] O=$abc$72829$new_n6888_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6890_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[7] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[7] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[6] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6890_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6892_ I2=soc.cpu.reg_next_pc[8] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[8] I3=soc.cpu.reg_out[8] O=$abc$72829$new_n6892_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6894_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[8] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[8] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[7] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6894_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6896_ I2=soc.cpu.reg_next_pc[9] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[9] I3=soc.cpu.reg_out[9] O=$abc$72829$new_n6896_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6898_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[9] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[9] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[8] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6898_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6900_ I2=soc.cpu.reg_next_pc[10] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[10] I3=soc.cpu.reg_out[10] O=$abc$72829$new_n6900_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6902_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[10] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[10] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[9] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6902_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6904_ I2=soc.cpu.reg_next_pc[11] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[11] I3=soc.cpu.reg_out[11] O=$abc$72829$new_n6904_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6906_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[11] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[11] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[10] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6906_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6908_ I2=soc.cpu.reg_next_pc[12] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[12] I3=soc.cpu.reg_out[12] O=$abc$72829$new_n6908_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6910_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[12] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[12] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[11] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6910_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6912_ I2=soc.cpu.reg_next_pc[13] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[13] I3=soc.cpu.reg_out[13] O=$abc$72829$new_n6912_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6914_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[13] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[13] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[12] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6914_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6916_ I2=soc.cpu.reg_next_pc[14] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[14] I3=soc.cpu.reg_out[14] O=$abc$72829$new_n6916_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6918_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[14] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[14] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[13] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6918_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6920_ I2=soc.cpu.reg_next_pc[15] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[15] I3=soc.cpu.reg_out[15] O=$abc$72829$new_n6920_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6922_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[15] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[15] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[14] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6922_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.irq_state[0] I2=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8591[15]_new_inv_ I3=soc.cpu.reg_next_pc[16] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111001110
.gate SB_LUT4 I0=$false I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[16] I3=soc.cpu.reg_out[16] O=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8591[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6926_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[16] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[16] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[15] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6926_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6928_ I2=soc.cpu.reg_next_pc[17] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[17] I3=soc.cpu.reg_out[17] O=$abc$72829$new_n6928_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6930_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[17] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[17] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[16] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6930_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.irq_state[0] I2=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8591[17]_new_inv_ I3=soc.cpu.reg_next_pc[18] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111001110
.gate SB_LUT4 I0=$false I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[18] I3=soc.cpu.reg_out[18] O=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8591[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6934_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[18] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[18] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[17] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6934_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6936_ I2=soc.cpu.reg_next_pc[19] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[19] I3=soc.cpu.reg_out[19] O=$abc$72829$new_n6936_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6938_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[19] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[19] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[18] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6938_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6940_ I2=soc.cpu.reg_next_pc[20] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[20] I3=soc.cpu.reg_out[20] O=$abc$72829$new_n6940_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6942_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[20] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[20] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[19] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6942_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6944_ I2=soc.cpu.reg_next_pc[21] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[21] I3=soc.cpu.reg_out[21] O=$abc$72829$new_n6944_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6946_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[21] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[21] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[20] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6946_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6948_ I2=soc.cpu.reg_next_pc[22] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[22] I3=soc.cpu.reg_out[22] O=$abc$72829$new_n6948_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6950_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[22] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[22] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[21] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6950_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6952_ I2=soc.cpu.reg_next_pc[23] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[23] I3=soc.cpu.reg_out[23] O=$abc$72829$new_n6952_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6954_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[23] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[23] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[22] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6954_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6956_ I2=soc.cpu.reg_next_pc[24] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[24] I3=soc.cpu.reg_out[24] O=$abc$72829$new_n6956_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6958_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[24] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[24] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[23] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6958_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6960_ I2=soc.cpu.reg_next_pc[25] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[25] I3=soc.cpu.reg_out[25] O=$abc$72829$new_n6960_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6962_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[25] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[25] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[24] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6962_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6964_ I2=soc.cpu.reg_next_pc[26] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[26] I3=soc.cpu.reg_out[26] O=$abc$72829$new_n6964_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6966_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[26] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[26] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[25] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6966_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6968_ I2=soc.cpu.reg_next_pc[27] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[27] I3=soc.cpu.reg_out[27] O=$abc$72829$new_n6968_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6970_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[27] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[27] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[26] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6970_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6972_ I2=soc.cpu.reg_next_pc[28] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[28] I3=soc.cpu.reg_out[28] O=$abc$72829$new_n6972_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6974_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[28] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[28] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[27] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6974_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6976_ I2=soc.cpu.reg_next_pc[29] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[29] I3=soc.cpu.reg_out[29] O=$abc$72829$new_n6976_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6978_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[29] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[29] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[28] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6978_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6980_ I2=soc.cpu.reg_next_pc[30] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[30] I3=soc.cpu.reg_out[30] O=$abc$72829$new_n6980_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6982_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[30] I3=$abc$72829$new_n6863_ O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[30] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[29] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6982_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6984_ I2=soc.cpu.reg_next_pc[31] I3=$abc$72829$new_n6858_ O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[31] I3=soc.cpu.reg_out[31] O=$abc$72829$new_n6984_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[31] I1=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[30] I3=$abc$72829$new_n6865_ O=$abc$72829$new_n6986_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[0] I2=soc.cpu.timer[0] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:168:logic_reduce$20277[0]_new_inv_ I2=$abc$72829$new_n6991_ I3=$abc$72829$new_n6989_ O=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:168:logic_reduce$20263[5]_new_inv_ I2=soc.cpu.timer[19] I3=soc.cpu.timer[16] O=$abc$72829$new_n6989_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.timer[23] I1=soc.cpu.timer[22] I2=soc.cpu.timer[21] I3=soc.cpu.timer[20] O=$abc$72829$auto$simplemap.cc:168:logic_reduce$20263[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72829$new_n6993_ I1=$abc$72829$auto$simplemap.cc:168:logic_reduce$20263[7]_new_inv_ I2=soc.cpu.timer[27] I3=soc.cpu.timer[24] O=$abc$72829$new_n6991_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.timer[31] I1=soc.cpu.timer[30] I2=soc.cpu.timer[29] I3=soc.cpu.timer[28] O=$abc$72829$auto$simplemap.cc:168:logic_reduce$20263[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[26] I1=soc.cpu.timer[25] I2=soc.cpu.timer[18] I3=soc.cpu.timer[17] O=$abc$72829$new_n6993_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:168:logic_reduce$20263[2]_new_inv_ I1=$abc$72829$auto$simplemap.cc:168:logic_reduce$20263[3]_new_inv_ I2=$abc$72829$auto$simplemap.cc:168:logic_reduce$20263[0]_new_inv_ I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20263[1]_new_inv_ O=$abc$72829$auto$simplemap.cc:168:logic_reduce$20277[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.timer[7] I1=soc.cpu.timer[6] I2=soc.cpu.timer[5] I3=soc.cpu.timer[4] O=$abc$72829$auto$simplemap.cc:168:logic_reduce$20263[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[3] I1=soc.cpu.timer[2] I2=soc.cpu.timer[1] I3=soc.cpu.timer[0] O=$abc$72829$auto$simplemap.cc:168:logic_reduce$20263[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[15] I1=soc.cpu.timer[14] I2=soc.cpu.timer[13] I3=soc.cpu.timer[12] O=$abc$72829$auto$simplemap.cc:168:logic_reduce$20263[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[11] I1=soc.cpu.timer[10] I2=soc.cpu.timer[9] I3=soc.cpu.timer[8] O=$abc$72829$auto$simplemap.cc:168:logic_reduce$20263[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=soc.cpu.instr_timer O=$abc$72829$new_n6999_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[1] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[1] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[2] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[2] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[3] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[3] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[4] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[4] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[5] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[5] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[6] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[6] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[7] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[7] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[8] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[8] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[9] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[9] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[10] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[10] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[11] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[11] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[12] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[12] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[13] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[13] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[14] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[14] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[15] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[15] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[16] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[16] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[17] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[17] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[18] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[18] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[19] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[19] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[20] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[20] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[21] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[21] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[22] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[22] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[23] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[23] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[24] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[24] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[25] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[25] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[26] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[26] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[27] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[27] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[28] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[28] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[29] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[29] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[30] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[30] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$new_n6999_ I1=soc.cpu.cpuregs_rs1[31] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[31] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$50001[0] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3976.$and$/usr/local/bin/../share/yosys/techmap.v:434$16331_Y_new_ I2=soc.cpu.cpu_state[2] I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$4002.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$19394_Y_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4040_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4002.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19399_Y_new_inv_ I1=$abc$72829$new_n4943_ I2=soc.cpu.mem_do_prefetch I3=soc.cpu.is_sb_sh_sw O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4002.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$19394_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n7034_ I2=$abc$72829$new_n4944_ I3=soc.cpu.mem_do_rinst O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4002.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19399_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$22805[4]_new_inv_ I1=$abc$72829$new_n5042_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_ I3=soc.cpu.mem_do_prefetch O=$abc$72829$new_n7034_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000010001
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=$abc$72829$techmap\soc.cpu.$procmux$4020_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I3=$abc$72829$techmap\soc.cpu.$procmux$3734_Y_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3976.$and$/usr/local/bin/../share/yosys/techmap.v:434$16331_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_state[0] I3=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1470$2485_Y_new_ O=$abc$72829$techmap\soc.cpu.$procmux$4020_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n7038_ I3=$abc$72829$techmap\soc.cpu.$procmux$3316_Y O=$abc$72829$techmap\soc.cpu.$0\decoder_trigger[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 I1=$abc$72829$new_n5719_ I2=soc.cpu.cpu_state[4] I3=soc.cpu.cpu_state[5] O=$abc$72829$new_n7038_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n6866_ I3=$abc$72829$new_n5723_ O=$abc$72829$techmap\soc.cpu.$procmux$3305_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$new_n7048_ I1=soc.cpu.irq_pending[0] I2=$abc$72829$new_n7041_ I3=$abc$72829$new_n7049_ O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$abc$72829$new_n7047_ I1=$abc$72829$new_n7042_ I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[20] I3=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[17] O=$abc$72829$new_n7041_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$72829$new_n7046_ I1=$abc$72829$new_n7045_ I2=$abc$72829$new_n7044_ I3=$abc$72829$new_n7043_ O=$abc$72829$new_n7042_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[8] I1=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[7] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[6] I3=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[5] O=$abc$72829$new_n7043_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[4] I1=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[3] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[2] I3=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[1] O=$abc$72829$new_n7044_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[16] I1=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[15] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[14] I3=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[13] O=$abc$72829$new_n7045_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[12] I1=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[11] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[10] I3=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[9] O=$abc$72829$new_n7046_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[24] I1=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[23] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[22] I3=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[21] O=$abc$72829$new_n7047_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72829$new_n5964_ I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_mask[0] I3=soc.cpu.cpu_state[4] O=$abc$72829$new_n7048_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$72829$new_n7051_ I1=$abc$72829$new_n7050_ I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[28] I3=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[25] O=$abc$72829$new_n7049_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.timer[0] I1=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[31] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[30] I3=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[29] O=$abc$72829$new_n7050_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[27] I1=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[26] I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[19] I3=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[18] O=$abc$72829$new_n7051_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72829$new_n7053_ I1=soc.cpu.irq_pending[2] I2=resetn I3=$abc$72829$new_n7055_ O=$abc$72829$techmap\soc.cpu.$0\irq_pending[31:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101011101010
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$19447[1]_new_ I2=$abc$72829$new_n7054_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$11739[0]_new_inv_ O=$abc$72829$new_n7053_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[5]_new_inv_ I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[2]_new_ I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$19447[1]_new_ I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[4]_new_ O=$abc$72829$new_n7054_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=$abc$72829$new_n5964_ I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_mask[2] I3=soc.cpu.cpu_state[4] O=$abc$72829$new_n7055_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_state[0] I3=soc.cpu.irq_state[1] O=$abc$72829$techmap\soc.cpu.$procmux$3748_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[2] I3=soc.cpu.reg_next_pc[2] O=soc.cpu.next_pc[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[3] I3=soc.cpu.reg_next_pc[3] O=soc.cpu.next_pc[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[4] I3=soc.cpu.reg_next_pc[4] O=soc.cpu.next_pc[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[5] I3=soc.cpu.reg_next_pc[5] O=soc.cpu.next_pc[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[6] I3=soc.cpu.reg_next_pc[6] O=soc.cpu.next_pc[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[7] I3=soc.cpu.reg_next_pc[7] O=soc.cpu.next_pc[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[8] I3=soc.cpu.reg_next_pc[8] O=soc.cpu.next_pc[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[9] I3=soc.cpu.reg_next_pc[9] O=soc.cpu.next_pc[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[10] I3=soc.cpu.reg_next_pc[10] O=soc.cpu.next_pc[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[11] I3=soc.cpu.reg_next_pc[11] O=soc.cpu.next_pc[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[12] I3=soc.cpu.reg_next_pc[12] O=soc.cpu.next_pc[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[13] I3=soc.cpu.reg_next_pc[13] O=soc.cpu.next_pc[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[14] I3=soc.cpu.reg_next_pc[14] O=soc.cpu.next_pc[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[15] I3=soc.cpu.reg_next_pc[15] O=soc.cpu.next_pc[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[16] I3=soc.cpu.reg_next_pc[16] O=soc.cpu.next_pc[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[17] I3=soc.cpu.reg_next_pc[17] O=soc.cpu.next_pc[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[18] I3=soc.cpu.reg_next_pc[18] O=soc.cpu.next_pc[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[19] I3=soc.cpu.reg_next_pc[19] O=soc.cpu.next_pc[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[20] I3=soc.cpu.reg_next_pc[20] O=soc.cpu.next_pc[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[21] I3=soc.cpu.reg_next_pc[21] O=soc.cpu.next_pc[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[22] I3=soc.cpu.reg_next_pc[22] O=soc.cpu.next_pc[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[23] I3=soc.cpu.reg_next_pc[23] O=soc.cpu.next_pc[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[24] I3=soc.cpu.reg_next_pc[24] O=soc.cpu.next_pc[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[25] I3=soc.cpu.reg_next_pc[25] O=soc.cpu.next_pc[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[26] I3=soc.cpu.reg_next_pc[26] O=soc.cpu.next_pc[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[27] I3=soc.cpu.reg_next_pc[27] O=soc.cpu.next_pc[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[28] I3=soc.cpu.reg_next_pc[28] O=soc.cpu.next_pc[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[29] I3=soc.cpu.reg_next_pc[29] O=soc.cpu.next_pc[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[30] I3=soc.cpu.reg_next_pc[30] O=soc.cpu.next_pc[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_ I2=soc.cpu.reg_out[31] I3=soc.cpu.reg_next_pc[31] O=soc.cpu.next_pc[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[2] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[0] O=soc.cpu.mem_la_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[3] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[1] O=soc.cpu.mem_la_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[4] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[2] O=soc.cpu.mem_la_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[5] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[3] O=soc.cpu.mem_la_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[6] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[4] O=soc.cpu.mem_la_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[7] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[5] O=soc.cpu.mem_la_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[8] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[6] O=soc.cpu.mem_la_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[9] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[7] O=soc.cpu.mem_la_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[10] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[8] O=soc.cpu.mem_la_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[11] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[9] O=soc.cpu.mem_la_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[12] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[10] O=soc.cpu.mem_la_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[13] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[11] O=soc.cpu.mem_la_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[14] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[12] O=soc.cpu.mem_la_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[15] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[13] O=soc.cpu.mem_la_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[16] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[14] O=soc.cpu.mem_la_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[17] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[15] O=soc.cpu.mem_la_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[18] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[16] O=soc.cpu.mem_la_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[19] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[17] O=soc.cpu.mem_la_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[20] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[18] O=soc.cpu.mem_la_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[21] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[19] O=soc.cpu.mem_la_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[22] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[20] O=soc.cpu.mem_la_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[23] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[21] O=soc.cpu.mem_la_addr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[24] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[22] O=soc.cpu.mem_la_addr[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[25] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[23] O=soc.cpu.mem_la_addr[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[26] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[24] O=soc.cpu.mem_la_addr[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[27] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[25] O=soc.cpu.mem_la_addr[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[28] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[26] O=soc.cpu.mem_la_addr[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[29] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[27] O=soc.cpu.mem_la_addr[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I2=soc.cpu.reg_op1[30] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[28] O=soc.cpu.mem_la_addr[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.simpleuart.$procmux$5835_Y_new_ I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$57684[1]_new_inv_ I3=$abc$72829$auto$alumacc.cc:491:replace_alu$7403[31] O=$abc$72829$techmap\soc.simpleuart.$procmux$5840_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=soc.simpleuart.recv_buf_valid I2=$abc$72829$new_n4814_ I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$11764 O=$abc$72829$techmap\soc.simpleuart.$procmux$5835_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.simpleuart.$procmux$5796_Y I2=soc.simpleuart.send_pattern[1] I3=$abc$72829$new_n5993_ O=$abc$72829$techmap\soc.simpleuart.$procmux$5818_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.simpleuart.$procmux$5796_Y I1=$abc$72829$new_n5993_ I2=soc.cpu.mem_wdata[0] I3=soc.simpleuart.send_pattern[2] O=$abc$72829$techmap\soc.simpleuart.$procmux$5818_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.simpleuart.$procmux$5796_Y I1=$abc$72829$new_n5993_ I2=soc.cpu.mem_wdata[1] I3=soc.simpleuart.send_pattern[3] O=$abc$72829$techmap\soc.simpleuart.$procmux$5818_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.simpleuart.$procmux$5796_Y I1=$abc$72829$new_n5993_ I2=soc.cpu.mem_wdata[2] I3=soc.simpleuart.send_pattern[4] O=$abc$72829$techmap\soc.simpleuart.$procmux$5818_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.simpleuart.$procmux$5796_Y I1=$abc$72829$new_n5993_ I2=soc.cpu.mem_wdata[3] I3=soc.simpleuart.send_pattern[5] O=$abc$72829$techmap\soc.simpleuart.$procmux$5818_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.simpleuart.$procmux$5796_Y I1=$abc$72829$new_n5993_ I2=soc.cpu.mem_wdata[4] I3=soc.simpleuart.send_pattern[6] O=$abc$72829$techmap\soc.simpleuart.$procmux$5818_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.simpleuart.$procmux$5796_Y I1=$abc$72829$new_n5993_ I2=soc.cpu.mem_wdata[5] I3=soc.simpleuart.send_pattern[7] O=$abc$72829$techmap\soc.simpleuart.$procmux$5818_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.simpleuart.$procmux$5796_Y I1=$abc$72829$new_n5993_ I2=soc.cpu.mem_wdata[6] I3=soc.simpleuart.send_pattern[8] O=$abc$72829$techmap\soc.simpleuart.$procmux$5818_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.simpleuart.$procmux$5796_Y I1=$abc$72829$new_n5993_ I2=soc.cpu.mem_wdata[7] I3=soc.simpleuart.send_pattern[9] O=$abc$72829$techmap\soc.simpleuart.$procmux$5818_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.simpleuart.$procmux$5796_Y I2=soc.simpleuart.send_bitcnt[0] I3=$abc$72829$new_n5993_ O=$abc$72829$techmap\soc.simpleuart.$procmux$5807_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.simpleuart.$procmux$5796_Y I2=$abc$72829$techmap\soc.simpleuart.$procmux$5801_Y[1] I3=$abc$72829$new_n5993_ O=$abc$72829$techmap\soc.simpleuart.$procmux$5807_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.simpleuart.$procmux$5796_Y I2=$abc$72829$techmap\soc.simpleuart.$procmux$5801_Y[2] I3=$abc$72829$new_n5993_ O=$abc$72829$techmap\soc.simpleuart.$procmux$5807_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n5992_ I3=soc.simpleuart.send_divcnt[0] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$new_n5755_ I1=$abc$72829$new_n7165_ I2=soc.spimemio.config_qspi I3=soc.spimemio.din_qspi O=$abc$72829$techmap\soc.spimemio.$procmux$6453_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.jump I3=soc.spimemio.config_cont O=$abc$72829$new_n7165_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$new_n5755_ I1=$abc$72829$new_n7165_ I2=soc.spimemio.config_ddr I3=soc.spimemio.din_ddr O=$abc$72829$techmap\soc.spimemio.$procmux$6434_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$72829$new_n7165_ I1=$abc$72829$new_n7173_ I2=$abc$72829$new_n7168_ I3=$abc$72829$new_n7172_ O=$abc$72829$techmap\soc.spimemio.$procmux$6325_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$abc$72829$new_n7171_ I1=$abc$72829$new_n7169_ I2=soc.spimemio.state[0] I3=$abc$72829$new_n5735_ O=$abc$72829$new_n7168_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n7170_ I2=$abc$72829$new_n5801_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$36614[2]_new_ O=$abc$72829$new_n7169_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14400[1]_new_ I1=$abc$72829$new_n5751_ I2=soc.spimemio.config_ddr I3=soc.spimemio.config_qspi O=$abc$72829$new_n7170_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.spimemio.state[0] I1=soc.spimemio.state[3] I2=$abc$72829$new_n5735_ I3=soc.spimemio.state[2] O=$abc$72829$new_n7171_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010100010
.gate SB_LUT4 I0=soc.spimemio.state[0] I1=soc.spimemio.state[3] I2=soc.spimemio.state[2] I3=$abc$72829$techmap\soc.spimemio.$procmux$6266_Y_new_inv_ O=$abc$72829$new_n7172_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=soc.spimemio.jump I1=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23551_Y[2]_new_ I2=$abc$72829$new_n5735_ I3=$abc$72829$techmap\soc.spimemio.$logic_and$spimemio.v:282$102_Y_new_ O=$abc$72829$new_n7173_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.spimemio.jump I1=$abc$72829$new_n7175_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14400[1]_new_ I3=$abc$72829$new_n7172_ O=$abc$72829$techmap\soc.spimemio.$procmux$6325_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$abc$72829$new_n7177_ I1=soc.spimemio.state[1] I2=$abc$72829$new_n7176_ I3=$abc$72829$new_n7171_ O=$abc$72829$new_n7175_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=soc.spimemio.state[0] I1=$abc$72829$techmap\soc.spimemio.$procmux$6266_Y_new_inv_ I2=soc.spimemio.state[3] I3=soc.spimemio.state[2] O=$abc$72829$new_n7176_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$36614[2]_new_ I1=$abc$72829$new_n5735_ I2=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23547_Y[3]_new_ I3=$abc$72829$new_n5755_ O=$abc$72829$new_n7177_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n7179_ I2=soc.spimemio.state[1] I3=$abc$72829$new_n7176_ O=$abc$72829$techmap\soc.spimemio.$procmux$6325_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$72829$new_n7180_ I1=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23544_Y[3]_new_ I2=$abc$72829$new_n5735_ I3=$abc$72829$techmap\soc.spimemio.$logic_or$spimemio.v:350$107_Y_new_inv_ O=$abc$72829$new_n7179_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$72829$new_n7181_ I1=$abc$72829$new_n5751_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14400[1]_new_ I3=$abc$72829$new_n5735_ O=$abc$72829$new_n7180_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=soc.spimemio.jump I1=$abc$72829$new_n5805_ I2=$abc$72829$new_n5735_ I3=soc.spimemio.state[1] O=$abc$72829$new_n7181_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=soc.spimemio.jump I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$36589[0]_new_inv_ I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$59551[0]_new_inv_ I3=$abc$72829$new_n7183_ O=$abc$72829$techmap\soc.spimemio.$procmux$6325_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14400[1]_new_ I2=$abc$72829$new_n5751_ I3=$abc$72829$new_n5735_ O=$abc$72829$new_n7183_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.jump I3=$abc$72829$new_n7176_ O=$abc$72829$techmap\soc.spimemio.$procmux$6273_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[2] I3=soc.spimemio.rd_addr[2] O=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[3] I3=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[3] O=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[4] I3=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[4] O=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[5] I3=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[5] O=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[6] I3=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[6] O=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[7] I3=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[7] O=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[8] I3=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[8] O=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[9] I3=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[9] O=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[10] I3=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[10] O=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[11] I3=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[11] O=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[12] I3=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[12] O=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[13] I3=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[13] O=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[14] I3=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[14] O=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[15] I3=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[15] O=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[16] I3=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[16] O=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[17] I3=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[17] O=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[18] I3=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[18] O=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[19] I3=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[19] O=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[20] I3=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[20] O=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[21] I3=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[21] O=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[22] I3=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[22] O=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[23] I3=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[23] O=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=$abc$72829$techmap\soc.spimemio.$ternary$spimemio.v:169$82_Y_new_inv_ I3=soc.spimemio.config_do[3] O=flash_io3_do
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=soc.spimemio.config_ddr I1=soc.spimemio.xfer_io3_90 I2=$abc$72829$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 O=$abc$72829$techmap\soc.spimemio.$ternary$spimemio.v:169$82_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.obuffer[7] I3=soc.spimemio.xfer.xfer_qspi O=$abc$72829$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=$abc$72829$techmap\soc.spimemio.$ternary$spimemio.v:168$80_Y_new_inv_ I3=soc.spimemio.config_do[2] O=flash_io2_do
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=soc.spimemio.config_ddr I1=soc.spimemio.xfer_io2_90 I2=$abc$72829$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 O=$abc$72829$techmap\soc.spimemio.$ternary$spimemio.v:168$80_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.obuffer[6] I3=soc.spimemio.xfer.xfer_qspi O=$abc$72829$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=$abc$72829$techmap\soc.spimemio.$ternary$spimemio.v:167$78_Y_new_inv_ I3=soc.spimemio.config_do[1] O=flash_io1_do
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=soc.spimemio.config_ddr I1=soc.spimemio.xfer_io1_90 I2=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6190.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16329_Y I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 O=$abc$72829$techmap\soc.spimemio.$ternary$spimemio.v:167$78_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_qspi I1=soc.spimemio.xfer.obuffer[5] I2=soc.spimemio.xfer.obuffer[7] I3=soc.spimemio.xfer.xfer_dspi O=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6190.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16329_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=$abc$72829$techmap\soc.spimemio.$ternary$spimemio.v:166$76_Y_new_inv_ I3=soc.spimemio.config_do[0] O=flash_io0_do
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=soc.spimemio.config_ddr I1=soc.spimemio.xfer_io0_90 I2=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6138.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16329_Y I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 O=$abc$72829$techmap\soc.spimemio.$ternary$spimemio.v:166$76_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n7219_ I2=soc.spimemio.xfer.obuffer[7] I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_ O=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6138.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16329_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_qspi I1=soc.spimemio.xfer.obuffer[4] I2=soc.spimemio.xfer.obuffer[6] I3=soc.spimemio.xfer.xfer_dspi O=$abc$72829$new_n7219_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010011101110111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=soc.cpu.reg_op1[0] I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[0] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[1]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[1] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[1] I3=soc.cpu.reg_op1[1] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=soc.cpu.pcpi_div.instr_div I3=soc.cpu.pcpi_div.instr_rem O=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[2]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[2] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[2] I3=soc.cpu.reg_op1[2] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[3]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[3] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[3] I3=soc.cpu.reg_op1[3] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[4]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[4] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[4] I3=soc.cpu.reg_op1[4] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[5]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[5] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[5] I3=soc.cpu.reg_op1[5] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[6]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[6] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[6] I3=soc.cpu.reg_op1[6] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[7]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[7] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[7] I3=soc.cpu.reg_op1[7] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[8]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[8] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[8] I3=soc.cpu.reg_op1[8] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[9]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[9] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[9] I3=soc.cpu.reg_op1[9] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[10]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[10] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[10] I3=soc.cpu.reg_op1[10] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[11]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[11] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[11] I3=soc.cpu.reg_op1[11] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[12]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[12] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[12] I3=soc.cpu.reg_op1[12] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[13]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[13] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[13] I3=soc.cpu.reg_op1[13] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[14]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[14] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[14] I3=soc.cpu.reg_op1[14] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[15]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[15] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[15] I3=soc.cpu.reg_op1[15] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[16]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[16] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[16] I3=soc.cpu.reg_op1[16] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[17]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[17] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[17] I3=soc.cpu.reg_op1[17] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[18]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[18] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[18] I3=soc.cpu.reg_op1[18] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[19]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[19] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[19] I3=soc.cpu.reg_op1[19] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[20]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[20] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[20] I3=soc.cpu.reg_op1[20] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[21]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[21] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[21] I3=soc.cpu.reg_op1[21] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[22]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[22] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[22] I3=soc.cpu.reg_op1[22] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[23]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[23] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[23] I3=soc.cpu.reg_op1[23] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[24]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[24] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[24] I3=soc.cpu.reg_op1[24] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[25]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[25] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[25] I3=soc.cpu.reg_op1[25] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[26]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[26] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[26] I3=soc.cpu.reg_op1[26] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[27]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[27] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[27] I3=soc.cpu.reg_op1[27] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[28]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[28] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[28] I3=soc.cpu.reg_op1[28] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[29]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[29] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[29] I3=soc.cpu.reg_op1[29] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[30]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[30] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_ I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[30] I3=soc.cpu.reg_op1[30] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[31]_new_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[31] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=soc.cpu.reg_op2[0] I3=soc.cpu.pcpi_div.divisor[32] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[32]_new_inv_ I3=soc.cpu.pcpi_div.divisor[33] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[1] I3=soc.cpu.reg_op2[1] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[32]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[31] I2=soc.cpu.pcpi_div.instr_div I3=soc.cpu.pcpi_div.instr_rem O=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[33]_new_inv_ I3=soc.cpu.pcpi_div.divisor[34] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[2] I3=soc.cpu.reg_op2[2] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[33]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[34]_new_inv_ I3=soc.cpu.pcpi_div.divisor[35] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[3] I3=soc.cpu.reg_op2[3] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[34]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[35]_new_inv_ I3=soc.cpu.pcpi_div.divisor[36] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[4] I3=soc.cpu.reg_op2[4] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[35]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[36]_new_inv_ I3=soc.cpu.pcpi_div.divisor[37] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[5] I3=soc.cpu.reg_op2[5] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[36]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[37]_new_inv_ I3=soc.cpu.pcpi_div.divisor[38] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[6] I3=soc.cpu.reg_op2[6] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[37]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[38]_new_inv_ I3=soc.cpu.pcpi_div.divisor[39] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[7] I3=soc.cpu.reg_op2[7] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[38]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[39]_new_inv_ I3=soc.cpu.pcpi_div.divisor[40] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[8] I3=soc.cpu.reg_op2[8] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[39]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[40]_new_inv_ I3=soc.cpu.pcpi_div.divisor[41] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[9] I3=soc.cpu.reg_op2[9] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[40]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[41]_new_inv_ I3=soc.cpu.pcpi_div.divisor[42] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[10] I3=soc.cpu.reg_op2[10] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[41]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[42]_new_inv_ I3=soc.cpu.pcpi_div.divisor[43] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[11] I3=soc.cpu.reg_op2[11] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[42]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[43]_new_inv_ I3=soc.cpu.pcpi_div.divisor[44] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[12] I3=soc.cpu.reg_op2[12] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[43]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[44]_new_inv_ I3=soc.cpu.pcpi_div.divisor[45] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[13] I3=soc.cpu.reg_op2[13] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[44]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[45]_new_inv_ I3=soc.cpu.pcpi_div.divisor[46] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[14] I3=soc.cpu.reg_op2[14] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[45]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[46]_new_inv_ I3=soc.cpu.pcpi_div.divisor[47] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[15] I3=soc.cpu.reg_op2[15] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[46]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[47]_new_inv_ I3=soc.cpu.pcpi_div.divisor[48] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[16] I3=soc.cpu.reg_op2[16] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[47]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[48]_new_inv_ I3=soc.cpu.pcpi_div.divisor[49] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[17] I3=soc.cpu.reg_op2[17] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[48]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[49]_new_inv_ I3=soc.cpu.pcpi_div.divisor[50] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[18] I3=soc.cpu.reg_op2[18] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[49]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[50]_new_inv_ I3=soc.cpu.pcpi_div.divisor[51] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[19] I3=soc.cpu.reg_op2[19] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[50]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[51]_new_inv_ I3=soc.cpu.pcpi_div.divisor[52] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[20] I3=soc.cpu.reg_op2[20] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[51]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[52]_new_inv_ I3=soc.cpu.pcpi_div.divisor[53] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[21] I3=soc.cpu.reg_op2[21] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[52]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[53]_new_inv_ I3=soc.cpu.pcpi_div.divisor[54] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[22] I3=soc.cpu.reg_op2[22] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[53]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[54]_new_inv_ I3=soc.cpu.pcpi_div.divisor[55] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[23] I3=soc.cpu.reg_op2[23] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[54]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[55]_new_inv_ I3=soc.cpu.pcpi_div.divisor[56] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[24] I3=soc.cpu.reg_op2[24] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[55]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[56]_new_inv_ I3=soc.cpu.pcpi_div.divisor[57] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[25] I3=soc.cpu.reg_op2[25] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[56]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[57]_new_inv_ I3=soc.cpu.pcpi_div.divisor[58] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[26] I3=soc.cpu.reg_op2[26] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[57]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[58]_new_inv_ I3=soc.cpu.pcpi_div.divisor[59] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[27] I3=soc.cpu.reg_op2[27] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[58]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[59]_new_inv_ I3=soc.cpu.pcpi_div.divisor[60] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[28] I3=soc.cpu.reg_op2[28] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[59]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[60]_new_inv_ I3=soc.cpu.pcpi_div.divisor[61] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[29] I3=soc.cpu.reg_op2[29] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[60]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[61]_new_inv_ I3=soc.cpu.pcpi_div.divisor[62] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_ I2=$abc$72829$auto$wreduce.cc:454:run$7250[30] I3=soc.cpu.reg_op2[30] O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[61]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=soc.cpu.pcpi_div.quotient[0] I3=soc.cpu.pcpi_div.dividend[0] O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[1]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[1]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=soc.cpu.pcpi_div.dividend[1] I3=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[1] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[1] I3=soc.cpu.pcpi_div.quotient[1] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[2]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[2]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[2] I3=soc.cpu.pcpi_div.dividend[2] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[2] I3=soc.cpu.pcpi_div.quotient[2] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[3]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[3]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[3] I3=soc.cpu.pcpi_div.dividend[3] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[3] I3=soc.cpu.pcpi_div.quotient[3] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[4]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[4]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[4] I3=soc.cpu.pcpi_div.dividend[4] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[4] I3=soc.cpu.pcpi_div.quotient[4] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[5]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[5]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[5] I3=soc.cpu.pcpi_div.dividend[5] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[5] I3=soc.cpu.pcpi_div.quotient[5] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[6]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[6]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[6] I3=soc.cpu.pcpi_div.dividend[6] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[6] I3=soc.cpu.pcpi_div.quotient[6] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[7]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[7]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[7] I3=soc.cpu.pcpi_div.dividend[7] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[7] I3=soc.cpu.pcpi_div.quotient[7] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[8]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[8]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[8] I3=soc.cpu.pcpi_div.dividend[8] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[8] I3=soc.cpu.pcpi_div.quotient[8] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[9]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[9]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[9] I3=soc.cpu.pcpi_div.dividend[9] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[9] I3=soc.cpu.pcpi_div.quotient[9] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[10]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[10]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[10] I3=soc.cpu.pcpi_div.dividend[10] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[10] I3=soc.cpu.pcpi_div.quotient[10] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[11]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[11]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[11] I3=soc.cpu.pcpi_div.dividend[11] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[11] I3=soc.cpu.pcpi_div.quotient[11] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[12]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[12]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[12] I3=soc.cpu.pcpi_div.dividend[12] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[12] I3=soc.cpu.pcpi_div.quotient[12] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[13]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[13]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[13] I3=soc.cpu.pcpi_div.dividend[13] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[13] I3=soc.cpu.pcpi_div.quotient[13] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[14]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[14]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[14] I3=soc.cpu.pcpi_div.dividend[14] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[14] I3=soc.cpu.pcpi_div.quotient[14] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[15]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[15]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[15] I3=soc.cpu.pcpi_div.dividend[15] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[15] I3=soc.cpu.pcpi_div.quotient[15] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[16]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[16]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[16] I3=soc.cpu.pcpi_div.dividend[16] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[16] I3=soc.cpu.pcpi_div.quotient[16] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[17]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[17]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[17] I3=soc.cpu.pcpi_div.dividend[17] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[17] I3=soc.cpu.pcpi_div.quotient[17] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[18]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[18]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[18] I3=soc.cpu.pcpi_div.dividend[18] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[18] I3=soc.cpu.pcpi_div.quotient[18] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[19]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[19]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[19] I3=soc.cpu.pcpi_div.dividend[19] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[19] I3=soc.cpu.pcpi_div.quotient[19] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[20]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[20]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[20] I3=soc.cpu.pcpi_div.dividend[20] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[20] I3=soc.cpu.pcpi_div.quotient[20] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[21]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[21]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[21] I3=soc.cpu.pcpi_div.dividend[21] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[21] I3=soc.cpu.pcpi_div.quotient[21] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[22]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[22]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[22] I3=soc.cpu.pcpi_div.dividend[22] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[22] I3=soc.cpu.pcpi_div.quotient[22] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[23]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[23]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[23] I3=soc.cpu.pcpi_div.dividend[23] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[23] I3=soc.cpu.pcpi_div.quotient[23] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[24]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[24]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[24] I3=soc.cpu.pcpi_div.dividend[24] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[24] I3=soc.cpu.pcpi_div.quotient[24] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[25]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[25]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[25] I3=soc.cpu.pcpi_div.dividend[25] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[25] I3=soc.cpu.pcpi_div.quotient[25] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[26]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[26]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[26] I3=soc.cpu.pcpi_div.dividend[26] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[26] I3=soc.cpu.pcpi_div.quotient[26] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[27]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[27]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[27] I3=soc.cpu.pcpi_div.dividend[27] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[27] I3=soc.cpu.pcpi_div.quotient[27] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[28]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[28]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[28] I3=soc.cpu.pcpi_div.dividend[28] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[28] I3=soc.cpu.pcpi_div.quotient[28] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[29]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[29]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[29] I3=soc.cpu.pcpi_div.dividend[29] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[29] I3=soc.cpu.pcpi_div.quotient[29] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[30]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[30]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[30] I3=soc.cpu.pcpi_div.dividend[30] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[30] I3=soc.cpu.pcpi_div.quotient[30] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[31]_new_inv_ I3=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[31]_new_inv_ O=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=$abc$72829$auto$wreduce.cc:454:run$7250[31] I2=soc.cpu.pcpi_div.instr_rem I3=soc.cpu.pcpi_div.instr_div O=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[0] I3=soc.cpu.pcpi_mul.rs1[1] O=$abc$72829$auto$wreduce.cc:454:run$7257[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[1] I3=soc.cpu.pcpi_mul.rs1[2] O=$abc$72829$auto$wreduce.cc:454:run$7257[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[2] I3=soc.cpu.pcpi_mul.rs1[3] O=$abc$72829$auto$wreduce.cc:454:run$7257[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[3] I3=soc.cpu.pcpi_mul.rs1[4] O=$abc$72829$auto$wreduce.cc:454:run$7257[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[4] I3=soc.cpu.pcpi_mul.rs1[5] O=$abc$72829$auto$wreduce.cc:454:run$7257[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[5] I3=soc.cpu.pcpi_mul.rs1[6] O=$abc$72829$auto$wreduce.cc:454:run$7257[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[6] I3=soc.cpu.pcpi_mul.rs1[7] O=$abc$72829$auto$wreduce.cc:454:run$7257[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[7] I3=soc.cpu.pcpi_mul.rs1[8] O=$abc$72829$auto$wreduce.cc:454:run$7257[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[8] I3=soc.cpu.pcpi_mul.rs1[9] O=$abc$72829$auto$wreduce.cc:454:run$7257[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[9] I3=soc.cpu.pcpi_mul.rs1[10] O=$abc$72829$auto$wreduce.cc:454:run$7257[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[10] I3=soc.cpu.pcpi_mul.rs1[11] O=$abc$72829$auto$wreduce.cc:454:run$7257[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[11] I3=soc.cpu.pcpi_mul.rs1[12] O=$abc$72829$auto$wreduce.cc:454:run$7257[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[12] I3=soc.cpu.pcpi_mul.rs1[13] O=$abc$72829$auto$wreduce.cc:454:run$7257[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[13] I3=soc.cpu.pcpi_mul.rs1[14] O=$abc$72829$auto$wreduce.cc:454:run$7257[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[14] I3=soc.cpu.pcpi_mul.rs1[15] O=$abc$72829$auto$wreduce.cc:454:run$7257[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[15] I3=soc.cpu.pcpi_mul.rs1[16] O=$abc$72829$auto$wreduce.cc:454:run$7257[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[16] I3=soc.cpu.pcpi_mul.rs1[17] O=$abc$72829$auto$wreduce.cc:454:run$7257[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[17] I3=soc.cpu.pcpi_mul.rs1[18] O=$abc$72829$auto$wreduce.cc:454:run$7257[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[18] I3=soc.cpu.pcpi_mul.rs1[19] O=$abc$72829$auto$wreduce.cc:454:run$7257[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[19] I3=soc.cpu.pcpi_mul.rs1[20] O=$abc$72829$auto$wreduce.cc:454:run$7257[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[20] I3=soc.cpu.pcpi_mul.rs1[21] O=$abc$72829$auto$wreduce.cc:454:run$7257[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[21] I3=soc.cpu.pcpi_mul.rs1[22] O=$abc$72829$auto$wreduce.cc:454:run$7257[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[22] I3=soc.cpu.pcpi_mul.rs1[23] O=$abc$72829$auto$wreduce.cc:454:run$7257[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[23] I3=soc.cpu.pcpi_mul.rs1[24] O=$abc$72829$auto$wreduce.cc:454:run$7257[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[24] I3=soc.cpu.pcpi_mul.rs1[25] O=$abc$72829$auto$wreduce.cc:454:run$7257[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[25] I3=soc.cpu.pcpi_mul.rs1[26] O=$abc$72829$auto$wreduce.cc:454:run$7257[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[26] I3=soc.cpu.pcpi_mul.rs1[27] O=$abc$72829$auto$wreduce.cc:454:run$7257[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[27] I3=soc.cpu.pcpi_mul.rs1[28] O=$abc$72829$auto$wreduce.cc:454:run$7257[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[28] I3=soc.cpu.pcpi_mul.rs1[29] O=$abc$72829$auto$wreduce.cc:454:run$7257[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[29] I3=soc.cpu.pcpi_mul.rs1[30] O=$abc$72829$auto$wreduce.cc:454:run$7257[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[30] I3=soc.cpu.pcpi_mul.rs1[31] O=$abc$72829$auto$wreduce.cc:454:run$7257[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[31] I3=soc.cpu.pcpi_mul.rs1[32] O=$abc$72829$auto$wreduce.cc:454:run$7257[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.pcpi_mul.instr_mulhsu O=$abc$72829$auto$wreduce.cc:454:run$7256[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[33] O=$abc$72829$auto$wreduce.cc:454:run$7257[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[34] O=$abc$72829$auto$wreduce.cc:454:run$7257[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[35] O=$abc$72829$auto$wreduce.cc:454:run$7257[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[36] O=$abc$72829$auto$wreduce.cc:454:run$7257[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[37] O=$abc$72829$auto$wreduce.cc:454:run$7257[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[38] O=$abc$72829$auto$wreduce.cc:454:run$7257[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[39] O=$abc$72829$auto$wreduce.cc:454:run$7257[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[40] O=$abc$72829$auto$wreduce.cc:454:run$7257[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[41] O=$abc$72829$auto$wreduce.cc:454:run$7257[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[42] O=$abc$72829$auto$wreduce.cc:454:run$7257[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[43] O=$abc$72829$auto$wreduce.cc:454:run$7257[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[44] O=$abc$72829$auto$wreduce.cc:454:run$7257[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[45] O=$abc$72829$auto$wreduce.cc:454:run$7257[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[46] O=$abc$72829$auto$wreduce.cc:454:run$7257[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[47] O=$abc$72829$auto$wreduce.cc:454:run$7257[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[48] O=$abc$72829$auto$wreduce.cc:454:run$7257[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[49] O=$abc$72829$auto$wreduce.cc:454:run$7257[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[50] O=$abc$72829$auto$wreduce.cc:454:run$7257[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[51] O=$abc$72829$auto$wreduce.cc:454:run$7257[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[52] O=$abc$72829$auto$wreduce.cc:454:run$7257[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[53] O=$abc$72829$auto$wreduce.cc:454:run$7257[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[54] O=$abc$72829$auto$wreduce.cc:454:run$7257[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[55] O=$abc$72829$auto$wreduce.cc:454:run$7257[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[56] O=$abc$72829$auto$wreduce.cc:454:run$7257[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[57] O=$abc$72829$auto$wreduce.cc:454:run$7257[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[58] O=$abc$72829$auto$wreduce.cc:454:run$7257[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[59] O=$abc$72829$auto$wreduce.cc:454:run$7257[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[60] O=$abc$72829$auto$wreduce.cc:454:run$7257[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[61] O=$abc$72829$auto$wreduce.cc:454:run$7257[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[62] O=$abc$72829$auto$wreduce.cc:454:run$7257[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$auto$wreduce.cc:454:run$7256[63] I3=soc.cpu.pcpi_mul.rs1[63] O=$abc$72829$auto$wreduce.cc:454:run$7257[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[1] I3=soc.cpu.pcpi_mul.rs2[0] O=$abc$72829$auto$wreduce.cc:454:run$7255[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[2] I3=soc.cpu.pcpi_mul.rs2[1] O=$abc$72829$auto$wreduce.cc:454:run$7255[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[3] I3=soc.cpu.pcpi_mul.rs2[2] O=$abc$72829$auto$wreduce.cc:454:run$7255[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[4] I3=soc.cpu.pcpi_mul.rs2[3] O=$abc$72829$auto$wreduce.cc:454:run$7255[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[5] I3=soc.cpu.pcpi_mul.rs2[4] O=$abc$72829$auto$wreduce.cc:454:run$7255[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[6] I3=soc.cpu.pcpi_mul.rs2[5] O=$abc$72829$auto$wreduce.cc:454:run$7255[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[7] I3=soc.cpu.pcpi_mul.rs2[6] O=$abc$72829$auto$wreduce.cc:454:run$7255[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[8] I3=soc.cpu.pcpi_mul.rs2[7] O=$abc$72829$auto$wreduce.cc:454:run$7255[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[9] I3=soc.cpu.pcpi_mul.rs2[8] O=$abc$72829$auto$wreduce.cc:454:run$7255[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[10] I3=soc.cpu.pcpi_mul.rs2[9] O=$abc$72829$auto$wreduce.cc:454:run$7255[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[11] I3=soc.cpu.pcpi_mul.rs2[10] O=$abc$72829$auto$wreduce.cc:454:run$7255[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[12] I3=soc.cpu.pcpi_mul.rs2[11] O=$abc$72829$auto$wreduce.cc:454:run$7255[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[13] I3=soc.cpu.pcpi_mul.rs2[12] O=$abc$72829$auto$wreduce.cc:454:run$7255[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[14] I3=soc.cpu.pcpi_mul.rs2[13] O=$abc$72829$auto$wreduce.cc:454:run$7255[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[15] I3=soc.cpu.pcpi_mul.rs2[14] O=$abc$72829$auto$wreduce.cc:454:run$7255[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[16] I3=soc.cpu.pcpi_mul.rs2[15] O=$abc$72829$auto$wreduce.cc:454:run$7255[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[17] I3=soc.cpu.pcpi_mul.rs2[16] O=$abc$72829$auto$wreduce.cc:454:run$7255[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[18] I3=soc.cpu.pcpi_mul.rs2[17] O=$abc$72829$auto$wreduce.cc:454:run$7255[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[19] I3=soc.cpu.pcpi_mul.rs2[18] O=$abc$72829$auto$wreduce.cc:454:run$7255[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[20] I3=soc.cpu.pcpi_mul.rs2[19] O=$abc$72829$auto$wreduce.cc:454:run$7255[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[21] I3=soc.cpu.pcpi_mul.rs2[20] O=$abc$72829$auto$wreduce.cc:454:run$7255[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[22] I3=soc.cpu.pcpi_mul.rs2[21] O=$abc$72829$auto$wreduce.cc:454:run$7255[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[23] I3=soc.cpu.pcpi_mul.rs2[22] O=$abc$72829$auto$wreduce.cc:454:run$7255[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[24] I3=soc.cpu.pcpi_mul.rs2[23] O=$abc$72829$auto$wreduce.cc:454:run$7255[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[25] I3=soc.cpu.pcpi_mul.rs2[24] O=$abc$72829$auto$wreduce.cc:454:run$7255[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[26] I3=soc.cpu.pcpi_mul.rs2[25] O=$abc$72829$auto$wreduce.cc:454:run$7255[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[27] I3=soc.cpu.pcpi_mul.rs2[26] O=$abc$72829$auto$wreduce.cc:454:run$7255[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[28] I3=soc.cpu.pcpi_mul.rs2[27] O=$abc$72829$auto$wreduce.cc:454:run$7255[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[29] I3=soc.cpu.pcpi_mul.rs2[28] O=$abc$72829$auto$wreduce.cc:454:run$7255[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[30] I3=soc.cpu.pcpi_mul.rs2[29] O=$abc$72829$auto$wreduce.cc:454:run$7255[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[31] I3=soc.cpu.pcpi_mul.rs2[30] O=$abc$72829$auto$wreduce.cc:454:run$7255[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[31] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[32] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[33] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[34] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[35] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[36] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[37] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[38] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[39] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[40] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[41] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[42] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[43] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[44] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[45] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[46] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[47] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[48] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[49] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[50] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[51] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[52] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[53] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[54] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[55] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[56] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[57] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[58] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[59] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[60] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[61] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[62] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$wreduce.cc:454:run$7255[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I3=$abc$72829$auto$wreduce.cc:454:run$7258[5] O=$abc$72829$techmap\soc.cpu.pcpi_mul.$0\mul_counter[6:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.mul_counter[6] I2=soc.cpu.pcpi_mul.pcpi_wait I3=soc.cpu.pcpi_mul.pcpi_wait_q O=$abc$72829$techmap\soc.cpu.pcpi_mul.$procmux$5713_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_mul.mul_counter[6] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$72829$techmap\soc.cpu.pcpi_mul.$procmux$5705_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[0] I3=soc.cpu.pcpi_mul.rd[32] O=$abc$72829$auto$wreduce.cc:454:run$7260[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[1] I3=soc.cpu.pcpi_mul.rd[33] O=$abc$72829$auto$wreduce.cc:454:run$7260[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[2] I3=soc.cpu.pcpi_mul.rd[34] O=$abc$72829$auto$wreduce.cc:454:run$7260[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[3] I3=soc.cpu.pcpi_mul.rd[35] O=$abc$72829$auto$wreduce.cc:454:run$7260[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[4] I3=soc.cpu.pcpi_mul.rd[36] O=$abc$72829$auto$wreduce.cc:454:run$7260[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[5] I3=soc.cpu.pcpi_mul.rd[37] O=$abc$72829$auto$wreduce.cc:454:run$7260[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[6] I3=soc.cpu.pcpi_mul.rd[38] O=$abc$72829$auto$wreduce.cc:454:run$7260[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[7] I3=soc.cpu.pcpi_mul.rd[39] O=$abc$72829$auto$wreduce.cc:454:run$7260[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[8] I3=soc.cpu.pcpi_mul.rd[40] O=$abc$72829$auto$wreduce.cc:454:run$7260[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[9] I3=soc.cpu.pcpi_mul.rd[41] O=$abc$72829$auto$wreduce.cc:454:run$7260[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[10] I3=soc.cpu.pcpi_mul.rd[42] O=$abc$72829$auto$wreduce.cc:454:run$7260[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[11] I3=soc.cpu.pcpi_mul.rd[43] O=$abc$72829$auto$wreduce.cc:454:run$7260[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[12] I3=soc.cpu.pcpi_mul.rd[44] O=$abc$72829$auto$wreduce.cc:454:run$7260[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[13] I3=soc.cpu.pcpi_mul.rd[45] O=$abc$72829$auto$wreduce.cc:454:run$7260[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[14] I3=soc.cpu.pcpi_mul.rd[46] O=$abc$72829$auto$wreduce.cc:454:run$7260[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[15] I3=soc.cpu.pcpi_mul.rd[47] O=$abc$72829$auto$wreduce.cc:454:run$7260[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[16] I3=soc.cpu.pcpi_mul.rd[48] O=$abc$72829$auto$wreduce.cc:454:run$7260[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[17] I3=soc.cpu.pcpi_mul.rd[49] O=$abc$72829$auto$wreduce.cc:454:run$7260[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[18] I3=soc.cpu.pcpi_mul.rd[50] O=$abc$72829$auto$wreduce.cc:454:run$7260[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[19] I3=soc.cpu.pcpi_mul.rd[51] O=$abc$72829$auto$wreduce.cc:454:run$7260[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[20] I3=soc.cpu.pcpi_mul.rd[52] O=$abc$72829$auto$wreduce.cc:454:run$7260[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[21] I3=soc.cpu.pcpi_mul.rd[53] O=$abc$72829$auto$wreduce.cc:454:run$7260[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[22] I3=soc.cpu.pcpi_mul.rd[54] O=$abc$72829$auto$wreduce.cc:454:run$7260[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[23] I3=soc.cpu.pcpi_mul.rd[55] O=$abc$72829$auto$wreduce.cc:454:run$7260[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[24] I3=soc.cpu.pcpi_mul.rd[56] O=$abc$72829$auto$wreduce.cc:454:run$7260[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[25] I3=soc.cpu.pcpi_mul.rd[57] O=$abc$72829$auto$wreduce.cc:454:run$7260[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[26] I3=soc.cpu.pcpi_mul.rd[58] O=$abc$72829$auto$wreduce.cc:454:run$7260[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[27] I3=soc.cpu.pcpi_mul.rd[59] O=$abc$72829$auto$wreduce.cc:454:run$7260[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[28] I3=soc.cpu.pcpi_mul.rd[60] O=$abc$72829$auto$wreduce.cc:454:run$7260[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[29] I3=soc.cpu.pcpi_mul.rd[61] O=$abc$72829$auto$wreduce.cc:454:run$7260[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[30] I3=soc.cpu.pcpi_mul.rd[62] O=$abc$72829$auto$wreduce.cc:454:run$7260[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[31] I3=soc.cpu.pcpi_mul.rd[63] O=$abc$72829$auto$wreduce.cc:454:run$7260[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.xfer_ddr I3=soc.spimemio.xfer.xfer_qspi O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14287_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[2] I1=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 I2=$abc$72829$new_n7613_ I3=$abc$72829$new_n7616_ O=soc.spimemio.xfer.next_ibuffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101110001011
.gate SB_LUT4 I0=$abc$72829$new_n7614_ I1=$abc$72829$new_n7615_ I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_ I3=soc.spimemio.xfer.ibuffer[0] O=$abc$72829$new_n7613_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.ibuffer[1] I2=$abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_ I3=soc.spimemio.xfer.flash_clk O=$abc$72829$new_n7614_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=flash_io2_di I1=soc.spimemio.xfer.xfer_qspi I2=soc.spimemio.xfer.flash_clk I3=soc.spimemio.xfer.xfer_ddr O=$abc$72829$new_n7615_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.flash_clk I3=$abc$72829$new_n7617_ O=$abc$72829$new_n7616_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.xfer_ddr I2=soc.spimemio.xfer.xfer_dspi I3=soc.spimemio.xfer.xfer_qspi O=$abc$72829$new_n7617_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[3] I1=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 I2=$abc$72829$new_n7619_ I3=$abc$72829$new_n7616_ O=soc.spimemio.xfer.next_ibuffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101110001011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n7620_ I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_ I3=soc.spimemio.xfer.ibuffer[1] O=$abc$72829$new_n7619_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$72829$new_n7621_ I1=soc.spimemio.xfer.ibuffer[2] I2=$abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_ I3=soc.spimemio.xfer.flash_clk O=$abc$72829$new_n7620_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=flash_io3_di I1=soc.spimemio.xfer.xfer_qspi I2=soc.spimemio.xfer.flash_clk I3=soc.spimemio.xfer.xfer_ddr O=$abc$72829$new_n7621_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=$abc$72829$new_n7623_ I1=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[4]_new_ I2=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 I3=soc.spimemio.xfer.ibuffer[4] O=soc.spimemio.xfer.next_ibuffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$37265_new_inv_ I1=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_ I3=soc.spimemio.xfer.ibuffer[2] O=$abc$72829$new_n7623_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[4]_new_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14287_new_ I3=soc.spimemio.xfer.ibuffer[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$37265_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14292_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[4] I3=soc.spimemio.xfer.ibuffer[0] O=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.xfer_qspi I3=soc.spimemio.xfer.xfer_ddr O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14292_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[4] I3=soc.spimemio.xfer.ibuffer[3] O=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 I1=soc.spimemio.xfer.ibuffer[5] I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$37269_new_inv_ I3=$abc$72829$new_n7631_ O=soc.spimemio.xfer.next_ibuffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[5]_new_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14287_new_ I3=soc.spimemio.xfer.ibuffer[1] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$37269_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14292_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[5] I3=soc.spimemio.xfer.ibuffer[1] O=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[5]_new_ I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_ I3=soc.spimemio.xfer.ibuffer[3] O=$abc$72829$new_n7631_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[5] I3=soc.spimemio.xfer.ibuffer[4] O=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 I1=soc.spimemio.xfer.ibuffer[6] I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$37273_new_inv_ I3=$abc$72829$new_n7636_ O=soc.spimemio.xfer.next_ibuffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[6]_new_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14287_new_ I3=soc.spimemio.xfer.ibuffer[2] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$37273_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14292_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[6] I3=soc.spimemio.xfer.ibuffer[2] O=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[6]_new_ I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_ I3=soc.spimemio.xfer.ibuffer[4] O=$abc$72829$new_n7636_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[6] I3=soc.spimemio.xfer.ibuffer[5] O=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 I1=soc.spimemio.xfer.ibuffer[7] I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$37277_new_inv_ I3=$abc$72829$new_n7641_ O=soc.spimemio.xfer.next_ibuffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[7]_new_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14287_new_ I3=soc.spimemio.xfer.ibuffer[3] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$37277_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14292_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[7] I3=soc.spimemio.xfer.ibuffer[3] O=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[7]_new_ I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_ I3=soc.spimemio.xfer.ibuffer[5] O=$abc$72829$new_n7641_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[7] I3=soc.spimemio.xfer.ibuffer[6] O=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.flash_csb I2=soc.spimemio.xfer.flash_clk I3=$abc$72829$new_n5735_ O=$abc$72829$techmap\soc.spimemio.xfer.$procmux$5976_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$72829$new_n5735_ I1=soc.spimemio.din_data[0] I2=soc.spimemio.xfer.obuffer[0] I3=$abc$72829$new_n7645_ O=$abc$72829$techmap\soc.spimemio.xfer.$0\obuffer[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14287_new_ I3=soc.spimemio.xfer.flash_clk O=$abc$72829$new_n7645_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$abc$72829$new_n5735_ I1=soc.spimemio.din_data[1] I2=$abc$72829$new_n7648_ I3=$abc$72829$new_n7647_ O=$abc$72829$techmap\soc.spimemio.xfer.$0\obuffer[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.obuffer[1] I3=$abc$72829$new_n7645_ O=$abc$72829$new_n7647_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.obuffer[0] I2=soc.spimemio.xfer.flash_clk I3=$abc$72829$new_n5301_ O=$abc$72829$new_n7648_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$72829$new_n5735_ I1=soc.spimemio.din_data[2] I2=$abc$72829$new_n7651_ I3=$abc$72829$new_n7650_ O=$abc$72829$techmap\soc.spimemio.xfer.$0\obuffer[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.obuffer[1] I2=soc.spimemio.xfer.flash_clk I3=$abc$72829$new_n5301_ O=$abc$72829$new_n7650_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$72829$new_n7652_ I1=soc.spimemio.xfer.obuffer[0] I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_ I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 O=$abc$72829$new_n7651_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[2] I1=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 I2=$abc$72829$new_n7617_ I3=soc.spimemio.xfer.flash_clk O=$abc$72829$new_n7652_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$abc$72829$new_n5735_ I1=soc.spimemio.din_data[3] I2=$abc$72829$new_n7655_ I3=$abc$72829$new_n7654_ O=$abc$72829$techmap\soc.spimemio.xfer.$0\obuffer[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.obuffer[2] I2=soc.spimemio.xfer.flash_clk I3=$abc$72829$new_n5301_ O=$abc$72829$new_n7654_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$72829$new_n7656_ I1=soc.spimemio.xfer.obuffer[1] I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_ I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 O=$abc$72829$new_n7655_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[3] I1=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 I2=$abc$72829$new_n7617_ I3=soc.spimemio.xfer.flash_clk O=$abc$72829$new_n7656_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5735_ I2=soc.spimemio.din_data[4] I3=$abc$72829$soc.spimemio.xfer.next_obuffer[4]_new_ O=$abc$72829$techmap\soc.spimemio.xfer.$0\obuffer[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 I1=soc.spimemio.xfer.obuffer[4] I2=$abc$72829$new_n7659_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$37197_new_inv_ O=$abc$72829$soc.spimemio.xfer.next_obuffer[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[4]_new_ I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_ I3=soc.spimemio.xfer.obuffer[2] O=$abc$72829$new_n7659_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[3] I3=soc.spimemio.xfer.obuffer[4] O=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[4]_new_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14287_new_ I3=soc.spimemio.xfer.obuffer[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$37197_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14292_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[0] I3=soc.spimemio.xfer.obuffer[4] O=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5735_ I2=soc.spimemio.din_data[5] I3=$abc$72829$soc.spimemio.xfer.next_obuffer[5]_new_ O=$abc$72829$techmap\soc.spimemio.xfer.$0\obuffer[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$72829$new_n7665_ I1=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[5]_new_ I2=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 I3=soc.spimemio.xfer.obuffer[5] O=$abc$72829$soc.spimemio.xfer.next_obuffer[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n7666_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14287_new_ I3=soc.spimemio.xfer.obuffer[1] O=$abc$72829$new_n7665_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[5]_new_ I1=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_ I3=soc.spimemio.xfer.obuffer[3] O=$abc$72829$new_n7666_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14292_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[1] I3=soc.spimemio.xfer.obuffer[5] O=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[4] I3=soc.spimemio.xfer.obuffer[5] O=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5735_ I2=soc.spimemio.din_data[6] I3=$abc$72829$soc.spimemio.xfer.next_obuffer[6]_new_ O=$abc$72829$techmap\soc.spimemio.xfer.$0\obuffer[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$72829$new_n7671_ I1=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[6]_new_ I2=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 I3=soc.spimemio.xfer.obuffer[6] O=$abc$72829$soc.spimemio.xfer.next_obuffer[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n7672_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14287_new_ I3=soc.spimemio.xfer.obuffer[2] O=$abc$72829$new_n7671_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[6]_new_ I1=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_ I3=soc.spimemio.xfer.obuffer[4] O=$abc$72829$new_n7672_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14292_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[2] I3=soc.spimemio.xfer.obuffer[6] O=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[5] I3=soc.spimemio.xfer.obuffer[6] O=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5735_ I2=soc.spimemio.din_data[7] I3=$abc$72829$soc.spimemio.xfer.next_obuffer[7]_new_ O=$abc$72829$techmap\soc.spimemio.xfer.$0\obuffer[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 I1=soc.spimemio.xfer.obuffer[7] I2=$abc$72829$new_n7677_ I3=$abc$72829$new_n7679_ O=$abc$72829$soc.spimemio.xfer.next_obuffer[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[7]_new_ I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_ I3=soc.spimemio.xfer.obuffer[5] O=$abc$72829$new_n7677_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14292_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[3] I3=soc.spimemio.xfer.obuffer[7] O=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[7]_new_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14287_new_ I3=soc.spimemio.xfer.obuffer[3] O=$abc$72829$new_n7679_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[6] I3=soc.spimemio.xfer.obuffer[7] O=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72829$new_n5301_ I1=$abc$72829$techmap\soc.spimemio.xfer.$3\next_count[3:0][0]_new_inv_ I2=soc.spimemio.xfer.count[0] I3=$abc$72829$new_n7682_ O=$abc$72829$techmap\soc.spimemio.xfer.$procmux$5938_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.xfer_qspi I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 O=$abc$72829$new_n7682_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n7684_ I2=$abc$72829$new_n5301_ I3=$abc$72829$techmap\soc.spimemio.xfer.$3\next_count[3:0][1]_new_inv_ O=$abc$72829$techmap\soc.spimemio.xfer.$procmux$5938_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$new_n7682_ I1=soc.spimemio.xfer.count[1] I2=$abc$72829$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_ I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_ O=$abc$72829$new_n7684_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 I2=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6108.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16163_Y[2]_new_inv_ I3=soc.spimemio.xfer.count[2] O=$abc$72829$techmap\soc.spimemio.xfer.$procmux$5938_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$abc$72829$new_n7687_ I1=$abc$72829$new_n7689_ I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7720.lcu.g[0]_new_inv_ I3=$abc$72829$new_n7691_ O=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6108.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16163_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6108.$and$/usr/local/bin/../share/yosys/techmap.v:434$16166_Y[2]_new_ I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14292_new_ I2=soc.spimemio.xfer.count[2] I3=soc.spimemio.xfer.flash_clk O=$abc$72829$new_n7687_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.count[2] I3=$abc$72829$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$120_Y[2] O=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6108.$and$/usr/local/bin/../share/yosys/techmap.v:434$16166_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.count[2] I3=$abc$72829$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$139_Y[2] O=$abc$72829$new_n7689_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.spimemio.xfer.count[2] I1=soc.spimemio.xfer.count[1] I2=soc.spimemio.xfer.count[3] I3=soc.spimemio.xfer.count[0] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7720.lcu.g[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.xfer_qspi I2=soc.spimemio.xfer.xfer_ddr I3=soc.spimemio.xfer.flash_clk O=$abc$72829$new_n7691_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_ I1=$abc$72829$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_ I2=$abc$72829$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_ I3=$abc$72829$new_n7695_ O=$abc$72829$new_n7694_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14292_new_ I2=$abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_ I3=soc.spimemio.xfer.flash_clk O=$abc$72829$new_n7695_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$abc$72829$new_n5735_ I1=$abc$72829$techmap\soc.spimemio.xfer.$procmux$5926_Y[0] I2=soc.spimemio.din_rd I3=soc.spimemio.din_data[0] O=$abc$72829$techmap\soc.spimemio.xfer.$procmux$5928_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$abc$72829$new_n5735_ I1=$abc$72829$techmap\soc.spimemio.xfer.$procmux$5926_Y[1] I2=soc.spimemio.din_rd I3=soc.spimemio.din_data[1] O=$abc$72829$techmap\soc.spimemio.xfer.$procmux$5928_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$abc$72829$new_n5735_ I1=$abc$72829$techmap\soc.spimemio.xfer.$procmux$5926_Y[2] I2=soc.spimemio.din_rd I3=soc.spimemio.din_data[2] O=$abc$72829$techmap\soc.spimemio.xfer.$procmux$5928_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$abc$72829$new_n5735_ I1=$abc$72829$techmap\soc.spimemio.xfer.$procmux$5926_Y[3] I2=soc.spimemio.din_rd I3=soc.spimemio.din_data[3] O=$abc$72829$techmap\soc.spimemio.xfer.$procmux$5928_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.xfer_ddr I3=soc.spimemio.xfer.fetch O=$abc$72829$auto$wreduce.cc:454:run$7269[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_ I2=soc.cpu.reg_op2[0] I3=soc.cpu.reg_op2[8] O=soc.cpu.mem_la_wdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_ I2=soc.cpu.reg_op2[1] I3=soc.cpu.reg_op2[9] O=soc.cpu.mem_la_wdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_ I2=soc.cpu.reg_op2[2] I3=soc.cpu.reg_op2[10] O=soc.cpu.mem_la_wdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_ I2=soc.cpu.reg_op2[3] I3=soc.cpu.reg_op2[11] O=soc.cpu.mem_la_wdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_ I2=soc.cpu.reg_op2[4] I3=soc.cpu.reg_op2[12] O=soc.cpu.mem_la_wdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_ I2=soc.cpu.reg_op2[5] I3=soc.cpu.reg_op2[13] O=soc.cpu.mem_la_wdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_ I2=soc.cpu.reg_op2[6] I3=soc.cpu.reg_op2[14] O=soc.cpu.mem_la_wdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_ I2=soc.cpu.reg_op2[7] I3=soc.cpu.reg_op2[15] O=soc.cpu.mem_la_wdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_ I2=soc.cpu.reg_op2[16] I3=soc.cpu.reg_op2[0] O=soc.cpu.mem_la_wdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_ I2=soc.cpu.reg_op2[17] I3=soc.cpu.reg_op2[1] O=soc.cpu.mem_la_wdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_ I2=soc.cpu.reg_op2[18] I3=soc.cpu.reg_op2[2] O=soc.cpu.mem_la_wdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_ I2=soc.cpu.reg_op2[19] I3=soc.cpu.reg_op2[3] O=soc.cpu.mem_la_wdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_ I2=soc.cpu.reg_op2[20] I3=soc.cpu.reg_op2[4] O=soc.cpu.mem_la_wdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_ I2=soc.cpu.reg_op2[21] I3=soc.cpu.reg_op2[5] O=soc.cpu.mem_la_wdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_ I2=soc.cpu.reg_op2[22] I3=soc.cpu.reg_op2[6] O=soc.cpu.mem_la_wdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_ I2=soc.cpu.reg_op2[23] I3=soc.cpu.reg_op2[7] O=soc.cpu.mem_la_wdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_ I2=soc.cpu.mem_la_wdata[8] I3=soc.cpu.reg_op2[24] O=soc.cpu.mem_la_wdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_ I2=soc.cpu.mem_la_wdata[9] I3=soc.cpu.reg_op2[25] O=soc.cpu.mem_la_wdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_ I2=soc.cpu.mem_la_wdata[10] I3=soc.cpu.reg_op2[26] O=soc.cpu.mem_la_wdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_ I2=soc.cpu.mem_la_wdata[11] I3=soc.cpu.reg_op2[27] O=soc.cpu.mem_la_wdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_ I2=soc.cpu.mem_la_wdata[12] I3=soc.cpu.reg_op2[28] O=soc.cpu.mem_la_wdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_ I2=soc.cpu.mem_la_wdata[13] I3=soc.cpu.reg_op2[29] O=soc.cpu.mem_la_wdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_ I2=soc.cpu.mem_la_wdata[14] I3=soc.cpu.reg_op2[30] O=soc.cpu.mem_la_wdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_ I2=soc.cpu.mem_la_wdata[15] I3=soc.cpu.reg_op2[31] O=soc.cpu.mem_la_wdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$abc$72829$new_n6258_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[0] I3=soc.cpu.reg_op1[1] O=$abc$72829$new_n7739_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011111011111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[3] I3=soc.cpu.reg_op1[2] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[1] I3=soc.cpu.reg_op2[2] O=$abc$72829$new_n7741_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][4]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][6]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[5] I3=soc.cpu.reg_op1[4] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[7] I3=soc.cpu.reg_op1[6] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][8]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][12]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][8]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][10]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[9] I3=soc.cpu.reg_op1[8] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[11] I3=soc.cpu.reg_op1[10] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][12]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][14]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[13] I3=soc.cpu.reg_op1[12] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[15] I3=soc.cpu.reg_op1[14] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[3] I3=soc.cpu.reg_op2[4] O=$abc$72829$new_n7752_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][8]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][16]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][16]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][20]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][16]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][18]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[17] I3=soc.cpu.reg_op1[16] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[19] I3=soc.cpu.reg_op1[18] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][20]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][22]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[21] I3=soc.cpu.reg_op1[20] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[23] I3=soc.cpu.reg_op1[22] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][24]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][28]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][24]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][26]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[25] I3=soc.cpu.reg_op1[24] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[27] I3=soc.cpu.reg_op1[26] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][28]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][30]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[29] I3=soc.cpu.reg_op1[28] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[31] I3=soc.cpu.reg_op1[30] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.instr_srli I1=soc.cpu.instr_srai I2=soc.cpu.instr_srl I3=soc.cpu.instr_sra O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$72829$new_n7776_ I1=$abc$72829$new_n7770_ I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][0]_new_ I3=$abc$72829$new_n7780_ O=$abc$72829$new_n7769_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[0] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[0] O=$abc$72829$new_n7770_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_ I3=$abc$72829$new_n7772_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ I1=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=soc.cpu.is_compare O=$abc$72829$new_n7772_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_xori I3=soc.cpu.instr_xor O=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_ori I3=soc.cpu.instr_or O=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_andi I3=soc.cpu.instr_and O=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31707[1]_new_inv_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[0] I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n7776_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op2[0] I1=soc.cpu.reg_op1[0] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31707[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][0]_new_ I3=soc.cpu.reg_op2[2] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[0] I2=soc.cpu.reg_op2[0] I3=soc.cpu.reg_op2[1] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n6259_ I3=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_ O=$abc$72829$new_n7780_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n7814_ I2=$abc$72829$new_n7813_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[1]_new_ O=soc.cpu.alu_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][17]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][1]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][9]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][17]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][17]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][21]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][17]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][19]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[18] I3=soc.cpu.reg_op1[17] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[20] I3=soc.cpu.reg_op1[19] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][21]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][23]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[22] I3=soc.cpu.reg_op1[21] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[24] I3=soc.cpu.reg_op1[23] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][25]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][29]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][25]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][27]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[26] I3=soc.cpu.reg_op1[25] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[28] I3=soc.cpu.reg_op1[27] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[1] I1=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][29]_new_inv_ I2=$abc$72829$new_n7796_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[31] I3=soc.cpu.reg_op2[0] O=$abc$72829$new_n7796_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=soc.cpu.instr_sra I3=soc.cpu.instr_srai O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[30] I3=soc.cpu.reg_op1[29] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][1]_new_inv_ I2=$abc$72829$new_n7807_ I3=$abc$72829$new_n7812_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][9]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][13]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][9]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][11]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[10] I3=soc.cpu.reg_op1[9] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[12] I3=soc.cpu.reg_op1[11] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][13]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][15]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[14] I3=soc.cpu.reg_op1[13] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[16] I3=soc.cpu.reg_op1[15] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][5]_new_inv_ I2=$abc$72829$new_n7741_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][3]_new_inv_ O=$abc$72829$new_n7807_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][5]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][7]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[6] I3=soc.cpu.reg_op1[5] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[8] I3=soc.cpu.reg_op1[7] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[4] I3=soc.cpu.reg_op1[3] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72829$new_n6258_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[2] O=$abc$72829$new_n7812_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[1] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[1] O=$abc$72829$new_n7813_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n7815_ I2=$abc$72829$new_n7780_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][1]_new_ O=$abc$72829$new_n7814_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31699[1]_new_inv_ I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[1]_new_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n7815_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.reg_op2[1] I1=soc.cpu.reg_op1[1] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31699[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n6258_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][1]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[0] I3=soc.cpu.reg_op1[1] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][8]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][6]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][10]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][14]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][10]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][12]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][16]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][14]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][10]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][18]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][18]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][22]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][18]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][20]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][22]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][24]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][26]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][30]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][26]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][28]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][30]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31691[1]_new_inv_ I1=$abc$72829$new_n7837_ I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[2]_new_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n7836_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[2] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[2] O=$abc$72829$new_n7837_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[2] I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31691[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[2] I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][2]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.reg_op2[1] I1=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][2]_new_inv_ I2=soc.cpu.reg_op1[0] I3=soc.cpu.reg_op2[0] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[2] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][9]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][7]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][11]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][15]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][11]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][13]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][17]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][15]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$72829$new_n7856_ I1=$abc$72829$new_n7852_ I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][3]_new_ I3=$abc$72829$new_n7780_ O=$abc$72829$new_n7851_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[3] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[3] O=$abc$72829$new_n7852_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[2] I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][3]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][1]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][3]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[2] I3=soc.cpu.reg_op1[3] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31683[1]_new_inv_ I1=soc.cpu.reg_op1[3] I2=soc.cpu.reg_op2[3] I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n7856_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[3] I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31683[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][11]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][19]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][19]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][23]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][19]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][21]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][23]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][25]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][27]_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ I3=$abc$72829$new_n7864_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][27]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][29]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n7796_ I3=soc.cpu.reg_op2[1] O=$abc$72829$new_n7864_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$new_n7873_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[4]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][4]_new_inv_ I3=$abc$72829$new_n7780_ O=soc.cpu.alu_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I1=$abc$72829$new_n7870_ I2=soc.cpu.reg_op2[4] I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][20]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][12]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][20]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][20]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][24]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][28]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$72829$new_n7872_ I2=soc.cpu.reg_op2[3] I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][4]_new_inv_ O=$abc$72829$new_n7870_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110101011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][16]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][12]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][8]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][4]_new_inv_ O=$abc$72829$new_n7872_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31675[1]_new_inv_ I1=$abc$72829$new_n7874_ I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[4]_new_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n7873_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[4] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[4] O=$abc$72829$new_n7874_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[4] I1=soc.cpu.reg_op2[4] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31675[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][4]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][0]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][2]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][4]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[3] I3=soc.cpu.reg_op1[4] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72829$new_n7892_ I1=$abc$72829$new_n7891_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[5]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[5]_new_ O=soc.cpu.alu_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I1=$abc$72829$new_n7884_ I2=soc.cpu.reg_op2[4] I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][21]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][13]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][21]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][21]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][25]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][29]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$72829$new_n7886_ I2=soc.cpu.reg_op2[3] I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][5]_new_inv_ O=$abc$72829$new_n7884_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110101011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][17]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][13]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][9]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][5]_new_inv_ O=$abc$72829$new_n7886_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n7780_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][5]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][5]_new_inv_ I2=soc.cpu.reg_op2[1] I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][1]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][3]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][5]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[4] I3=soc.cpu.reg_op1[5] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[5] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[5] O=$abc$72829$new_n7891_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31667[1]_new_inv_ I1=soc.cpu.reg_op1[5] I2=soc.cpu.reg_op2[5] I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n7892_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[5] I1=soc.cpu.reg_op2[5] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31667[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n7902_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[6]_new_ O=soc.cpu.alu_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I1=$abc$72829$new_n7899_ I2=soc.cpu.reg_op2[4] I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][22]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][14]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][22]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][22]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][26]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][30]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$72829$new_n7901_ I2=soc.cpu.reg_op2[3] I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][6]_new_inv_ O=$abc$72829$new_n7899_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110101011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][18]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][14]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][10]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][6]_new_inv_ O=$abc$72829$new_n7901_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$72829$new_n7907_ I1=$abc$72829$new_n7903_ I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][6]_new_inv_ I3=$abc$72829$new_n7780_ O=$abc$72829$new_n7902_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[6] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[6] O=$abc$72829$new_n7903_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][2]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][6]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][4]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][6]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[5] I3=soc.cpu.reg_op1[6] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31659[1]_new_inv_ I1=soc.cpu.reg_op1[6] I2=soc.cpu.reg_op2[6] I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n7907_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[6] I1=soc.cpu.reg_op2[6] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31659[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n7916_ I2=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I3=$abc$72829$soc.cpu.alu_shr[7]_new_inv_ O=soc.cpu.alu_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_LUT4 I0=$abc$72829$new_n7914_ I1=$abc$72829$new_n7915_ I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][23]_new_inv_ I3=soc.cpu.reg_op2[4] O=$abc$72829$soc.cpu.alu_shr[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000010001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][23]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][15]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ I2=$abc$72829$new_n7864_ I3=soc.cpu.reg_op2[2] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][23]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][27]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$abc$72829$new_n6259_ I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][11]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][7]_new_inv_ O=$abc$72829$new_n7914_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72829$new_n7752_ I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][19]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][15]_new_inv_ O=$abc$72829$new_n7915_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72829$new_n7921_ I1=$abc$72829$new_n7917_ I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][7]_new_inv_ I3=$abc$72829$new_n7780_ O=$abc$72829$new_n7916_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[7] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[7] O=$abc$72829$new_n7917_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][3]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][7]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][5]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][7]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[6] I3=soc.cpu.reg_op1[7] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31651[1]_new_inv_ I1=soc.cpu.reg_op1[7] I2=soc.cpu.reg_op2[7] I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n7921_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[7] I1=soc.cpu.reg_op2[7] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31651[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n7927_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[8]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[8]_new_ O=soc.cpu.alu_out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I1=$abc$72829$new_n7926_ I2=soc.cpu.reg_op2[4] I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][24]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][16]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][8]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][0]_new_inv_ O=$abc$72829$new_n7926_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31643[1]_new_inv_ I1=$abc$72829$new_n7928_ I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[8]_new_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n7927_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[8] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[8] O=$abc$72829$new_n7928_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[8] I1=soc.cpu.reg_op2[8] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31643[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72829$new_n7934_ I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][8]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][0]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][4]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][8]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][6]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][8]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[7] I3=soc.cpu.reg_op1[8] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[4] I3=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_ O=$abc$72829$new_n7934_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n7939_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[9]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[9]_new_ O=soc.cpu.alu_out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I1=$abc$72829$new_n7938_ I2=soc.cpu.reg_op2[4] I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][25]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][17]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][9]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][1]_new_inv_ O=$abc$72829$new_n7938_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31635[1]_new_inv_ I1=$abc$72829$new_n7940_ I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[9]_new_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n7939_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[9] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[9] O=$abc$72829$new_n7940_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[9] I1=soc.cpu.reg_op2[9] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31635[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72829$new_n7934_ I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][9]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][1]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][5]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][9]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][7]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][9]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[8] I3=soc.cpu.reg_op1[9] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31627[1]_new_inv_ I1=$abc$72829$new_n7951_ I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[10]_new_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n7950_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[10] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[10] O=$abc$72829$new_n7951_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[10] I1=soc.cpu.reg_op2[10] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31627[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72829$new_n7934_ I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][2]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][10]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][6]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][10]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][8]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][10]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[9] I3=soc.cpu.reg_op1[10] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72829$new_n7966_ I1=$abc$72829$new_n7965_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[11]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[11]_new_ O=soc.cpu.alu_out[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I1=$abc$72829$new_n7960_ I2=soc.cpu.reg_op2[4] I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][27]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][19]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][11]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][3]_new_inv_ O=$abc$72829$new_n7960_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$abc$72829$new_n7934_ I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][3]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][11]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][7]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][11]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][9]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][11]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[10] I3=soc.cpu.reg_op1[11] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[11] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[11] O=$abc$72829$new_n7965_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31619[1]_new_inv_ I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[11]_new_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n7966_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.reg_op1[11] I1=soc.cpu.reg_op2[11] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31619[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31611[1]_new_inv_ I1=$abc$72829$new_n7973_ I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[12]_new_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n7972_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[12] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[12] O=$abc$72829$new_n7973_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[12] I1=soc.cpu.reg_op2[12] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31611[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72829$new_n7934_ I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][4]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][12]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][8]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][12]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][10]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][12]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[11] I3=soc.cpu.reg_op1[12] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n7983_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[13]_new_ O=soc.cpu.alu_out[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I1=$abc$72829$new_n7982_ I2=soc.cpu.reg_op2[4] I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][29]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][21]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$abc$72829$new_n7752_ I1=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][13]_new_inv_ I2=$abc$72829$new_n6259_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][5]_new_inv_ O=$abc$72829$new_n7982_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$72829$new_n7989_ I1=$abc$72829$new_n7988_ I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][29]_new_inv_ I3=$abc$72829$new_n7934_ O=$abc$72829$new_n7983_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][5]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][13]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][9]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][13]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][11]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][13]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[12] I3=soc.cpu.reg_op1[13] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[13] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[13] O=$abc$72829$new_n7988_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31603[1]_new_inv_ I1=soc.cpu.reg_op1[13] I2=soc.cpu.reg_op2[13] I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n7989_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[13] I1=soc.cpu.reg_op2[13] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31603[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72829$new_n7992_ I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I2=$abc$72829$new_n8001_ I3=$abc$72829$new_n8000_ O=soc.cpu.alu_out[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101010111
.gate SB_LUT4 I0=$abc$72829$new_n7998_ I1=$abc$72829$new_n7997_ I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][30]_new_inv_ I3=$abc$72829$new_n7934_ O=$abc$72829$new_n7992_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][6]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][14]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][10]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][14]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][12]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][14]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[13] I3=soc.cpu.reg_op1[14] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[14] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[14] O=$abc$72829$new_n7997_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31595[1]_new_inv_ I1=soc.cpu.reg_op1[14] I2=soc.cpu.reg_op2[14] I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n7998_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[14] I1=soc.cpu.reg_op2[14] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31595[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][22]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ O=$abc$72829$new_n8000_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][14]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][6]_new_inv_ O=$abc$72829$new_n8001_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$abc$72829$new_n8005_ I1=$abc$72829$new_n8003_ I2=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I3=$abc$72829$new_n8013_ O=soc.cpu.alu_out[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101011101
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][31]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][15]_new_inv_ I3=$abc$72829$new_n7752_ O=$abc$72829$new_n8003_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][23]_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ I3=soc.cpu.reg_op2[3] O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$72829$new_n8011_ I1=$abc$72829$new_n8010_ I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][31]_new_inv_ I3=$abc$72829$new_n7934_ O=$abc$72829$new_n8005_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][7]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][15]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][11]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][15]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][13]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][15]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[14] I3=soc.cpu.reg_op1[15] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[15] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[15] O=$abc$72829$new_n8010_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31587[1]_new_inv_ I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[15]_new_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n8011_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.reg_op1[15] I1=soc.cpu.reg_op2[15] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31587[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72829$new_n6259_ I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][19]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][15]_new_inv_ O=$abc$72829$new_n8013_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72829$new_n8023_ I1=$abc$72829$new_n8022_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[16]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[16]_new_ O=soc.cpu.alu_out[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_ I1=$abc$72829$new_n8016_ I2=$abc$72829$new_n7752_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][8]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][16]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][0]_new_ O=$abc$72829$new_n8016_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110011111110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][12]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][16]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][14]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][16]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[15] I3=soc.cpu.reg_op1[16] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8021_ I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][16]_new_inv_ I3=soc.cpu.reg_op2[4] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ I3=soc.cpu.reg_op2[4] O=$abc$72829$new_n8021_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[16] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[16] O=$abc$72829$new_n8022_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31579[1]_new_inv_ I1=soc.cpu.reg_op1[16] I2=soc.cpu.reg_op2[16] I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n8023_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[16] I1=soc.cpu.reg_op2[16] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31579[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72829$new_n8026_ I1=$abc$72829$new_n8021_ I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][17]_new_inv_ I3=soc.cpu.reg_op2[4] O=soc.cpu.alu_out[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$abc$72829$new_n8027_ I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_ I2=$abc$72829$new_n8034_ I3=$abc$72829$new_n8030_ O=$abc$72829$new_n8026_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31571[1]_new_inv_ I1=$abc$72829$new_n8028_ I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[17]_new_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n8027_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[17] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[17] O=$abc$72829$new_n8028_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[17] I1=soc.cpu.reg_op2[17] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31571[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n6259_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][17]_new_inv_ O=$abc$72829$new_n8030_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][13]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][17]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][15]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][17]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[16] I3=soc.cpu.reg_op1[17] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][9]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][1]_new_ O=$abc$72829$new_n8034_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100111111011
.gate SB_LUT4 I0=$abc$72829$new_n6259_ I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][14]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][18]_new_inv_ O=$abc$72829$new_n8038_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][16]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][18]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[17] I3=soc.cpu.reg_op1[18] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31563[1]_new_inv_ I1=$abc$72829$new_n8043_ I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[18]_new_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n8042_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[18] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[18] O=$abc$72829$new_n8043_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[18] I1=soc.cpu.reg_op2[18] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31563[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72829$new_n8053_ I1=$abc$72829$new_n8052_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[19]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[19]_new_ O=soc.cpu.alu_out[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_ I1=$abc$72829$new_n8047_ I2=$abc$72829$new_n6259_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][19]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][3]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][11]_new_inv_ O=$abc$72829$new_n8047_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011111110011101
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][15]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][19]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][17]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][19]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[18] I3=soc.cpu.reg_op1[19] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8021_ I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][19]_new_inv_ I3=soc.cpu.reg_op2[4] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[19] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[19] O=$abc$72829$new_n8052_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31555[1]_new_inv_ I1=soc.cpu.reg_op1[19] I2=soc.cpu.reg_op2[19] I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n8053_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[19] I1=soc.cpu.reg_op2[19] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31555[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72829$new_n8056_ I1=$abc$72829$new_n8021_ I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][20]_new_inv_ I3=soc.cpu.reg_op2[4] O=soc.cpu.alu_out[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$abc$72829$new_n8059_ I1=$abc$72829$new_n8057_ I2=$abc$72829$new_n6259_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][20]_new_inv_ O=$abc$72829$new_n8056_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$abc$72829$new_n8058_ I1=soc.cpu.reg_op2[4] I2=soc.cpu.reg_op2[3] I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][4]_new_inv_ O=$abc$72829$new_n8057_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][12]_new_inv_ I3=soc.cpu.reg_op2[3] O=$abc$72829$new_n8058_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31547[1]_new_inv_ I1=$abc$72829$new_n8060_ I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[20]_new_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n8059_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[20] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[20] O=$abc$72829$new_n8060_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[20] I1=soc.cpu.reg_op2[20] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31547[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][16]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][20]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][18]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][20]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[19] I3=soc.cpu.reg_op1[20] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8072_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[21]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[21]_new_ O=soc.cpu.alu_out[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8021_ I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][21]_new_inv_ I3=soc.cpu.reg_op2[4] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72829$new_n8068_ I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][21]_new_inv_ I3=$abc$72829$new_n6259_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][5]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][13]_new_inv_ O=$abc$72829$new_n8068_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001101010111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][17]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][21]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][19]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][21]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[20] I3=soc.cpu.reg_op1[21] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31539[1]_new_inv_ I1=$abc$72829$new_n8073_ I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[21]_new_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n8072_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[21] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[21] O=$abc$72829$new_n8073_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[21] I1=soc.cpu.reg_op2[21] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31539[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8082_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[22]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[22]_new_ O=soc.cpu.alu_out[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_ I1=$abc$72829$new_n8077_ I2=$abc$72829$new_n6259_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][22]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][6]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][14]_new_inv_ O=$abc$72829$new_n8077_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111101111011001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][18]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][22]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][20]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][22]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[21] I3=soc.cpu.reg_op1[22] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8021_ I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][22]_new_inv_ I3=soc.cpu.reg_op2[4] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31531[1]_new_inv_ I1=$abc$72829$new_n8083_ I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[22]_new_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n8082_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[22] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[22] O=$abc$72829$new_n8083_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[22] I1=soc.cpu.reg_op2[22] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31531[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8092_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[23]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[23]_new_ O=soc.cpu.alu_out[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_ I1=$abc$72829$new_n8087_ I2=$abc$72829$new_n7752_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][15]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][7]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][23]_new_inv_ O=$abc$72829$new_n8087_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][19]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][23]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][21]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][23]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[22] I3=soc.cpu.reg_op1[23] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8021_ I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][23]_new_inv_ I3=soc.cpu.reg_op2[4] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31523[1]_new_inv_ I1=$abc$72829$new_n8093_ I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[23]_new_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n8092_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[23] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[23] O=$abc$72829$new_n8093_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[23] I1=soc.cpu.reg_op2[23] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31523[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n8096_ I3=$abc$72829$new_n8105_ O=soc.cpu.alu_out[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$72829$new_n8097_ I1=$abc$72829$new_n8021_ I2=soc.cpu.reg_op2[4] I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][24]_new_ O=$abc$72829$new_n8096_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31515[1]_new_inv_ I1=$abc$72829$new_n8099_ I2=$abc$72829$new_n8101_ I3=$abc$72829$new_n8098_ O=$abc$72829$new_n8097_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[24] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[24] O=$abc$72829$new_n8098_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72829$new_n8100_ I1=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][16]_new_inv_ I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[24]_new_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n8099_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n7752_ I3=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_ O=$abc$72829$new_n8100_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$new_n7780_ I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][20]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][24]_new_inv_ O=$abc$72829$new_n8101_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][22]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][24]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[23] I3=soc.cpu.reg_op1[24] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.reg_op1[24] I1=soc.cpu.reg_op2[24] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31515[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72829$new_n8106_ I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][8]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][0]_new_ O=$abc$72829$new_n8105_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[4] I3=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_ O=$abc$72829$new_n8106_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$new_n8108_ I1=$abc$72829$new_n8021_ I2=soc.cpu.reg_op2[4] I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][25]_new_ O=soc.cpu.alu_out[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=$abc$72829$new_n8115_ I1=$abc$72829$new_n8114_ I2=$abc$72829$new_n8110_ I3=$abc$72829$new_n8109_ O=$abc$72829$new_n8108_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72829$new_n8106_ I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][9]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][1]_new_ O=$abc$72829$new_n8109_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=$abc$72829$new_n7934_ I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][17]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][25]_new_ O=$abc$72829$new_n8110_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][21]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][25]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][23]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][25]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[24] I3=soc.cpu.reg_op1[25] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[25] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[25] O=$abc$72829$new_n8114_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31507[1]_new_inv_ I1=soc.cpu.reg_op1[25] I2=soc.cpu.reg_op2[25] I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n8115_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[25] I1=soc.cpu.reg_op2[25] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31507[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8118_ I2=$abc$72829$new_n8021_ I3=$abc$72829$new_n8127_ O=soc.cpu.alu_out[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$new_n8119_ I1=$abc$72829$new_n8124_ I2=$abc$72829$new_n8123_ I3=$abc$72829$new_n8122_ O=$abc$72829$new_n8118_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31499[1]_new_inv_ I1=$abc$72829$new_n8120_ I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[26]_new_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n8119_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[26] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[26] O=$abc$72829$new_n8120_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[26] I1=soc.cpu.reg_op2[26] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31499[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72829$new_n8106_ I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][2]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][10]_new_inv_ O=$abc$72829$new_n8122_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=$abc$72829$new_n8100_ I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][14]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][18]_new_inv_ O=$abc$72829$new_n8123_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72829$new_n7780_ I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][22]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][26]_new_inv_ O=$abc$72829$new_n8124_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][24]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][26]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[25] I3=soc.cpu.reg_op1[26] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][18]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ O=$abc$72829$new_n8127_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8129_ I2=$abc$72829$new_n8137_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[27]_new_ O=soc.cpu.alu_out[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$abc$72829$new_n8130_ I1=$abc$72829$new_n8133_ I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][19]_new_inv_ I3=$abc$72829$new_n8100_ O=$abc$72829$new_n8129_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31491[1]_new_inv_ I1=$abc$72829$new_n8131_ I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[27]_new_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n8130_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[27] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[27] O=$abc$72829$new_n8131_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[27] I1=soc.cpu.reg_op2[27] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31491[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72829$new_n7780_ I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][23]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][27]_new_inv_ O=$abc$72829$new_n8133_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][25]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][27]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[26] I3=soc.cpu.reg_op1[27] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8021_ I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][27]_new_ I3=soc.cpu.reg_op2[4] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$abc$72829$new_n8106_ I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][3]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][11]_new_inv_ O=$abc$72829$new_n8137_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=$abc$72829$new_n6258_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[27] I3=soc.cpu.reg_op1[28] O=$abc$72829$new_n8143_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][20]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ O=$abc$72829$new_n8144_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=$abc$72829$new_n8106_ I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][4]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][12]_new_inv_ O=$abc$72829$new_n8145_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[28] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[28] O=$abc$72829$new_n8146_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31483[1]_new_inv_ I1=soc.cpu.reg_op1[28] I2=soc.cpu.reg_op2[28] I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n8147_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[28] I1=soc.cpu.reg_op2[28] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31483[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72829$new_n8150_ I1=$abc$72829$new_n8021_ I2=soc.cpu.reg_op2[4] I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][29]_new_ O=soc.cpu.alu_out[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=$abc$72829$new_n8151_ I1=$abc$72829$new_n8155_ I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][29]_new_inv_ I3=$abc$72829$new_n8106_ O=$abc$72829$new_n8150_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$abc$72829$new_n8153_ I1=$abc$72829$new_n8152_ I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][21]_new_inv_ I3=$abc$72829$new_n8100_ O=$abc$72829$new_n8151_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[29] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[29] O=$abc$72829$new_n8152_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31475[1]_new_inv_ I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[29]_new_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n8153_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.reg_op1[29] I1=soc.cpu.reg_op2[29] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31475[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72829$new_n7780_ I1=$abc$72829$new_n8156_ I2=soc.cpu.reg_op2[2] I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][25]_new_inv_ O=$abc$72829$new_n8155_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=soc.cpu.reg_op2[1] I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][27]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][29]_new_inv_ O=$abc$72829$new_n8156_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[28] I3=soc.cpu.reg_op1[29] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8167_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31467[0]_new_inv_ I3=$abc$72829$new_n8166_ O=soc.cpu.alu_out[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=$abc$72829$new_n8160_ I1=$abc$72829$new_n8162_ I2=$abc$72829$new_n8161_ I3=$abc$72829$new_n8021_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31467[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000010001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n8106_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][30]_new_inv_ O=$abc$72829$new_n8160_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][22]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ O=$abc$72829$new_n8161_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=$abc$72829$new_n7934_ I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][22]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][30]_new_inv_ O=$abc$72829$new_n8162_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$72829$new_n8164_ I1=$abc$72829$new_n8165_ I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][26]_new_inv_ I3=soc.cpu.reg_op2[2] O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000010001
.gate SB_LUT4 I0=$abc$72829$new_n7741_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[27] I3=soc.cpu.reg_op1[28] O=$abc$72829$new_n8164_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72829$new_n6258_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[29] I3=soc.cpu.reg_op1[30] O=$abc$72829$new_n8165_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[30] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[30] O=$abc$72829$new_n8166_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31467[1]_new_inv_ I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[30]_new_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n8167_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.reg_op1[30] I1=soc.cpu.reg_op2[30] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31467[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72829$new_n8173_ I1=$abc$72829$new_n8172_ I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][31]_new_ I3=$abc$72829$new_n8021_ O=$abc$72829$new_n8171_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[31] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[31] O=$abc$72829$new_n8172_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31459[1]_new_inv_ I2=$abc$72829$auto$alumacc.cc:490:replace_alu$7678[31]_new_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_ O=$abc$72829$new_n8173_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.reg_op1[31] I1=soc.cpu.reg_op2[31] I2=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31459[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$72829$new_n6258_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[30] I3=soc.cpu.reg_op1[31] O=$abc$72829$new_n8178_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32071_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[0]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=soc.cpu.reg_pc[0] O=soc.cpu.cpuregs.wdata[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[0] I3=soc.cpu.reg_out[0] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_store I3=soc.cpu.latched_branch O=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y I3=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[0]_new_ I1=soc.cpu.irq_state[0] I2=soc.cpu.latched_compr I3=soc.cpu.reg_next_pc[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32071_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending[0] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[0] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n8187_ I3=$abc$72829$new_n8186_ O=soc.cpu.cpuregs.wdata[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[1] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[1] O=$abc$72829$new_n8186_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[1]_new_ I2=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I3=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8591[0]_new_inv_ O=$abc$72829$new_n8187_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32063_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[2]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[2] O=soc.cpu.cpuregs.wdata[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[2] I3=soc.cpu.reg_out[2] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[2]_new_ I2=soc.cpu.reg_next_pc[2] I3=soc.cpu.irq_state[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32063_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32059_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[3]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[3] O=soc.cpu.cpuregs.wdata[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[3] I3=soc.cpu.reg_out[3] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[3]_new_ I2=soc.cpu.reg_next_pc[3] I3=soc.cpu.irq_state[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32059_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n8196_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32055_new_inv_ O=soc.cpu.cpuregs.wdata[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[4]_new_ I2=soc.cpu.reg_next_pc[4] I3=soc.cpu.irq_state[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32055_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8591[3]_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[4] I3=$abc$72829$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y O=$abc$72829$new_n8196_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32051_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[5]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[5] O=soc.cpu.cpuregs.wdata[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[5] I3=soc.cpu.reg_out[5] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[5]_new_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[5] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32051_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending[5] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[5] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32047_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[6]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[6] O=soc.cpu.cpuregs.wdata[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[6]_new_ I2=soc.cpu.reg_next_pc[6] I3=soc.cpu.irq_state[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32047_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[6] I3=soc.cpu.reg_out[6] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32043_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[7]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[7] O=soc.cpu.cpuregs.wdata[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[7] I3=soc.cpu.reg_out[7] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[7]_new_ I2=soc.cpu.reg_next_pc[7] I3=soc.cpu.irq_state[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32043_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32039_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[8]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[8] O=soc.cpu.cpuregs.wdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[8] I3=soc.cpu.reg_out[8] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[8]_new_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[8] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32039_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending[8] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[8] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32035_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[9]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[9] O=soc.cpu.cpuregs.wdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[9] I3=soc.cpu.reg_out[9] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[9]_new_ I2=soc.cpu.reg_next_pc[9] I3=soc.cpu.irq_state[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32035_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32031_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[10]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[10] O=soc.cpu.cpuregs.wdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[10] I3=soc.cpu.reg_out[10] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[10]_new_ I2=soc.cpu.reg_next_pc[10] I3=soc.cpu.irq_state[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32031_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32027_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[11]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[11] O=soc.cpu.cpuregs.wdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[11] I3=soc.cpu.reg_out[11] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[11]_new_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[11] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32027_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending[11] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[11] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32023_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[12]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[12] O=soc.cpu.cpuregs.wdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[12] I3=soc.cpu.reg_out[12] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[12]_new_ I2=soc.cpu.reg_next_pc[12] I3=soc.cpu.irq_state[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32023_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32019_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[13]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[13] O=soc.cpu.cpuregs.wdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[13] I3=soc.cpu.reg_out[13] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[13]_new_ I2=soc.cpu.reg_next_pc[13] I3=soc.cpu.irq_state[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32019_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32015_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[14]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[14] O=soc.cpu.cpuregs.wdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[14]_new_ I2=soc.cpu.reg_next_pc[14] I3=soc.cpu.irq_state[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32015_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[14] I3=soc.cpu.reg_out[14] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32011_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[15]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[15] O=soc.cpu.cpuregs.wdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[15] I3=soc.cpu.reg_out[15] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[15]_new_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[15] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32011_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending[15] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[15] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n8236_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32007_new_inv_ O=soc.cpu.cpuregs.wdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[16]_new_ I2=soc.cpu.reg_next_pc[16] I3=soc.cpu.irq_state[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32007_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8591[15]_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[16] I3=$abc$72829$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y O=$abc$72829$new_n8236_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32003_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[17]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[17] O=soc.cpu.cpuregs.wdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[17] I3=soc.cpu.reg_out[17] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[17]_new_ I2=soc.cpu.reg_next_pc[17] I3=soc.cpu.irq_state[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32003_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n8242_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31999_new_inv_ O=soc.cpu.cpuregs.wdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[18]_new_ I2=soc.cpu.reg_next_pc[18] I3=soc.cpu.irq_state[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31999_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8591[17]_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[18] I3=$abc$72829$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y O=$abc$72829$new_n8242_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31995_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[19]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[19] O=soc.cpu.cpuregs.wdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[19] I3=soc.cpu.reg_out[19] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[19]_new_ I2=soc.cpu.reg_next_pc[19] I3=soc.cpu.irq_state[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31995_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31991_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[20]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[20] O=soc.cpu.cpuregs.wdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[20] I3=soc.cpu.reg_out[20] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[20]_new_ I2=soc.cpu.reg_next_pc[20] I3=soc.cpu.irq_state[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31991_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31987_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[21]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[21] O=soc.cpu.cpuregs.wdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[21] I3=soc.cpu.reg_out[21] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[21]_new_ I2=soc.cpu.reg_next_pc[21] I3=soc.cpu.irq_state[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31987_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n8255_ I3=$abc$72829$new_n8253_ O=soc.cpu.cpuregs.wdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[22]_new_ I1=soc.cpu.irq_pending[22] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[22] O=$abc$72829$new_n8253_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[22] I3=soc.cpu.reg_out[22] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[22] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[22] O=$abc$72829$new_n8255_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31979_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[23]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[23] O=soc.cpu.cpuregs.wdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[23] I3=soc.cpu.reg_out[23] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[23]_new_ I2=soc.cpu.reg_next_pc[23] I3=soc.cpu.irq_state[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31979_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18244_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[24] I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ O=soc.cpu.cpuregs.wdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[24]_new_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[24]_new_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[24] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18244_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[24] I3=soc.cpu.reg_out[24] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending[24] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[24] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31971_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[25]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[25] O=soc.cpu.cpuregs.wdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[25] I3=soc.cpu.reg_out[25] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[25]_new_ I2=soc.cpu.reg_next_pc[25] I3=soc.cpu.irq_state[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31971_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31967_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[26]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[26] O=soc.cpu.cpuregs.wdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[26] I3=soc.cpu.reg_out[26] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[26]_new_ I2=soc.cpu.reg_next_pc[26] I3=soc.cpu.irq_state[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31967_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31963_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[27]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[27] O=soc.cpu.cpuregs.wdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[27] I3=soc.cpu.reg_out[27] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[27]_new_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[27] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31963_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending[27] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[27] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31959_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[28]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[28] O=soc.cpu.cpuregs.wdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[28] I3=soc.cpu.reg_out[28] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[28]_new_ I2=soc.cpu.reg_next_pc[28] I3=soc.cpu.irq_state[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31959_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31955_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[29]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[29] O=soc.cpu.cpuregs.wdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[29]_new_ I2=soc.cpu.reg_next_pc[29] I3=soc.cpu.irq_state[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31955_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[29] I3=soc.cpu.reg_out[29] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31951_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[30]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[30] O=soc.cpu.cpuregs.wdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[30]_new_ I2=soc.cpu.reg_next_pc[30] I3=soc.cpu.irq_state[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31951_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[30] I3=soc.cpu.reg_out[30] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31947_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[31]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[31] O=soc.cpu.cpuregs.wdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[31] I3=soc.cpu.reg_out[31] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[31]_new_ I2=soc.cpu.reg_next_pc[31] I3=soc.cpu.irq_state[0] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$31947_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15984_Y_new_inv_ I3=$abc$72829$new_n8286_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[0] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[0] O=$abc$72829$new_n8286_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_ I1=$abc$72829$new_n8288_ I2=soc.cpu.decoded_rs2[1] I3=soc.cpu.decoded_rs2[0] O=$abc$72829$new_n8287_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[5] I1=soc.cpu.decoded_rs2[4] I2=soc.cpu.decoded_rs2[3] I3=soc.cpu.decoded_rs2[2] O=$abc$72829$new_n8288_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.decoded_imm[0] I1=$abc$72829$new_n8290_ I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.decoded_rs2[0] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15984_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi O=$abc$72829$new_n8290_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15985_Y_new_inv_ I3=$abc$72829$new_n8292_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[1] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[1] O=$abc$72829$new_n8292_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm[1] I1=$abc$72829$new_n8290_ I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.decoded_rs2[1] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15985_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15986_Y_new_inv_ I3=$abc$72829$new_n8295_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[2] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[2] O=$abc$72829$new_n8295_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm[2] I1=$abc$72829$new_n8290_ I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.decoded_rs2[2] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15986_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15987_Y_new_inv_ I3=$abc$72829$new_n8298_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[3] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[3] O=$abc$72829$new_n8298_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm[3] I1=$abc$72829$new_n8290_ I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.decoded_rs2[3] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15987_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15988_Y_new_inv_ I3=$abc$72829$new_n8301_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[4] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[4] O=$abc$72829$new_n8301_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm[4] I1=$abc$72829$new_n8290_ I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.decoded_rs2[4] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15988_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15989_Y_new_inv_ I3=$abc$72829$new_n8304_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[5] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[5] O=$abc$72829$new_n8304_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm[5] I1=$abc$72829$new_n8290_ I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.decoded_rs2[5] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15989_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8307_ I2=soc.cpu.decoded_imm[6] I3=$abc$72829$new_n8290_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[6] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[6] O=$abc$72829$new_n8307_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8309_ I2=soc.cpu.decoded_imm[7] I3=$abc$72829$new_n8290_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[7] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[7] O=$abc$72829$new_n8309_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8311_ I2=soc.cpu.decoded_imm[8] I3=$abc$72829$new_n8290_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[8] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[8] O=$abc$72829$new_n8311_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8313_ I2=soc.cpu.decoded_imm[9] I3=$abc$72829$new_n8290_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[9] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[9] O=$abc$72829$new_n8313_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8315_ I2=soc.cpu.decoded_imm[10] I3=$abc$72829$new_n8290_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[10] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[10] O=$abc$72829$new_n8315_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8317_ I2=soc.cpu.decoded_imm[11] I3=$abc$72829$new_n8290_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[11] I3=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[11] O=$abc$72829$new_n8317_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8319_ I2=soc.cpu.decoded_imm[12] I3=$abc$72829$new_n8290_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[12] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[12] O=$abc$72829$new_n8319_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8321_ I2=soc.cpu.decoded_imm[13] I3=$abc$72829$new_n8290_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[13] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[13] O=$abc$72829$new_n8321_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8323_ I2=soc.cpu.decoded_imm[14] I3=$abc$72829$new_n8290_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[14] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[14] O=$abc$72829$new_n8323_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8325_ I2=soc.cpu.decoded_imm[15] I3=$abc$72829$new_n8290_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[15] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[15] O=$abc$72829$new_n8325_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8327_ I2=soc.cpu.decoded_imm[16] I3=$abc$72829$new_n8290_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[0] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[0] O=$abc$72829$new_n8327_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8329_ I2=soc.cpu.decoded_imm[17] I3=$abc$72829$new_n8290_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[1] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[1] O=$abc$72829$new_n8329_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8331_ I2=soc.cpu.decoded_imm[18] I3=$abc$72829$new_n8290_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[2] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[2] O=$abc$72829$new_n8331_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8333_ I2=soc.cpu.decoded_imm[19] I3=$abc$72829$new_n8290_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[3] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[3] O=$abc$72829$new_n8333_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8335_ I2=soc.cpu.decoded_imm[20] I3=$abc$72829$new_n8290_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[4] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[4] O=$abc$72829$new_n8335_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8337_ I2=soc.cpu.decoded_imm[21] I3=$abc$72829$new_n8290_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[5] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[5] O=$abc$72829$new_n8337_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8339_ I2=soc.cpu.decoded_imm[22] I3=$abc$72829$new_n8290_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[6] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[6] O=$abc$72829$new_n8339_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8341_ I2=soc.cpu.decoded_imm[23] I3=$abc$72829$new_n8290_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[7] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[7] O=$abc$72829$new_n8341_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8343_ I2=soc.cpu.decoded_imm[24] I3=$abc$72829$new_n8290_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[8] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[8] O=$abc$72829$new_n8343_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8345_ I2=soc.cpu.decoded_imm[25] I3=$abc$72829$new_n8290_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[9] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[9] O=$abc$72829$new_n8345_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8347_ I2=soc.cpu.decoded_imm[26] I3=$abc$72829$new_n8290_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[10] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[10] O=$abc$72829$new_n8347_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8349_ I2=soc.cpu.decoded_imm[27] I3=$abc$72829$new_n8290_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[11] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[11] O=$abc$72829$new_n8349_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8351_ I2=soc.cpu.decoded_imm[28] I3=$abc$72829$new_n8290_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[12] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[12] O=$abc$72829$new_n8351_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8353_ I2=soc.cpu.decoded_imm[29] I3=$abc$72829$new_n8290_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[13] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[13] O=$abc$72829$new_n8353_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8355_ I2=soc.cpu.decoded_imm[30] I3=$abc$72829$new_n8290_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[14] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[14] O=$abc$72829$new_n8355_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8357_ I2=soc.cpu.decoded_imm[31] I3=$abc$72829$new_n8290_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$72829$new_n8287_ I1=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] I2=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[15] I3=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[15] O=$abc$72829$new_n8357_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[1] I1=soc.cpu.mem_wordsize[1] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op1[0] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15965_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000101000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8373_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16915_Y[0]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$72829$new_n8365_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33229[0]_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[0]_new_ I2=$abc$72829$new_n8368_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33229[1]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16915_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpuregs_rs1[0] I2=soc.cpu.instr_setq I3=soc.cpu.instr_getq O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33229[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[0] I3=soc.cpu.pcpi_mul.pcpi_rd[0] O=$abc$72829$new_n8368_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18220_Y_new_inv_ I3=soc.cpu.count_cycle[0] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8371_ I2=soc.cpu.instr_rdinstrh I3=soc.cpu.count_instr[32] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18220_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_cycle[32] I1=soc.cpu.instr_rdcycleh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[0] O=$abc$72829$new_n8371_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[0] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[0] I3=soc.cpu.instr_maskirq O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33229[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[0] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[0] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8373_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72829$new_n8380_ I3=$abc$72829$new_n8385_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[1]_new_ I1=$abc$72829$new_n8381_ I2=soc.cpu.instr_maskirq I3=soc.cpu.irq_mask[1] O=$abc$72829$new_n8380_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[1] I3=soc.cpu.pcpi_mul.pcpi_rd[1] O=$abc$72829$new_n8381_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18221_Y_new_inv_ I3=soc.cpu.count_cycle[1] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8384_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[1] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18221_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_cycle[33] I1=soc.cpu.instr_rdcycleh I2=soc.cpu.count_instr[33] I3=soc.cpu.instr_rdinstrh O=$abc$72829$new_n8384_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[1] I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ I2=soc.cpu.timer[1] I3=soc.cpu.instr_timer O=$abc$72829$new_n8385_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.irq_pending[1] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[1] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8386_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8393_ I2=soc.cpu.cpu_state[3] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[2] O=$abc$72829$new_n8392_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[2]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=soc.cpu.irq_pending[2] O=$abc$72829$new_n8393_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16923_Y_new_inv_ I3=$abc$72829$new_n8400_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72829$new_n8396_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[2]_new_ I2=soc.cpu.instr_maskirq I3=soc.cpu.irq_mask[2] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16923_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[2] I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ I2=soc.cpu.timer[2] I3=soc.cpu.instr_timer O=$abc$72829$new_n8396_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18222_Y_new_inv_ I3=soc.cpu.count_cycle[2] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8399_ I2=soc.cpu.instr_rdinstrh I3=soc.cpu.count_instr[34] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18222_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_cycle[34] I1=soc.cpu.instr_rdcycleh I2=soc.cpu.count_instr[2] I3=soc.cpu.instr_rdinstr O=$abc$72829$new_n8399_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[2] I3=soc.cpu.pcpi_mul.pcpi_rd[2] O=$abc$72829$new_n8400_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$soc.cpu.mem_la_wstrb[0]_new_inv_ I3=$abc$72829$soc.cpu.mem_rdata[3]_new_inv_ O=$abc$72829$new_n8405_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8407_ I2=soc.cpu.cpu_state[3] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[3] O=$abc$72829$new_n8406_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[3]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=soc.cpu.irq_pending[3] O=$abc$72829$new_n8407_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16924_Y_new_inv_ I3=$abc$72829$new_n8414_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72829$new_n8410_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[3]_new_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[3] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16924_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[3] I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ I2=soc.cpu.irq_mask[3] I3=soc.cpu.instr_maskirq O=$abc$72829$new_n8410_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18223_Y_new_inv_ I3=soc.cpu.count_cycle[3] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32921_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[35] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18223_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[35] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[3] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32921_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[3] I3=soc.cpu.pcpi_mul.pcpi_rd[3] O=$abc$72829$new_n8414_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8427_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[4]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[4]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$new_n8419_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_ I3=$abc$72829$new_n8417_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op1[1] I2=$abc$72829$soc.cpu.mem_rdata[12]_new_inv_ I3=soc.cpu.mem_rdata[28] O=$abc$72829$new_n8417_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111010111111101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n5076_ I3=$abc$72829$new_n5065_ O=$abc$72829$soc.cpu.mem_rdata[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15965_Y_new_ I1=soc.cpu.mem_rdata[20] I2=$abc$72829$soc.cpu.mem_rdata[4]_new_inv_ I3=$abc$72829$soc.cpu.mem_la_wstrb[0]_new_inv_ O=$abc$72829$new_n8419_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$72829$new_n8422_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33257[0]_new_inv_ I3=$abc$72829$new_n8421_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[4] I3=soc.cpu.pcpi_mul.pcpi_rd[4] O=$abc$72829$new_n8421_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[4]_new_ I2=soc.cpu.cpuregs_rs1[4] I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ O=$abc$72829$new_n8422_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18224_Y_new_inv_ I3=soc.cpu.count_cycle[4] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8425_ I2=soc.cpu.instr_rdinstrh I3=soc.cpu.count_instr[36] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18224_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_cycle[36] I1=soc.cpu.instr_rdcycleh I2=soc.cpu.count_instr[4] I3=soc.cpu.instr_rdinstr O=$abc$72829$new_n8425_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[4] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[4] I3=soc.cpu.instr_maskirq O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33257[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[4] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[4] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8427_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$new_n8441_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[5]_new_ I2=$abc$72829$soc.cpu.mem_rdata_word[5]_new_inv_ I3=soc.cpu.cpu_state[5] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8430_ I2=soc.cpu.mem_rdata[21] I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15965_Y_new_ O=$abc$72829$soc.cpu.mem_rdata_word[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8433_ I2=$abc$72829$new_n8431_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_ O=$abc$72829$new_n8430_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op1[1] I2=$abc$72829$soc.cpu.mem_rdata[13]_new_inv_ I3=soc.cpu.mem_rdata[29] O=$abc$72829$new_n8431_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111010111111101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n5215_ I3=$abc$72829$new_n5212_ O=$abc$72829$soc.cpu.mem_rdata[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$soc.cpu.mem_la_wstrb[0]_new_inv_ I3=$abc$72829$soc.cpu.mem_rdata[5]_new_inv_ O=$abc$72829$new_n8433_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$72829$new_n8435_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33264[0]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[5]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8436_ I2=soc.cpu.cpuregs_rs1[5] I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ O=$abc$72829$new_n8435_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[5] I3=soc.cpu.pcpi_mul.pcpi_rd[5] O=$abc$72829$new_n8436_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18225_Y_new_inv_ I3=soc.cpu.count_cycle[5] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8439_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[5] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18225_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_cycle[37] I1=soc.cpu.instr_rdcycleh I2=soc.cpu.count_instr[37] I3=soc.cpu.instr_rdinstrh O=$abc$72829$new_n8439_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[5] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[5] I3=soc.cpu.instr_maskirq O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33264[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[5] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[5] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8441_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8454_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[6]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[6]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$new_n8446_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_ I3=$abc$72829$new_n8444_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op1[1] I2=$abc$72829$soc.cpu.mem_rdata[14]_new_inv_ I3=soc.cpu.mem_rdata[30] O=$abc$72829$new_n8444_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111010111111101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n5182_ I3=$abc$72829$new_n5179_ O=$abc$72829$soc.cpu.mem_rdata[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72829$soc.cpu.mem_la_wstrb[0]_new_inv_ I1=$abc$72829$soc.cpu.mem_rdata[6]_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15965_Y_new_ I3=soc.cpu.mem_rdata[22] O=$abc$72829$new_n8446_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$72829$new_n8448_ I2=soc.cpu.cpuregs_rs1[6] I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33271[0]_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[6]_new_ I3=$abc$72829$new_n8449_ O=$abc$72829$new_n8448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[6] I3=soc.cpu.pcpi_mul.pcpi_rd[6] O=$abc$72829$new_n8449_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18226_Y_new_inv_ I3=soc.cpu.count_cycle[6] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32909_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[38] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18226_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[38] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[6] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32909_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[6] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[6] I3=soc.cpu.instr_maskirq O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33271[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[6] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[6] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8454_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8459_ I2=soc.cpu.cpu_state[5] I3=$abc$72829$soc.cpu.mem_rdata_word[7]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$new_n8457_ I1=$abc$72829$soc.cpu.mem_la_wstrb[0]_new_inv_ I2=$abc$72829$new_n5278_ I3=$abc$72829$new_n5274_ O=$abc$72829$soc.cpu.mem_rdata_word[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15965_Y_new_ I1=soc.cpu.mem_rdata[23] I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_ I3=$abc$72829$new_n8458_ O=$abc$72829$new_n8457_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op1[1] I2=$abc$72829$soc.cpu.mem_rdata[15]_new_inv_ I3=soc.cpu.mem_rdata[31] O=$abc$72829$new_n8458_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111010111111101
.gate SB_LUT4 I0=$abc$72829$new_n8466_ I1=soc.cpu.cpu_state[2] I2=$abc$72829$new_n8460_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[7]_new_ O=$abc$72829$new_n8459_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$72829$new_n8462_ I1=$abc$72829$new_n8461_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[7] O=$abc$72829$new_n8460_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[7] I3=soc.cpu.pcpi_mul.pcpi_rd[7] O=$abc$72829$new_n8461_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[7] I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ I2=soc.cpu.irq_mask[7] I3=soc.cpu.instr_maskirq O=$abc$72829$new_n8462_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18227_Y_new_inv_ I3=soc.cpu.count_cycle[7] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32905_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[39] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18227_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[39] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[7] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32905_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[7] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[7] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8466_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$new_n8472_ I1=soc.cpu.cpu_state[5] I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15895_Y[23]_new_ I3=$abc$72829$new_n8469_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_is_lb I3=$abc$72829$soc.cpu.mem_rdata_word[7]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15895_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$new_n8471_ I1=$abc$72829$new_n8470_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$15962_Y[3]_new_ I3=soc.cpu.mem_rdata[24] O=$abc$72829$new_n8469_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n6787_ I3=$abc$72829$soc.cpu.mem_rdata[8]_new_inv_ O=$abc$72829$new_n8470_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_is_lb I3=soc.cpu.latched_is_lh O=$abc$72829$new_n8471_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$new_n8479_ I1=soc.cpu.cpu_state[2] I2=$abc$72829$new_n8473_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[8]_new_ O=$abc$72829$new_n8472_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$72829$new_n8475_ I1=$abc$72829$new_n8474_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[8] O=$abc$72829$new_n8473_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[8] I3=soc.cpu.pcpi_mul.pcpi_rd[8] O=$abc$72829$new_n8474_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[8] I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ I2=soc.cpu.irq_mask[8] I3=soc.cpu.instr_maskirq O=$abc$72829$new_n8475_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18228_Y_new_inv_ I3=soc.cpu.count_cycle[8] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32901_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[40] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18228_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[40] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[8] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32901_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[8] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[8] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8479_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$new_n8483_ I1=soc.cpu.cpu_state[5] I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15895_Y[23]_new_ I3=$abc$72829$new_n8481_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=$abc$72829$new_n8471_ I1=$abc$72829$new_n8482_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$15962_Y[3]_new_ I3=soc.cpu.mem_rdata[25] O=$abc$72829$new_n8481_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n6787_ I3=$abc$72829$soc.cpu.mem_rdata[9]_new_inv_ O=$abc$72829$new_n8482_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$new_n8490_ I1=soc.cpu.cpu_state[2] I2=$abc$72829$new_n8484_ I3=$abc$72829$new_n8489_ O=$abc$72829$new_n8483_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[9]_new_ I1=$abc$72829$new_n8485_ I2=soc.cpu.instr_maskirq I3=soc.cpu.irq_mask[9] O=$abc$72829$new_n8484_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[9] I3=soc.cpu.pcpi_mul.pcpi_rd[9] O=$abc$72829$new_n8485_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18229_Y_new_inv_ I3=soc.cpu.count_cycle[9] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8488_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[9] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18229_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_cycle[41] I1=soc.cpu.instr_rdcycleh I2=soc.cpu.count_instr[41] I3=soc.cpu.instr_rdinstrh O=$abc$72829$new_n8488_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[9] I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ I2=soc.cpu.timer[9] I3=soc.cpu.instr_timer O=$abc$72829$new_n8489_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.irq_pending[9] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[9] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8490_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$72829$new_n8497_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33299[0]_new_inv_ I3=$abc$72829$new_n8496_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[10] I3=soc.cpu.pcpi_mul.pcpi_rd[10] O=$abc$72829$new_n8496_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[10]_new_ I2=soc.cpu.cpuregs_rs1[10] I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ O=$abc$72829$new_n8497_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18230_Y_new_inv_ I3=soc.cpu.count_cycle[10] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8500_ I2=soc.cpu.instr_rdinstrh I3=soc.cpu.count_instr[42] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18230_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_cycle[42] I1=soc.cpu.instr_rdcycleh I2=soc.cpu.count_instr[10] I3=soc.cpu.instr_rdinstr O=$abc$72829$new_n8500_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[10] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[10] I3=soc.cpu.instr_maskirq O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33299[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[10] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[10] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8502_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[11]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=soc.cpu.irq_pending[11] O=$abc$72829$new_n8507_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72829$new_n8509_ I3=$abc$72829$new_n8514_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[11]_new_ I1=$abc$72829$new_n8510_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[11] O=$abc$72829$new_n8509_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[11] I3=soc.cpu.pcpi_mul.pcpi_rd[11] O=$abc$72829$new_n8510_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18231_Y_new_inv_ I3=soc.cpu.count_cycle[11] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32889_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[43] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18231_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[43] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[11] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32889_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[11] I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ I2=soc.cpu.irq_mask[11] I3=soc.cpu.instr_maskirq O=$abc$72829$new_n8514_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8525_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[12]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[12]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15895_Y[23]_new_ I2=$abc$72829$new_n8471_ I3=$abc$72829$soc.cpu.mem_rdata_word[12]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$15962_Y[3]_new_ I1=soc.cpu.mem_rdata[28] I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_ I3=$abc$72829$soc.cpu.mem_rdata[12]_new_inv_ O=$abc$72829$soc.cpu.mem_rdata_word[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72829$new_n8519_ I3=$abc$72829$new_n8524_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[12]_new_ I1=$abc$72829$new_n8520_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[12] O=$abc$72829$new_n8519_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[12] I3=soc.cpu.pcpi_mul.pcpi_rd[12] O=$abc$72829$new_n8520_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18232_Y_new_inv_ I3=soc.cpu.count_cycle[12] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8523_ I2=soc.cpu.instr_rdinstrh I3=soc.cpu.count_instr[44] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18232_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_cycle[44] I1=soc.cpu.instr_rdcycleh I2=soc.cpu.count_instr[12] I3=soc.cpu.instr_rdinstr O=$abc$72829$new_n8523_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[12] I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ I2=soc.cpu.irq_mask[12] I3=soc.cpu.instr_maskirq O=$abc$72829$new_n8524_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.irq_pending[12] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[12] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8525_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$new_n8529_ I1=soc.cpu.cpu_state[5] I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15895_Y[23]_new_ I3=$abc$72829$new_n8527_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n8471_ I3=$abc$72829$soc.cpu.mem_rdata_word[13]_new_inv_ O=$abc$72829$new_n8527_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$15962_Y[3]_new_ I1=soc.cpu.mem_rdata[29] I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_ I3=$abc$72829$soc.cpu.mem_rdata[13]_new_inv_ O=$abc$72829$soc.cpu.mem_rdata_word[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_LUT4 I0=$abc$72829$new_n8536_ I1=soc.cpu.cpu_state[2] I2=$abc$72829$new_n8530_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[13]_new_ O=$abc$72829$new_n8529_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$72829$new_n8532_ I1=$abc$72829$new_n8531_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[13] O=$abc$72829$new_n8530_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[13] I3=soc.cpu.pcpi_mul.pcpi_rd[13] O=$abc$72829$new_n8531_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[13] I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ I2=soc.cpu.irq_mask[13] I3=soc.cpu.instr_maskirq O=$abc$72829$new_n8532_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18233_Y_new_inv_ I3=soc.cpu.count_cycle[13] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32881_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[45] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18233_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[45] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[13] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32881_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[13] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[13] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8536_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8547_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[14]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[14]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15895_Y[23]_new_ I2=$abc$72829$new_n8471_ I3=$abc$72829$soc.cpu.mem_rdata_word[14]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$15962_Y[3]_new_ I1=soc.cpu.mem_rdata[30] I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_ I3=$abc$72829$soc.cpu.mem_rdata[14]_new_inv_ O=$abc$72829$soc.cpu.mem_rdata_word[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72829$new_n8541_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[14]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72829$new_n8543_ I1=$abc$72829$new_n8542_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[14] O=$abc$72829$new_n8541_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[14] I3=soc.cpu.pcpi_mul.pcpi_rd[14] O=$abc$72829$new_n8542_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[14] I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ I2=soc.cpu.irq_mask[14] I3=soc.cpu.instr_maskirq O=$abc$72829$new_n8543_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18234_Y_new_inv_ I3=soc.cpu.count_cycle[14] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32877_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[46] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18234_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[46] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[14] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32877_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[14] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[14] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8547_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$new_n8558_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[15]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16915_Y[15]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15895_Y[23]_new_ I2=$abc$72829$new_n8471_ I3=$abc$72829$soc.cpu.mem_rdata_word[15]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$15962_Y[3]_new_ I1=soc.cpu.mem_rdata[31] I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_ I3=$abc$72829$soc.cpu.mem_rdata[15]_new_inv_ O=$abc$72829$soc.cpu.mem_rdata_word[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33334[0]_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[15]_new_ I2=$abc$72829$new_n8553_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33334[1]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16915_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpuregs_rs1[15] I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33334[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[15] I3=soc.cpu.pcpi_mul.pcpi_rd[15] O=$abc$72829$new_n8553_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18235_Y_new_inv_ I3=soc.cpu.count_cycle[15] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32873_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[47] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18235_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[47] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[15] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32873_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[15] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[15] I3=soc.cpu.instr_maskirq O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33334[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[15] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[15] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8558_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8570_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[16]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[16]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_ I2=$abc$72829$new_n8562_ I3=soc.cpu.mem_rdata[16] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15895_Y[23]_new_ I2=$abc$72829$soc.cpu.mem_rdata_word[15]_new_inv_ I3=soc.cpu.latched_is_lh O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_ I2=soc.cpu.latched_is_lh I3=soc.cpu.latched_is_lb O=$abc$72829$new_n8562_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72829$new_n8564_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[16]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72829$new_n8566_ I1=$abc$72829$new_n8565_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[16] O=$abc$72829$new_n8564_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[16] I3=soc.cpu.pcpi_mul.pcpi_rd[16] O=$abc$72829$new_n8565_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[16] I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ I2=soc.cpu.irq_mask[16] I3=soc.cpu.instr_maskirq O=$abc$72829$new_n8566_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18236_Y_new_inv_ I3=soc.cpu.count_cycle[16] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32869_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[48] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18236_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[48] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[16] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32869_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[16] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[16] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8570_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$new_n8580_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[17]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16915_Y[17]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_ I2=$abc$72829$new_n8562_ I3=soc.cpu.mem_rdata[17] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33348[0]_new_inv_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[17]_new_ I2=$abc$72829$new_n8575_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33348[1]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16915_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpuregs_rs1[17] I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33348[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[17] I3=soc.cpu.pcpi_mul.pcpi_rd[17] O=$abc$72829$new_n8575_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18237_Y_new_inv_ I3=soc.cpu.count_cycle[17] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32865_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[49] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18237_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[49] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[17] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32865_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[17] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[17] I3=soc.cpu.instr_maskirq O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33348[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[17] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[17] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8580_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8590_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[18]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[18]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_ I2=$abc$72829$new_n8562_ I3=soc.cpu.mem_rdata[18] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16939_Y_new_inv_ I3=$abc$72829$new_n8589_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72829$new_n8585_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[18]_new_ I2=soc.cpu.instr_maskirq I3=soc.cpu.irq_mask[18] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16939_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[18] I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ I2=soc.cpu.timer[18] I3=soc.cpu.instr_timer O=$abc$72829$new_n8585_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18238_Y_new_inv_ I3=soc.cpu.count_cycle[18] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32861_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[50] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18238_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[50] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[18] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32861_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[18] I3=soc.cpu.pcpi_mul.pcpi_rd[18] O=$abc$72829$new_n8589_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[18] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[18] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8590_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$new_n8593_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[19]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=soc.cpu.irq_pending[19] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_ I2=$abc$72829$new_n8562_ I3=soc.cpu.mem_rdata[19] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16915_Y[19]_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[19] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8593_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33362[0]_new_inv_ I2=$abc$72829$new_n8595_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[19]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16915_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8596_ I2=soc.cpu.cpuregs_rs1[19] I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ O=$abc$72829$new_n8595_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[19] I3=soc.cpu.pcpi_mul.pcpi_rd[19] O=$abc$72829$new_n8596_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18239_Y_new_inv_ I3=soc.cpu.count_cycle[19] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32857_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[51] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18239_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[51] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[19] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32857_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[19] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[19] I3=soc.cpu.instr_maskirq O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33362[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8610_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[20]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[20]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_ I2=$abc$72829$new_n8562_ I3=soc.cpu.mem_rdata[20] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16941_Y_new_inv_ I3=$abc$72829$new_n8609_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72829$new_n8605_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[20]_new_ I2=soc.cpu.instr_maskirq I3=soc.cpu.irq_mask[20] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16941_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[20] I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ I2=soc.cpu.timer[20] I3=soc.cpu.instr_timer O=$abc$72829$new_n8605_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18240_Y_new_inv_ I3=soc.cpu.count_cycle[20] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32853_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[52] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18240_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[52] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[20] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32853_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[20] I3=soc.cpu.pcpi_mul.pcpi_rd[20] O=$abc$72829$new_n8609_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[20] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[20] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8610_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$new_n8613_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[21]_new_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I3=soc.cpu.irq_pending[21] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_ I2=$abc$72829$new_n8562_ I3=soc.cpu.mem_rdata[21] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18218_Y[21]_new_ I1=soc.cpu.cpu_state[2] I2=$abc$72829$new_n8614_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[21]_new_ O=$abc$72829$new_n8613_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33376[0]_new_inv_ I1=$abc$72829$new_n8615_ I2=soc.cpu.cpuregs_rs1[21] I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ O=$abc$72829$new_n8614_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[21] I3=soc.cpu.pcpi_mul.pcpi_rd[21] O=$abc$72829$new_n8615_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.timer[21] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[21] I3=soc.cpu.instr_maskirq O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33376[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18241_Y_new_inv_ I3=soc.cpu.count_cycle[21] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32849_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[53] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18241_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[53] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[21] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32849_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$new_n8623_ I1=soc.cpu.cpu_state[5] I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_ I3=$abc$72829$new_n8622_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n8562_ I3=soc.cpu.mem_rdata[22] O=$abc$72829$new_n8622_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$new_n8630_ I1=soc.cpu.cpu_state[2] I2=$abc$72829$new_n8624_ I3=$abc$72829$new_n8629_ O=$abc$72829$new_n8623_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[22]_new_ I1=$abc$72829$new_n8625_ I2=soc.cpu.instr_maskirq I3=soc.cpu.irq_mask[22] O=$abc$72829$new_n8624_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[22] I3=soc.cpu.pcpi_mul.pcpi_rd[22] O=$abc$72829$new_n8625_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18242_Y_new_inv_ I3=soc.cpu.count_cycle[22] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32845_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[54] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18242_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[54] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[22] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32845_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[22] I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ I2=soc.cpu.timer[22] I3=soc.cpu.instr_timer O=$abc$72829$new_n8629_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.irq_pending[22] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[22] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8630_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8640_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[23]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[23]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_ I2=$abc$72829$new_n8562_ I3=soc.cpu.mem_rdata[23] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$72829$new_n8634_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33390[0]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[23]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8635_ I2=soc.cpu.cpuregs_rs1[23] I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ O=$abc$72829$new_n8634_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[23] I3=soc.cpu.pcpi_mul.pcpi_rd[23] O=$abc$72829$new_n8635_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18243_Y_new_inv_ I3=soc.cpu.count_cycle[23] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8638_ I2=soc.cpu.instr_rdinstrh I3=soc.cpu.count_instr[55] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18243_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_cycle[55] I1=soc.cpu.instr_rdcycleh I2=soc.cpu.count_instr[23] I3=soc.cpu.instr_rdinstr O=$abc$72829$new_n8638_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[23] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[23] I3=soc.cpu.instr_maskirq O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33390[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[23] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[23] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8640_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8650_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[24]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[24]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_ I2=$abc$72829$new_n8562_ I3=soc.cpu.mem_rdata[24] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72829$new_n8644_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[24]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33397[0]_new_inv_ I1=$abc$72829$new_n8645_ I2=soc.cpu.cpuregs_rs1[24] I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ O=$abc$72829$new_n8644_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[24] I3=soc.cpu.pcpi_mul.pcpi_rd[24] O=$abc$72829$new_n8645_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.timer[24] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[24] I3=soc.cpu.instr_maskirq O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33397[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18244_Y_new_inv_ I3=soc.cpu.count_cycle[24] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8649_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[24] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18244_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_cycle[56] I1=soc.cpu.instr_rdcycleh I2=soc.cpu.count_instr[56] I3=soc.cpu.instr_rdinstrh O=$abc$72829$new_n8649_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[24] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[24] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8650_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8660_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[25]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[25]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_ I2=$abc$72829$new_n8562_ I3=soc.cpu.mem_rdata[25] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33407_new_inv_ I2=$abc$72829$new_n8654_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[25]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[25] I3=soc.cpu.pcpi_mul.pcpi_rd[25] O=$abc$72829$new_n8654_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33404[0]_new_inv_ I2=soc.cpu.cpuregs_rs1[25] I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33407_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.timer[25] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[25] I3=soc.cpu.instr_maskirq O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33404[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18245_Y_new_inv_ I3=soc.cpu.count_cycle[25] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8659_ I2=soc.cpu.instr_rdinstrh I3=soc.cpu.count_instr[57] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18245_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_cycle[57] I1=soc.cpu.instr_rdcycleh I2=soc.cpu.count_instr[25] I3=soc.cpu.instr_rdinstr O=$abc$72829$new_n8659_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[25] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[25] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8660_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$new_n8663_ I1=soc.cpu.cpu_state[5] I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_ I3=$abc$72829$new_n8662_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n8562_ I3=soc.cpu.mem_rdata[26] O=$abc$72829$new_n8662_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$new_n8670_ I1=soc.cpu.cpu_state[2] I2=$abc$72829$new_n8664_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[26]_new_ O=$abc$72829$new_n8663_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$72829$new_n8665_ I1=$abc$72829$new_n8666_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[26] O=$abc$72829$new_n8664_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[26] I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ I2=soc.cpu.irq_mask[26] I3=soc.cpu.instr_maskirq O=$abc$72829$new_n8665_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[26] I3=soc.cpu.pcpi_mul.pcpi_rd[26] O=$abc$72829$new_n8666_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18246_Y_new_inv_ I3=soc.cpu.count_cycle[26] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8669_ I2=soc.cpu.instr_rdinstrh I3=soc.cpu.count_instr[58] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18246_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_cycle[58] I1=soc.cpu.instr_rdcycleh I2=soc.cpu.count_instr[26] I3=soc.cpu.instr_rdinstr O=$abc$72829$new_n8669_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[26] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[26] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8670_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8680_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[27]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[27]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_ I2=$abc$72829$new_n8562_ I3=soc.cpu.mem_rdata[27] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$72829$new_n8674_ I2=soc.cpu.cpuregs_rs1[27] I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33418[0]_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[27]_new_ I3=$abc$72829$new_n8675_ O=$abc$72829$new_n8674_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[27] I3=soc.cpu.pcpi_mul.pcpi_rd[27] O=$abc$72829$new_n8675_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18247_Y_new_inv_ I3=soc.cpu.count_cycle[27] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8678_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[27] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18247_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_cycle[59] I1=soc.cpu.instr_rdcycleh I2=soc.cpu.count_instr[59] I3=soc.cpu.instr_rdinstrh O=$abc$72829$new_n8678_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[27] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[27] I3=soc.cpu.instr_maskirq O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33418[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[27] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[27] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8680_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8690_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[28]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[28]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_ I2=$abc$72829$new_n8562_ I3=soc.cpu.mem_rdata[28] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72829$new_n8684_ I3=$abc$72829$new_n8689_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[28]_new_ I1=$abc$72829$new_n8685_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[28] O=$abc$72829$new_n8684_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[28] I3=soc.cpu.pcpi_mul.pcpi_rd[28] O=$abc$72829$new_n8685_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18248_Y_new_inv_ I3=soc.cpu.count_cycle[28] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8688_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[28] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18248_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_cycle[60] I1=soc.cpu.instr_rdcycleh I2=soc.cpu.count_instr[60] I3=soc.cpu.instr_rdinstrh O=$abc$72829$new_n8688_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[28] I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ I2=soc.cpu.irq_mask[28] I3=soc.cpu.instr_maskirq O=$abc$72829$new_n8689_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.irq_pending[28] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[28] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8690_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8700_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[29]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[29]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_ I2=$abc$72829$new_n8562_ I3=soc.cpu.mem_rdata[29] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72829$new_n8694_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[29]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33432[0]_new_inv_ I1=$abc$72829$new_n8695_ I2=soc.cpu.cpuregs_rs1[29] I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ O=$abc$72829$new_n8694_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[29] I3=soc.cpu.pcpi_mul.pcpi_rd[29] O=$abc$72829$new_n8695_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.timer[29] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[29] I3=soc.cpu.instr_maskirq O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33432[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18249_Y_new_inv_ I3=soc.cpu.count_cycle[29] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32817_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[61] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18249_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[61] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[29] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32817_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[29] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[29] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8700_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8710_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[30]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[30]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_ I2=$abc$72829$new_n8562_ I3=soc.cpu.mem_rdata[30] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72829$new_n8704_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[30]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33439[0]_new_inv_ I1=$abc$72829$new_n8705_ I2=soc.cpu.cpuregs_rs1[30] I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ O=$abc$72829$new_n8704_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[30] I3=soc.cpu.pcpi_mul.pcpi_rd[30] O=$abc$72829$new_n8705_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.timer[30] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[30] I3=soc.cpu.instr_maskirq O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33439[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18250_Y_new_inv_ I3=soc.cpu.count_cycle[30] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8709_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[30] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18250_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_cycle[62] I1=soc.cpu.instr_rdcycleh I2=soc.cpu.count_instr[62] I3=soc.cpu.instr_rdinstrh O=$abc$72829$new_n8709_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[30] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[30] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8710_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8720_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[31]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[31]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_ I2=$abc$72829$new_n8562_ I3=soc.cpu.mem_rdata[31] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16952_Y_new_inv_ I3=$abc$72829$new_n8719_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$72829$new_n8715_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[31]_new_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[31] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16952_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[31] I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_ I2=soc.cpu.irq_mask[31] I3=soc.cpu.instr_maskirq O=$abc$72829$new_n8715_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18251_Y_new_inv_ I3=soc.cpu.count_cycle[31] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8718_ I2=soc.cpu.instr_rdinstrh I3=soc.cpu.count_instr[63] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18251_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_cycle[63] I1=soc.cpu.instr_rdcycleh I2=soc.cpu.count_instr[31] I3=soc.cpu.instr_rdinstr O=$abc$72829$new_n8718_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[31] I3=soc.cpu.pcpi_mul.pcpi_rd[31] O=$abc$72829$new_n8719_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[31] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_ I2=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[31] I3=soc.cpu.cpu_state[3] O=$abc$72829$new_n8720_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5048_ I2=soc.cpu.irq_pending[1] I3=$abc$72829$new_n8722_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$2798.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16329_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5964_ I2=soc.cpu.irq_mask[1] I3=soc.cpu.cpu_state[4] O=$abc$72829$new_n8722_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72829$new_n8724_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$35409_new_ I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$57887[1]_new_ I3=soc.simpleuart.recv_state[0] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5868.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16163_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011111110
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5986_ I2=uart_in I3=soc.simpleuart.recv_state[0] O=$abc$72829$new_n8724_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$72829$auto$alumacc.cc:491:replace_alu$7408[31] I1=$abc$72829$new_n5986_ I2=soc.simpleuart.recv_state[0] I3=soc.simpleuart.recv_state[2] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$35409_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n8727_ I3=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5868.$and$/usr/local/bin/../share/yosys/techmap.v:434$16165_Y[1]_new_ O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5868.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16163_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$72829$techmap\soc.simpleuart.$add$simpleuart.v:99$171_Y[1] I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$57887[1]_new_ I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$57684[1]_new_inv_ I3=$abc$72829$auto$alumacc.cc:491:replace_alu$7403[31] O=$abc$72829$new_n8727_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.simpleuart.recv_state[0] I1=$abc$72829$new_n5986_ I2=$abc$72829$auto$alumacc.cc:491:replace_alu$7408[31] I3=soc.simpleuart.recv_state[2] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5868.$and$/usr/local/bin/../share/yosys/techmap.v:434$16165_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$72829$techmap\soc.simpleuart.$add$simpleuart.v:99$171_Y[3] I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$57887[1]_new_ I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$57684[1]_new_inv_ I3=$abc$72829$auto$alumacc.cc:491:replace_alu$7403[31] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5868.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16163_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[0] I3=$abc$72829$new_n8732_ O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$35409_new_ I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$57684[1]_new_inv_ I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$57887[1]_new_ I3=$abc$72829$auto$alumacc.cc:491:replace_alu$7403[31] O=$abc$72829$new_n8732_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$72829$new_n5735_ I1=$abc$72829$new_n5755_ I2=$abc$72829$new_n5801_ I3=$abc$72829$auto$opt_reduce.cc:132:opt_mux$7222_new_ O=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6370.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16342_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=soc.spimemio.state[3] I1=soc.spimemio.state[2] I2=soc.spimemio.state[0] I3=soc.spimemio.state[1] O=$abc$72829$auto$opt_reduce.cc:132:opt_mux$7222_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110011100100111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[12] I2=soc.cpu.pcpi_insn[13] I3=soc.cpu.pcpi_insn[14] O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14317
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[13] I2=soc.cpu.pcpi_insn[14] I3=soc.cpu.pcpi_insn[12] O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14327
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[12] I2=soc.cpu.pcpi_insn[14] I3=soc.cpu.pcpi_insn[13] O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14337
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[14] I2=soc.cpu.pcpi_insn[13] I3=soc.cpu.pcpi_insn[12] O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14349
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[14] I2=soc.cpu.pcpi_insn[13] I3=soc.cpu.pcpi_insn[12] O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14359
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[14] I2=soc.cpu.pcpi_insn[12] I3=soc.cpu.pcpi_insn[13] O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14369
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[14] I2=soc.cpu.pcpi_insn[13] I3=soc.cpu.pcpi_insn[12] O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14829
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[3] I3=soc.cpu.irq_pending[3] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[4] I3=soc.cpu.irq_pending[4] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[5] I3=soc.cpu.irq_pending[5] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[6] I3=soc.cpu.irq_pending[6] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[7] I3=soc.cpu.irq_pending[7] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[8] I3=soc.cpu.irq_pending[8] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[9] I3=soc.cpu.irq_pending[9] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[10] I3=soc.cpu.irq_pending[10] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[11] I3=soc.cpu.irq_pending[11] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[12] I3=soc.cpu.irq_pending[12] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[13] I3=soc.cpu.irq_pending[13] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[14] I3=soc.cpu.irq_pending[14] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[15] I3=soc.cpu.irq_pending[15] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[16] I3=soc.cpu.irq_pending[16] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[17] I3=soc.cpu.irq_pending[17] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[18] I3=soc.cpu.irq_pending[18] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[19] I3=soc.cpu.irq_pending[19] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[20] I3=soc.cpu.irq_pending[20] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[21] I3=soc.cpu.irq_pending[21] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[22] I3=soc.cpu.irq_pending[22] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[23] I3=soc.cpu.irq_pending[23] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[24] I3=soc.cpu.irq_pending[24] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[25] I3=soc.cpu.irq_pending[25] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[26] I3=soc.cpu.irq_pending[26] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[27] I3=soc.cpu.irq_pending[27] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[28] I3=soc.cpu.irq_pending[28] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[29] I3=soc.cpu.irq_pending[29] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[30] I3=soc.cpu.irq_pending[30] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[31] I3=soc.cpu.irq_pending[31] O=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[0] I3=soc.cpu.pcpi_div.quotient_msk[0] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[1] I3=soc.cpu.pcpi_div.quotient_msk[1] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[2] I3=soc.cpu.pcpi_div.quotient_msk[2] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[3] I3=soc.cpu.pcpi_div.quotient_msk[3] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[4] I3=soc.cpu.pcpi_div.quotient_msk[4] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[5] I3=soc.cpu.pcpi_div.quotient_msk[5] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[6] I3=soc.cpu.pcpi_div.quotient_msk[6] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[7] I3=soc.cpu.pcpi_div.quotient_msk[7] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[8] I3=soc.cpu.pcpi_div.quotient_msk[8] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[9] I3=soc.cpu.pcpi_div.quotient_msk[9] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[10] I3=soc.cpu.pcpi_div.quotient_msk[10] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[11] I3=soc.cpu.pcpi_div.quotient_msk[11] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[12] I3=soc.cpu.pcpi_div.quotient_msk[12] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[13] I3=soc.cpu.pcpi_div.quotient_msk[13] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[14] I3=soc.cpu.pcpi_div.quotient_msk[14] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[15] I3=soc.cpu.pcpi_div.quotient_msk[15] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[16] I3=soc.cpu.pcpi_div.quotient_msk[16] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[17] I3=soc.cpu.pcpi_div.quotient_msk[17] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[18] I3=soc.cpu.pcpi_div.quotient_msk[18] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[19] I3=soc.cpu.pcpi_div.quotient_msk[19] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[20] I3=soc.cpu.pcpi_div.quotient_msk[20] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[21] I3=soc.cpu.pcpi_div.quotient_msk[21] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[22] I3=soc.cpu.pcpi_div.quotient_msk[22] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[23] I3=soc.cpu.pcpi_div.quotient_msk[23] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[24] I3=soc.cpu.pcpi_div.quotient_msk[24] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[25] I3=soc.cpu.pcpi_div.quotient_msk[25] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[26] I3=soc.cpu.pcpi_div.quotient_msk[26] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[27] I3=soc.cpu.pcpi_div.quotient_msk[27] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[28] I3=soc.cpu.pcpi_div.quotient_msk[28] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[29] I3=soc.cpu.pcpi_div.quotient_msk[29] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[30] I3=soc.cpu.pcpi_div.quotient_msk[30] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[31] I3=soc.cpu.pcpi_div.quotient_msk[31] O=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[3] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.latched_stalu O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3685.$and$/usr/local/bin/../share/yosys/techmap.v:434$16330_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_ I2=soc.cpu.instr_lh I3=soc.cpu.latched_is_lh O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3591.$and$/usr/local/bin/../share/yosys/techmap.v:434$16330_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_ I2=soc.cpu.instr_lb I3=soc.cpu.latched_is_lb O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3578.$and$/usr/local/bin/../share/yosys/techmap.v:434$16330_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[44] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[44] I3=soc.cpu.pcpi_mul.rd[44] O=$abc$72829$auto$maccmap.cc:112:fulladd$14278[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[45] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[45] I3=soc.cpu.pcpi_mul.rd[45] O=$abc$72829$auto$maccmap.cc:112:fulladd$14278[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[46] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[46] I3=soc.cpu.pcpi_mul.rd[46] O=$abc$72829$auto$maccmap.cc:112:fulladd$14278[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[47] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[47] I3=soc.cpu.pcpi_mul.rd[47] O=$abc$72829$auto$maccmap.cc:112:fulladd$14278[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[44] I1=soc.cpu.pcpi_mul.rd[44] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[44] O=soc.cpu.pcpi_mul.next_rd[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[45] I1=soc.cpu.pcpi_mul.rd[45] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[45] O=$abc$72829$auto$maccmap.cc:111:fulladd$14277[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[46] I1=soc.cpu.pcpi_mul.rd[46] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[46] O=$abc$72829$auto$maccmap.cc:111:fulladd$14277[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[47] I1=soc.cpu.pcpi_mul.rd[47] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[47] O=$abc$72829$auto$maccmap.cc:111:fulladd$14277[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[48] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[48] I3=soc.cpu.pcpi_mul.rd[48] O=$abc$72829$auto$maccmap.cc:112:fulladd$25985[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[49] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[49] I3=soc.cpu.pcpi_mul.rd[49] O=$abc$72829$auto$maccmap.cc:112:fulladd$25985[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[50] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[50] I3=soc.cpu.pcpi_mul.rd[50] O=$abc$72829$auto$maccmap.cc:112:fulladd$25985[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[51] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[51] I3=soc.cpu.pcpi_mul.rd[51] O=$abc$72829$auto$maccmap.cc:112:fulladd$25985[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[48] I1=soc.cpu.pcpi_mul.rd[48] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[48] O=soc.cpu.pcpi_mul.next_rd[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[49] I1=soc.cpu.pcpi_mul.rd[49] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[49] O=$abc$72829$auto$maccmap.cc:111:fulladd$25984[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[50] I1=soc.cpu.pcpi_mul.rd[50] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[50] O=$abc$72829$auto$maccmap.cc:111:fulladd$25984[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[51] I1=soc.cpu.pcpi_mul.rd[51] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[51] O=$abc$72829$auto$maccmap.cc:111:fulladd$25984[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[40] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[40] I3=soc.cpu.pcpi_mul.rd[40] O=$abc$72829$auto$maccmap.cc:112:fulladd$25992[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[41] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[41] I3=soc.cpu.pcpi_mul.rd[41] O=$abc$72829$auto$maccmap.cc:112:fulladd$25992[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[42] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[42] I3=soc.cpu.pcpi_mul.rd[42] O=$abc$72829$auto$maccmap.cc:112:fulladd$25992[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[43] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[43] I3=soc.cpu.pcpi_mul.rd[43] O=$abc$72829$auto$maccmap.cc:112:fulladd$25992[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[40] I1=soc.cpu.pcpi_mul.rd[40] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[40] O=soc.cpu.pcpi_mul.next_rd[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[41] I1=soc.cpu.pcpi_mul.rd[41] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[41] O=$abc$72829$auto$maccmap.cc:111:fulladd$25991[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[42] I1=soc.cpu.pcpi_mul.rd[42] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[42] O=$abc$72829$auto$maccmap.cc:111:fulladd$25991[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[43] I1=soc.cpu.pcpi_mul.rd[43] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[43] O=$abc$72829$auto$maccmap.cc:111:fulladd$25991[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[8] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[8] I3=soc.cpu.pcpi_mul.rd[8] O=$abc$72829$auto$maccmap.cc:112:fulladd$26021[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[9] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[9] I3=soc.cpu.pcpi_mul.rd[9] O=$abc$72829$auto$maccmap.cc:112:fulladd$26021[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[10] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[10] I3=soc.cpu.pcpi_mul.rd[10] O=$abc$72829$auto$maccmap.cc:112:fulladd$26021[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[11] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[11] I3=soc.cpu.pcpi_mul.rd[11] O=$abc$72829$auto$maccmap.cc:112:fulladd$26021[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[8] I1=soc.cpu.pcpi_mul.rd[8] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[8] O=soc.cpu.pcpi_mul.next_rd[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[9] I1=soc.cpu.pcpi_mul.rd[9] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[9] O=$abc$72829$auto$maccmap.cc:111:fulladd$26020[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[10] I1=soc.cpu.pcpi_mul.rd[10] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[10] O=$abc$72829$auto$maccmap.cc:111:fulladd$26020[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[11] I1=soc.cpu.pcpi_mul.rd[11] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[11] O=$abc$72829$auto$maccmap.cc:111:fulladd$26020[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[0] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[0] I3=soc.cpu.pcpi_mul.rd[0] O=$abc$72829$auto$maccmap.cc:112:fulladd$26028[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[1] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[1] I3=soc.cpu.pcpi_mul.rd[1] O=$abc$72829$auto$maccmap.cc:112:fulladd$26028[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[2] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[2] I3=soc.cpu.pcpi_mul.rd[2] O=$abc$72829$auto$maccmap.cc:112:fulladd$26028[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[3] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[3] I3=soc.cpu.pcpi_mul.rd[3] O=$abc$72829$auto$maccmap.cc:112:fulladd$26028[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[0] I1=soc.cpu.pcpi_mul.rd[0] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[0] O=soc.cpu.pcpi_mul.next_rd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[1] I1=soc.cpu.pcpi_mul.rd[1] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[1] O=$abc$72829$auto$maccmap.cc:111:fulladd$26027[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[2] I1=soc.cpu.pcpi_mul.rd[2] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[2] O=$abc$72829$auto$maccmap.cc:111:fulladd$26027[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[3] I1=soc.cpu.pcpi_mul.rd[3] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[3] O=$abc$72829$auto$maccmap.cc:111:fulladd$26027[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[56] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[56] I3=soc.cpu.pcpi_mul.rd[56] O=$abc$72829$auto$maccmap.cc:112:fulladd$26036[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[57] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[57] I3=soc.cpu.pcpi_mul.rd[57] O=$abc$72829$auto$maccmap.cc:112:fulladd$26036[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[58] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[58] I3=soc.cpu.pcpi_mul.rd[58] O=$abc$72829$auto$maccmap.cc:112:fulladd$26036[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[59] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[59] I3=soc.cpu.pcpi_mul.rd[59] O=$abc$72829$auto$maccmap.cc:112:fulladd$26036[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[56] I1=soc.cpu.pcpi_mul.rd[56] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[56] O=soc.cpu.pcpi_mul.next_rd[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[57] I1=soc.cpu.pcpi_mul.rd[57] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[57] O=$abc$72829$auto$maccmap.cc:111:fulladd$26035[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[58] I1=soc.cpu.pcpi_mul.rd[58] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[58] O=$abc$72829$auto$maccmap.cc:111:fulladd$26035[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[59] I1=soc.cpu.pcpi_mul.rd[59] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[59] O=$abc$72829$auto$maccmap.cc:111:fulladd$26035[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[60] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[60] I3=soc.cpu.pcpi_mul.rd[60] O=$abc$72829$auto$maccmap.cc:112:fulladd$26043[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[61] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[61] I3=soc.cpu.pcpi_mul.rd[61] O=$abc$72829$auto$maccmap.cc:112:fulladd$26043[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[62] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[62] I3=soc.cpu.pcpi_mul.rd[62] O=$abc$72829$auto$maccmap.cc:112:fulladd$26043[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[60] I1=soc.cpu.pcpi_mul.rd[60] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[60] O=soc.cpu.pcpi_mul.next_rd[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[61] I1=soc.cpu.pcpi_mul.rd[61] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[61] O=$abc$72829$auto$maccmap.cc:111:fulladd$26042[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[62] I1=soc.cpu.pcpi_mul.rd[62] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[62] O=$abc$72829$auto$maccmap.cc:111:fulladd$26042[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[63] I1=soc.cpu.pcpi_mul.rd[63] I2=soc.cpu.pcpi_mul.rs2[63] I3=soc.cpu.pcpi_mul.rs1[0] O=$abc$72829$auto$maccmap.cc:111:fulladd$26042[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[4] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[4] I3=soc.cpu.pcpi_mul.rd[4] O=$abc$72829$auto$maccmap.cc:112:fulladd$26050[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[5] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[5] I3=soc.cpu.pcpi_mul.rd[5] O=$abc$72829$auto$maccmap.cc:112:fulladd$26050[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[6] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[6] I3=soc.cpu.pcpi_mul.rd[6] O=$abc$72829$auto$maccmap.cc:112:fulladd$26050[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[7] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[7] I3=soc.cpu.pcpi_mul.rd[7] O=$abc$72829$auto$maccmap.cc:112:fulladd$26050[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[4] I1=soc.cpu.pcpi_mul.rd[4] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[4] O=soc.cpu.pcpi_mul.next_rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[5] I1=soc.cpu.pcpi_mul.rd[5] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[5] O=$abc$72829$auto$maccmap.cc:111:fulladd$26049[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[6] I1=soc.cpu.pcpi_mul.rd[6] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[6] O=$abc$72829$auto$maccmap.cc:111:fulladd$26049[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[7] I1=soc.cpu.pcpi_mul.rd[7] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[7] O=$abc$72829$auto$maccmap.cc:111:fulladd$26049[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[12] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[12] I3=soc.cpu.pcpi_mul.rd[12] O=$abc$72829$auto$maccmap.cc:112:fulladd$26058[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[13] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[13] I3=soc.cpu.pcpi_mul.rd[13] O=$abc$72829$auto$maccmap.cc:112:fulladd$26058[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[14] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[14] I3=soc.cpu.pcpi_mul.rd[14] O=$abc$72829$auto$maccmap.cc:112:fulladd$26058[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[15] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[15] I3=soc.cpu.pcpi_mul.rd[15] O=$abc$72829$auto$maccmap.cc:112:fulladd$26058[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[12] I1=soc.cpu.pcpi_mul.rd[12] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[12] O=soc.cpu.pcpi_mul.next_rd[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[13] I1=soc.cpu.pcpi_mul.rd[13] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[13] O=$abc$72829$auto$maccmap.cc:111:fulladd$26057[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[14] I1=soc.cpu.pcpi_mul.rd[14] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[14] O=$abc$72829$auto$maccmap.cc:111:fulladd$26057[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[15] I1=soc.cpu.pcpi_mul.rd[15] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[15] O=$abc$72829$auto$maccmap.cc:111:fulladd$26057[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[20] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[20] I3=soc.cpu.pcpi_mul.rd[20] O=$abc$72829$auto$maccmap.cc:112:fulladd$26083[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[21] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[21] I3=soc.cpu.pcpi_mul.rd[21] O=$abc$72829$auto$maccmap.cc:112:fulladd$26083[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[22] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[22] I3=soc.cpu.pcpi_mul.rd[22] O=$abc$72829$auto$maccmap.cc:112:fulladd$26083[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[23] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[23] I3=soc.cpu.pcpi_mul.rd[23] O=$abc$72829$auto$maccmap.cc:112:fulladd$26083[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[20] I1=soc.cpu.pcpi_mul.rd[20] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[20] O=soc.cpu.pcpi_mul.next_rd[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[21] I1=soc.cpu.pcpi_mul.rd[21] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[21] O=$abc$72829$auto$maccmap.cc:111:fulladd$26082[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[22] I1=soc.cpu.pcpi_mul.rd[22] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[22] O=$abc$72829$auto$maccmap.cc:111:fulladd$26082[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[23] I1=soc.cpu.pcpi_mul.rd[23] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[23] O=$abc$72829$auto$maccmap.cc:111:fulladd$26082[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[16] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[16] I3=soc.cpu.pcpi_mul.rd[16] O=$abc$72829$auto$maccmap.cc:112:fulladd$26090[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[17] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[17] I3=soc.cpu.pcpi_mul.rd[17] O=$abc$72829$auto$maccmap.cc:112:fulladd$26090[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[18] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[18] I3=soc.cpu.pcpi_mul.rd[18] O=$abc$72829$auto$maccmap.cc:112:fulladd$26090[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[19] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[19] I3=soc.cpu.pcpi_mul.rd[19] O=$abc$72829$auto$maccmap.cc:112:fulladd$26090[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[16] I1=soc.cpu.pcpi_mul.rd[16] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[16] O=soc.cpu.pcpi_mul.next_rd[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[17] I1=soc.cpu.pcpi_mul.rd[17] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[17] O=$abc$72829$auto$maccmap.cc:111:fulladd$26089[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[18] I1=soc.cpu.pcpi_mul.rd[18] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[18] O=$abc$72829$auto$maccmap.cc:111:fulladd$26089[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[19] I1=soc.cpu.pcpi_mul.rd[19] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[19] O=$abc$72829$auto$maccmap.cc:111:fulladd$26089[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[28] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[28] I3=soc.cpu.pcpi_mul.rd[28] O=$abc$72829$auto$maccmap.cc:112:fulladd$26098[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[29] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[29] I3=soc.cpu.pcpi_mul.rd[29] O=$abc$72829$auto$maccmap.cc:112:fulladd$26098[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[30] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[30] I3=soc.cpu.pcpi_mul.rd[30] O=$abc$72829$auto$maccmap.cc:112:fulladd$26098[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[31] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[31] I3=soc.cpu.pcpi_mul.rd[31] O=$abc$72829$auto$maccmap.cc:112:fulladd$26098[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[28] I1=soc.cpu.pcpi_mul.rd[28] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[28] O=soc.cpu.pcpi_mul.next_rd[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[29] I1=soc.cpu.pcpi_mul.rd[29] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[29] O=$abc$72829$auto$maccmap.cc:111:fulladd$26097[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[30] I1=soc.cpu.pcpi_mul.rd[30] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[30] O=$abc$72829$auto$maccmap.cc:111:fulladd$26097[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[31] I1=soc.cpu.pcpi_mul.rd[31] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[31] O=$abc$72829$auto$maccmap.cc:111:fulladd$26097[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[24] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[24] I3=soc.cpu.pcpi_mul.rd[24] O=$abc$72829$auto$maccmap.cc:112:fulladd$26125[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[25] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[25] I3=soc.cpu.pcpi_mul.rd[25] O=$abc$72829$auto$maccmap.cc:112:fulladd$26125[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[26] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[26] I3=soc.cpu.pcpi_mul.rd[26] O=$abc$72829$auto$maccmap.cc:112:fulladd$26125[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[27] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[27] I3=soc.cpu.pcpi_mul.rd[27] O=$abc$72829$auto$maccmap.cc:112:fulladd$26125[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[24] I1=soc.cpu.pcpi_mul.rd[24] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[24] O=soc.cpu.pcpi_mul.next_rd[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[25] I1=soc.cpu.pcpi_mul.rd[25] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[25] O=$abc$72829$auto$maccmap.cc:111:fulladd$26124[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[26] I1=soc.cpu.pcpi_mul.rd[26] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[26] O=$abc$72829$auto$maccmap.cc:111:fulladd$26124[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[27] I1=soc.cpu.pcpi_mul.rd[27] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[27] O=$abc$72829$auto$maccmap.cc:111:fulladd$26124[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[32] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[32] I3=soc.cpu.pcpi_mul.rd[32] O=$abc$72829$auto$maccmap.cc:112:fulladd$26132[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[33] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[33] I3=soc.cpu.pcpi_mul.rd[33] O=$abc$72829$auto$maccmap.cc:112:fulladd$26132[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[34] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[34] I3=soc.cpu.pcpi_mul.rd[34] O=$abc$72829$auto$maccmap.cc:112:fulladd$26132[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[35] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[35] I3=soc.cpu.pcpi_mul.rd[35] O=$abc$72829$auto$maccmap.cc:112:fulladd$26132[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[32] I1=soc.cpu.pcpi_mul.rd[32] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[32] O=soc.cpu.pcpi_mul.next_rd[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[33] I1=soc.cpu.pcpi_mul.rd[33] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[33] O=$abc$72829$auto$maccmap.cc:111:fulladd$26131[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[34] I1=soc.cpu.pcpi_mul.rd[34] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[34] O=$abc$72829$auto$maccmap.cc:111:fulladd$26131[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[35] I1=soc.cpu.pcpi_mul.rd[35] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[35] O=$abc$72829$auto$maccmap.cc:111:fulladd$26131[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[52] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[52] I3=soc.cpu.pcpi_mul.rd[52] O=$abc$72829$auto$maccmap.cc:112:fulladd$26140[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[53] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[53] I3=soc.cpu.pcpi_mul.rd[53] O=$abc$72829$auto$maccmap.cc:112:fulladd$26140[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[54] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[54] I3=soc.cpu.pcpi_mul.rd[54] O=$abc$72829$auto$maccmap.cc:112:fulladd$26140[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[55] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[55] I3=soc.cpu.pcpi_mul.rd[55] O=$abc$72829$auto$maccmap.cc:112:fulladd$26140[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[52] I1=soc.cpu.pcpi_mul.rd[52] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[52] O=soc.cpu.pcpi_mul.next_rd[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[53] I1=soc.cpu.pcpi_mul.rd[53] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[53] O=$abc$72829$auto$maccmap.cc:111:fulladd$26139[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[54] I1=soc.cpu.pcpi_mul.rd[54] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[54] O=$abc$72829$auto$maccmap.cc:111:fulladd$26139[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[55] I1=soc.cpu.pcpi_mul.rd[55] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[55] O=$abc$72829$auto$maccmap.cc:111:fulladd$26139[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[36] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[36] I3=soc.cpu.pcpi_mul.rd[36] O=$abc$72829$auto$maccmap.cc:112:fulladd$26147[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[37] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[37] I3=soc.cpu.pcpi_mul.rd[37] O=$abc$72829$auto$maccmap.cc:112:fulladd$26147[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[38] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[38] I3=soc.cpu.pcpi_mul.rd[38] O=$abc$72829$auto$maccmap.cc:112:fulladd$26147[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[39] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[39] I3=soc.cpu.pcpi_mul.rd[39] O=$abc$72829$auto$maccmap.cc:112:fulladd$26147[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[36] I1=soc.cpu.pcpi_mul.rd[36] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[36] O=soc.cpu.pcpi_mul.next_rd[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[37] I1=soc.cpu.pcpi_mul.rd[37] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[37] O=$abc$72829$auto$maccmap.cc:111:fulladd$26146[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[38] I1=soc.cpu.pcpi_mul.rd[38] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[38] O=$abc$72829$auto$maccmap.cc:111:fulladd$26146[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[39] I1=soc.cpu.pcpi_mul.rd[39] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[39] O=$abc$72829$auto$maccmap.cc:111:fulladd$26146[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=resetn O=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$72829$auto$rtlil.cc:1981:NotGate$71653 O=soc.cpu.mem_rdata_latched[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$72829$auto$rtlil.cc:1981:NotGate$72317 O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14788
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.start O=$abc$72829$auto$rtlil.cc:1981:NotGate$72703
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$72829$auto$rtlil.cc:1981:NotGate$72719
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.spimemio.xfer_resetn O=$abc$72829$auto$rtlil.cc:1981:NotGate$72723
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[62] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[61] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[60] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[59] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[58] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[57] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[56] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[55] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[54] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[53] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[52] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[51] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[50] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[49] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[48] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[47] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[46] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[45] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[44] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[43] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[42] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[41] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[40] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[39] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[38] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[37] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[36] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[35] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[34] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[33] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[32] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[31] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[30] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[29] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[28] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[27] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[26] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[25] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[24] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[23] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[22] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[21] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[20] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[19] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[18] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[17] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[16] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[15] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[14] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[13] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[12] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[11] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[10] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[9] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[8] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[31] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[30] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[29] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[28] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[27] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[26] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[25] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[24] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[23] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[22] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[21] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[20] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[19] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[18] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[17] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[16] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[15] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[14] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[13] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[12] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[11] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[10] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[9] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[8] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14785[1] O=soc.cpu.mem_rdata_latched[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[25] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[24] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[12] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[31] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[30] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[29] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[28] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[27] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[26] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[23] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[22] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[21] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[20] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[19] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[18] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[17] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[16] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[15] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[14] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[13] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[11] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[10] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[9] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[8] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[7] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[6] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[5] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[4] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[3] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[2] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[1] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[0] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[31] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[30] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[29] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[28] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[27] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[26] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[25] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[24] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[23] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[22] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[21] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[20] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[19] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[18] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[17] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[16] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[15] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[14] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[13] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[12] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[11] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[10] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[9] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[8] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[31] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[30] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[29] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[28] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[27] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[26] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[25] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[24] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[23] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[22] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[21] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[20] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[19] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[18] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[17] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[16] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[15] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[14] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[13] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[12] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[11] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[10] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[9] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[8] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$46076 O=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$46004[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.spimemio.xfer.flash_clk O=$abc$72829$auto$alumacc.cc:474:replace_alu$7714.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[0] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.spimemio.jump O=$abc$72829$techmap\soc.spimemio.$procmux$6356_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=clock.counterI[0] O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$70402[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=clock.counterO[0] O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$70421[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.count_cycle[0] O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$70706[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.count_instr[0] O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$70725[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_timeout_counter[0] O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$70749[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[0] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[0] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[0] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[0] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_mul.mul_counter[0] O=$abc$72829$auto$simplemap.cc:309:simplemap_lut$70977[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.cpuregs.wen O=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[1] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[2] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[3] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[4] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[5] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[6] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[7] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[10] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[11] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[12] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[14] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[15] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[16] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[17] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[18] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[19] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[20] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[21] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[22] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[23] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[24] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[25] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[26] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[27] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[28] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[29] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[0] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[1] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[2] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[3] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[4] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[5] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[6] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDF[7] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.latched_compr O=$abc$72829$auto$alumacc.cc:474:replace_alu$7640.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[0] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[1] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[2] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[3] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[4] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[5] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[6] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIB[7] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[0] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[1] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[2] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[3] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[4] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[5] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[6] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorIF[7] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[0] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[1] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[2] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[3] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[4] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[5] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[6] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connectorDB[7] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[2] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[3] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[4] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[6] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[7] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[8] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[10] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[11] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[12] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[14] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[15] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[16] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[18] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[20] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[22] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[25] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[27] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[29] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[30] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[1] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[2] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[3] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[4] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[5] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[6] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[7] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[8] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[9] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[10] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[11] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[12] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[13] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[14] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[15] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[16] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[17] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[18] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[19] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[20] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[21] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[22] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[23] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[24] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[25] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[26] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[27] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[28] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[29] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[30] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.compressed_instr O=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[1] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[5] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[9] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[13] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[19] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[21] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[23] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[24] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[26] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[28] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[8] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[9] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[13] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[31] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[0] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[1] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[2] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[3] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[4] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[5] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[6] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[7] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[8] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[9] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[10] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[11] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[12] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[13] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[14] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[15] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[16] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[17] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[18] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[19] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[31] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[30] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[0] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[1] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[2] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[3] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[4] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[5] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[6] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[7] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[8] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[9] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[10] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[11] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[12] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[13] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[14] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[15] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[16] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[17] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[18] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[19] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[20] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[21] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[22] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[23] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[24] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[25] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[26] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[27] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[28] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[29] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[30] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[31] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[20] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[21] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[22] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[23] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[24] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[25] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[26] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[27] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[28] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[29] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[30] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[1] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[2] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[3] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[4] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[5] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[6] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[7] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[8] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[9] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[10] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[11] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[12] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[13] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[14] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[15] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[16] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[17] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[18] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[19] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[20] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[21] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[22] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[23] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[24] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[25] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[26] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[27] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[28] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[29] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[30] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[1] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[2] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[3] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[4] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[5] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[6] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[7] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[8] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[9] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[10] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[11] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[12] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[13] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[14] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[15] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[16] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[17] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[18] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[19] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[20] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[21] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[22] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[23] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[24] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[25] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[26] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[27] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[28] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[29] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[30] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[17] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[31] O=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=soc.spimemio.rd_addr[15] I1=soc.cpu.mem_addr[15] I2=soc.spimemio.rd_addr[13] I3=soc.cpu.mem_addr[13] O=$abc$72829$new_n9400_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.spimemio.rd_addr[16] I1=soc.cpu.mem_addr[16] I2=soc.spimemio.rd_addr[18] I3=soc.cpu.mem_addr[18] O=$abc$72829$new_n9401_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$72829$new_n4853_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$23712[0]_new_inv_ I2=$abc$72829$new_n9401_ I3=$abc$72829$new_n9400_ O=$abc$72829$new_n9402_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n9407_ I2=$abc$72829$new_n4830_ I3=$abc$72829$new_n9402_ O=$abc$72829$new_n9403_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.spimemio.rd_addr[6] I1=soc.cpu.mem_addr[6] I2=soc.spimemio.rd_addr[5] I3=soc.cpu.mem_addr[5] O=$abc$72829$new_n9404_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.spimemio.rd_addr[7] I1=soc.cpu.mem_addr[7] I2=soc.spimemio.rd_addr[12] I3=soc.cpu.mem_addr[12] O=$abc$72829$new_n9405_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_valid I2=$abc$72829$new_n9405_ I3=$abc$72829$new_n9404_ O=$abc$72829$new_n9406_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n4841_ I2=$abc$72829$new_n4838_ I3=$abc$72829$new_n9406_ O=$abc$72829$new_n9407_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$72829$new_n4880_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$23712[0]_new_inv_ I2=soc.spimemio.rd_addr[5] I3=soc.cpu.mem_addr[5] O=$abc$72829$new_n9408_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=soc.spimemio.rd_addr[7] I1=soc.cpu.mem_addr[7] I2=soc.spimemio.rd_addr[16] I3=soc.cpu.mem_addr[16] O=$abc$72829$new_n9409_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$72829$new_n9407_ I1=$abc$72829$new_n4871_ I2=$abc$72829$new_n9618_ I3=$abc$72829$new_n9408_ O=$abc$72829$new_n9411_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[5]_new_inv_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$11739[0]_new_inv_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$11715[1]_new_inv_ I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[4]_new_ O=$abc$72829$new_n9414_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011000100
.gate SB_LUT4 I0=$abc$72829$new_n5027_ I1=$abc$72829$auto$fsm_map.cc:74:implement_pattern_cache$7772_new_ I2=$abc$72829$new_n9414_ I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$19447[1]_new_ O=$abc$72829$new_n9415_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111011101110
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12735[3]_new_inv_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12735[2]_new_inv_ I2=$abc$72829$new_n9415_ I3=soc.cpu.cpu_state[1] O=$abc$72829$new_n9416_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=$abc$72829$new_n9416_ I1=$abc$72829$techmap\soc.cpu.$procmux$4339_Y_new_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12811[3]_new_inv_ I3=$abc$72829$new_n5030_ O=$abc$72829$auto$fsm_map.cc:170:map_fsm$7756[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010111010101
.gate SB_LUT4 I0=$abc$72829$new_n4974_ I1=$abc$72829$new_n4973_ I2=$abc$72829$new_n4967_ I3=$abc$72829$auto$fsm_map.cc:74:implement_pattern_cache$7772_new_ O=$abc$72829$new_n9418_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111110111
.gate SB_LUT4 I0=$abc$72829$new_n9418_ I1=$abc$72829$techmap\soc.cpu.$procmux$3316_Y I2=soc.cpu.cpu_state[1] I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12740[1]_new_inv_ O=$abc$72829$new_n9419_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101010111
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[28]_new_inv_ I3=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[12]_new_inv_ O=$abc$72829$techmap\soc.cpu.$ternary$picorv32.v:371$2050_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n4902_ I2=soc.cpu.mem_16bit_buffer[12] I3=$abc$72829$techmap\soc.cpu.$ternary$picorv32.v:371$2050_Y[12]_new_inv_ O=soc.cpu.mem_rdata_latched[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=iomem_rdata[6] I2=$abc$72829$new_n9403_ I3=soc.spimemio.valid O=$abc$72829$new_n9423_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111001000100010
.gate SB_LUT4 I0=$abc$72829$new_n9423_ I1=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=soc.spimemio.rdata[6] I3=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[6]_new_inv_ O=$abc$72829$soc.cpu.mem_rdata[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001101110001010
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 I2=soc.cpu.decoded_rs1[1] I3=$abc$72829$auto$wreduce.cc:454:run$7241[1]_new_inv_ O=$abc$72829$new_n9425_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$abc$72829$new_n5320_ I1=$abc$72829$new_n5319_ I2=$abc$72829$techmap\soc.cpu.$0\instr_retirq[0:0] I3=$abc$72829$new_n5335_ O=$abc$72829$new_n9426_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000010001
.gate SB_LUT4 I0=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 I1=$abc$72829$new_n9425_ I2=$abc$72829$new_n5168_ I3=$abc$72829$new_n9426_ O=$abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100110011101110
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[30]_new_inv_ I3=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[14]_new_inv_ O=$abc$72829$techmap\soc.cpu.$ternary$picorv32.v:371$2050_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n4902_ I2=soc.cpu.mem_16bit_buffer[14] I3=$abc$72829$techmap\soc.cpu.$ternary$picorv32.v:371$2050_Y[14]_new_inv_ O=$abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=iomem_rdata[15] I2=$abc$72829$new_n9403_ I3=soc.spimemio.valid O=$abc$72829$new_n9430_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111001000100010
.gate SB_LUT4 I0=$abc$72829$new_n9430_ I1=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=soc.spimemio.rdata[15] I3=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[15]_new_inv_ O=$abc$72829$soc.cpu.mem_rdata[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001101110001010
.gate SB_LUT4 I0=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I1=iomem_rdata[29] I2=$abc$72829$new_n9403_ I3=soc.spimemio.valid O=$abc$72829$new_n9432_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$abc$72829$new_n9432_ I1=$abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_ I2=soc.spimemio.rdata[29] I3=$abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[29]_new_inv_ O=soc.cpu.mem_rdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010111001
.gate SB_LUT4 I0=$false I1=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_ I2=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[25]_new_inv_ I3=$abc$72829$soc.cpu.mem_rdata_latched_noshuffle[9]_new_inv_ O=$abc$72829$techmap\soc.cpu.$ternary$picorv32.v:371$2050_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n4902_ I2=soc.cpu.mem_16bit_buffer[9] I3=$abc$72829$techmap\soc.cpu.$ternary$picorv32.v:371$2050_Y[9]_new_inv_ O=$abc$72829$auto$wreduce.cc:454:run$7241[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 I1=soc.cpu.decoded_rs1[2] I2=$abc$72829$new_n5346_ I3=$abc$72829$techmap\soc.cpu.$0\instr_retirq[0:0] O=$abc$72829$new_n9436_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_LUT4 I0=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 I1=$abc$72829$new_n9436_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16298_Y[2]_new_ I3=$abc$72829$new_n5343_ O=$abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100110
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[6] I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71653 I2=$abc$72829$new_n5408_ I3=$abc$72829$new_n5388_ O=$abc$72829$new_n9438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14785[1] I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71653 I2=$abc$72829$new_n9438_ I3=$abc$72829$soc.cpu.mem_rdata_latched[24]_new_inv_ O=$abc$72829$techmap\soc.cpu.$procmux$4713_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110000001110001
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 I2=soc.cpu.decoded_rs2[4] I3=$abc$72829$techmap\soc.cpu.$procmux$4713_Y[4]_new_ O=$abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$27459[0]_new_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$19786[1]_new_ I3=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:506$2083_Y_new_ O=$abc$72829$new_n9441_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011101110111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[5] I1=$abc$72829$new_n9441_ I2=$abc$72829$new_n5408_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_ O=$abc$72829$new_n9442_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110111011101
.gate SB_LUT4 I0=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 I1=soc.cpu.decoded_rs2[3] I2=$abc$72829$new_n5424_ I3=$abc$72829$new_n9442_ O=$abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100111011101110
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:1234$2406_Y_new_inv_ I1=soc.cpu.instr_bne I2=$abc$72829$new_n5713_ I3=soc.cpu.instr_bgeu O=$abc$72829$new_n9444_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000110110001
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:1234$2406_Y_new_inv_ I1=$abc$72829$new_n9444_ I2=soc.cpu.instr_bge I3=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:1236$2407_Y_new_inv_ O=$abc$72829$new_n9446_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011000000110
.gate SB_LUT4 I0=$abc$72829$new_n9446_ I1=$abc$72829$new_n5716_ I2=soc.cpu.is_slti_blt_slt I3=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:1236$2407_Y_new_inv_ O=$abc$72829$soc.cpu.alu_out_0_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$59551[0]_new_inv_ I1=$abc$72829$new_n5735_ I2=soc.spimemio.config_dummy[3] I3=soc.spimemio.config_cont O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$36380[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111101011101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$36380[0]_new_inv_ I1=$abc$72829$new_n5749_ I2=soc.cpu.mem_addr[19] I3=$abc$72829$new_n5755_ O=$abc$72829$new_n9449_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$abc$72829$new_n5779_ I1=$abc$72829$new_n9449_ I2=soc.cpu.mem_addr[11] I3=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23550_Y[1]_new_ O=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23331_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=pwmIF.count_temp[7] I1=pwm_connectorIF[7] I2=pwmIF.count_temp[4] I3=pwm_connectorIF[4] O=$abc$72829$new_n9451_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$14727[14]_new_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$14727[15]_new_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$14744[4]_new_ I3=$abc$72829$new_n5859_ O=$abc$72829$new_n9452_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72829$new_n9452_ I1=$abc$72829$new_n5856_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$14758[0]_new_ I3=$abc$72829$new_n9451_ O=$abc$72829$new_n9453_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72829$auto$alumacc.cc:491:replace_alu$7491[31] I1=pwm_connectorIF[8] I2=pwmIF.count_temp[8] I3=$abc$72829$new_n9453_ O=$abc$72829$auto$rtlil.cc:1848:ReduceOr$7501_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010001010101
.gate SB_LUT4 I0=pwmIB.count_temp[4] I1=pwm_connectorIB[4] I2=pwm_connectorIB[8] I3=pwmIB.count_temp[8] O=$abc$72829$new_n9455_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=pwmDF.count_temp[7] I1=pwm_connectorDF[7] I2=pwmDF.count_temp[4] I3=pwm_connectorDF[4] O=$abc$72829$new_n9459_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$24970[14]_new_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$24970[15]_new_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$24987[4]_new_ I3=$abc$72829$new_n5899_ O=$abc$72829$new_n9460_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72829$new_n9460_ I1=$abc$72829$new_n5896_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$25001[0]_new_ I3=$abc$72829$new_n9459_ O=$abc$72829$new_n9461_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72829$auto$alumacc.cc:491:replace_alu$7549[31] I1=pwm_connectorDF[8] I2=pwmDF.count_temp[8] I3=$abc$72829$new_n9461_ O=$abc$72829$auto$rtlil.cc:1848:ReduceOr$7559_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010001010101
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12686[15]_new_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12686[10]_new_ I2=pwm_connectorDB[8] I3=pwmDB.count_temp[8] O=$abc$72829$new_n9463_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:491:replace_alu$7578[31] I2=$abc$72829$new_n9463_ I3=$abc$72829$new_n9595_ O=$abc$72829$auto$rtlil.cc:1848:ReduceOr$7588_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[6] I1=soc.simpleuart.cfg_divider[6] I2=soc.simpleuart.cfg_divider[2] I3=soc.simpleuart.send_divcnt[2] O=$abc$72829$new_n9467_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[21] I1=soc.simpleuart.cfg_divider[21] I2=soc.simpleuart.send_divcnt[20] I3=soc.simpleuart.cfg_divider[20] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[17] I1=soc.simpleuart.cfg_divider[17] I2=soc.simpleuart.send_divcnt[15] I3=soc.simpleuart.cfg_divider[15] O=$abc$72829$new_n9472_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[13] I1=soc.cpu.mem_addr[13] I2=soc.cpu.mem_addr[15] I3=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[15] O=$abc$72829$new_n9475_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[23] I1=soc.cpu.mem_addr[23] I2=soc.cpu.mem_addr[22] I3=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[22] O=$abc$72829$new_n9476_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$72829$new_n6058_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$23712[0]_new_inv_ I2=$abc$72829$new_n9476_ I3=$abc$72829$new_n9475_ O=$abc$72829$new_n9477_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.spimemio.rd_valid I1=$abc$72829$techmap\soc.spimemio.$logic_and$spimemio.v:282$102_Y_new_ I2=$abc$72829$new_n9477_ I3=$abc$72829$new_n9634_ O=soc.spimemio.jump
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[7] I1=soc.cpu.mem_addr[7] I2=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[5] I3=soc.cpu.mem_addr[5] O=$abc$72829$new_n9483_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[18] I1=soc.cpu.mem_addr[18] I2=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[22] I3=soc.cpu.mem_addr[22] O=$abc$72829$new_n9484_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[13] I1=soc.cpu.pcpi_div.dividend[13] I2=soc.cpu.pcpi_div.dividend[11] I3=soc.cpu.pcpi_div.divisor[11] O=$abc$72829$new_n9486_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[15] I1=soc.cpu.pcpi_div.dividend[15] I2=soc.cpu.pcpi_div.divisor[14] I3=soc.cpu.pcpi_div.dividend[14] O=$abc$72829$new_n9487_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$new_n9486_ I1=$abc$72829$new_n9487_ I2=soc.cpu.pcpi_div.divisor[9] I3=soc.cpu.pcpi_div.dividend[9] O=$abc$72829$new_n9488_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[27] I1=soc.cpu.pcpi_div.dividend[27] I2=soc.cpu.pcpi_div.divisor[44] I3=soc.cpu.pcpi_div.divisor[43] O=$abc$72829$new_n9490_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[26] I1=soc.cpu.pcpi_div.dividend[26] I2=soc.cpu.pcpi_div.divisor[25] I3=soc.cpu.pcpi_div.dividend[25] O=$abc$72829$new_n9491_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$72829$new_n6116_ I1=$abc$72829$new_n6104_ I2=$abc$72829$new_n9491_ I3=$abc$72829$new_n9490_ O=$abc$72829$new_n9492_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72829$new_n6112_ I1=$abc$72829$new_n6108_ I2=$abc$72829$new_n6105_ I3=$abc$72829$new_n9492_ O=$abc$72829$new_n9493_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[22] I1=soc.cpu.pcpi_div.dividend[22] I2=soc.cpu.pcpi_div.dividend[25] I3=soc.cpu.pcpi_div.divisor[25] O=$abc$72829$new_n9494_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[31] I1=soc.cpu.pcpi_div.dividend[31] I2=soc.cpu.pcpi_div.divisor[30] I3=soc.cpu.pcpi_div.dividend[30] O=$abc$72829$new_n9495_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$72829$new_n6133_ I1=$abc$72829$new_n6126_ I2=$abc$72829$new_n9495_ I3=$abc$72829$new_n9494_ O=$abc$72829$new_n9496_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20958[5]_new_inv_ I1=$abc$72829$auto$simplemap.cc:168:logic_reduce$21343_new_inv_ I2=soc.cpu.mem_rdata_q[24] I3=soc.cpu.mem_rdata_q[21] O=$abc$72829$new_n9498_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$72829$new_n6196_ I1=$abc$72829$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_ I2=$abc$72829$new_n9498_ I3=soc.cpu.mem_rdata_q[10] O=$abc$72829$new_n9499_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111101111111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$20850[1]_new_inv_ I1=soc.cpu.mem_rdata_q[1] I2=soc.cpu.mem_rdata_q[15] I3=soc.cpu.mem_rdata_q[14] O=$abc$72829$new_n9500_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[11] I1=$abc$72829$new_n9499_ I2=$abc$72829$new_n6192_ I3=$abc$72829$new_n9500_ O=$abc$72829$new_n9501_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010111011101110
.gate SB_LUT4 I0=$abc$72829$auto$wreduce.cc:454:run$7241[0]_new_inv_ I1=$abc$72829$new_n5320_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$8810_new_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_ O=$abc$72829$new_n9502_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101110111011
.gate SB_LUT4 I0=$abc$72829$new_n9502_ I1=$abc$72829$new_n6670_ I2=soc.cpu.mem_rdata_latched[5] I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_ O=$abc$72829$new_n9503_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$72829$new_n9503_ I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_ I2=$abc$72829$new_n6654_ I3=$abc$72829$new_n6665_ O=$abc$72829$new_n9504_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$abc$72829$new_n6657_ I1=$abc$72829$new_n9504_ I2=$abc$72829$techmap\soc.cpu.$procmux$5473_Y[1]_new_inv_ I3=$abc$72829$new_n6662_ O=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001111
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$5490.$and$/usr/local/bin/../share/yosys/techmap.v:434$16100_Y[3]_new_ I1=soc.cpu.mem_rdata_latched[12] I2=$abc$72829$auto$opt_reduce.cc:132:opt_mux$7140_new_ I3=$abc$72829$new_n6655_ O=$abc$72829$new_n9506_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$72829$new_n6684_ I1=$abc$72829$new_n9506_ I2=$abc$72829$new_n6685_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$5490.$and$/usr/local/bin/../share/yosys/techmap.v:434$16102_Y[5]_new_ O=$abc$72829$new_n9507_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101011101
.gate SB_LUT4 I0=$abc$72829$new_n9507_ I1=$abc$72829$new_n6690_ I2=$abc$72829$techmap\soc.cpu.$procmux$5473_Y[3]_new_inv_ I3=$abc$72829$new_n6689_ O=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011111
.gate SB_LUT4 I0=$abc$72829$new_n6699_ I1=$abc$72829$new_n6646_ I2=$abc$72829$techmap\soc.cpu.$procmux$5473_Y[5]_new_inv_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_ O=$abc$72829$new_n9509_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$abc$72829$new_n6657_ I1=$abc$72829$new_n9509_ I2=$abc$72829$techmap\soc.cpu.$procmux$5473_Y[5]_new_inv_ I3=$abc$72829$new_n6692_ O=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_ I1=$abc$72829$soc.cpu.mem_rdata_latched[15]_new_inv_ I2=soc.cpu.mem_rdata_latched[2] I3=$abc$72829$techmap\soc.cpu.$procmux$4551_Y[1]_new_ O=$abc$72829$new_n9511_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_ I1=$abc$72829$auto$simplemap.cc:309:simplemap_lut$19781[2]_new_ I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_ I3=$abc$72829$auto$opt_reduce.cc:132:opt_mux$7148_new_ O=$abc$72829$new_n9512_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001101110111011
.gate SB_LUT4 I0=$abc$72829$new_n9512_ I1=$abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_ I2=$abc$72829$new_n6723_ I3=$abc$72829$new_n9511_ O=$abc$72829$new_n9513_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011011110100
.gate SB_LUT4 I0=$abc$72829$new_n6657_ I1=$abc$72829$new_n9513_ I2=$abc$72829$techmap\soc.cpu.$procmux$5407_Y[0]_new_inv_ I3=$abc$72829$new_n6692_ O=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14785[1] I1=$abc$72829$auto$rtlil.cc:1981:NotGate$71653 I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_ I3=soc.cpu.mem_rdata_latched[5] O=$abc$72829$new_n9515_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=$abc$72829$new_n6772_ I1=$abc$72829$new_n6760_ I2=$abc$72829$new_n9515_ I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$26350_new_ O=$abc$72829$new_n9516_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111011101110
.gate SB_LUT4 I0=$abc$72829$new_n6657_ I1=$abc$72829$new_n9516_ I2=$abc$72829$techmap\soc.cpu.$procmux$5358_Y[3]_new_inv_ I3=$abc$72829$new_n6754_ O=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001111
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 I2=soc.spimemio.xfer.flash_clk I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14287_new_ O=$abc$72829$new_n9518_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_ I1=flash_io0_di I2=flash_io1_di I3=soc.spimemio.xfer.flash_clk O=$abc$72829$new_n9519_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010011100100
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n9518_ I2=$abc$72829$new_n9519_ I3=soc.spimemio.xfer.ibuffer[0] O=soc.spimemio.xfer.next_ibuffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 I2=soc.spimemio.xfer.flash_clk I3=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14287_new_ O=$abc$72829$new_n9521_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_ I1=flash_io1_di I2=soc.spimemio.xfer.ibuffer[0] I3=soc.spimemio.xfer.flash_clk O=$abc$72829$new_n9522_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010011100100
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n9521_ I2=$abc$72829$new_n9522_ I3=soc.spimemio.xfer.ibuffer[1] O=soc.spimemio.xfer.next_ibuffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=soc.spimemio.xfer.count[3] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7720.lcu.g[0]_new_inv_ I2=$abc$72829$new_n7691_ I3=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 O=$abc$72829$new_n9524_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010111111001
.gate SB_LUT4 I0=$abc$72829$new_n9524_ I1=$abc$72829$new_n5735_ I2=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896 I3=$abc$72829$new_n7694_ O=$abc$72829$techmap\soc.spimemio.xfer.$procmux$5938_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011111
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][4]_new_inv_ I2=soc.cpu.reg_op2[1] I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][2]_new_inv_ O=$abc$72829$new_n9526_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][0]_new_inv_ I2=$abc$72829$new_n7739_ I3=$abc$72829$new_n9526_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][16]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][0]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[0]_new_inv_ I1=$abc$72829$new_n7769_ I2=soc.cpu.is_compare I3=$abc$72829$soc.cpu.alu_out_0_new_inv_ O=soc.cpu.alu_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011111110111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][4]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][2]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][6]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][2]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$7\buffer[32:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][2]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$7\buffer[32:0][2]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][18]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][2]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[2]_new_inv_ I1=$abc$72829$new_n7836_ I2=$abc$72829$new_n7780_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][2]_new_ O=soc.cpu.alu_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][19]_new_inv_ I1=soc.cpu.reg_op2[4] I2=$abc$72829$new_n7752_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][3]_new_inv_ O=$abc$72829$new_n9535_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][5]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][3]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$72829$new_n6259_ I1=soc.cpu.reg_op2[2] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][7]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][3]_new_inv_ O=$abc$72829$new_n9537_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101111111
.gate SB_LUT4 I0=$abc$72829$new_n7851_ I1=$abc$72829$new_n9535_ I2=$abc$72829$new_n9537_ I3=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ O=soc.cpu.alu_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010111010101
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][18]_new_inv_ O=$abc$72829$new_n9539_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001011100110
.gate SB_LUT4 I0=$abc$72829$new_n9539_ I1=soc.cpu.reg_op2[4] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][10]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][2]_new_inv_ O=$abc$72829$soc.cpu.alu_shr[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=$abc$72829$new_n7950_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[10]_new_ I2=$abc$72829$soc.cpu.alu_shr[10]_new_ I3=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ O=soc.cpu.alu_out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111111101
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][20]_new_ O=$abc$72829$new_n9542_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$72829$new_n9542_ I1=soc.cpu.reg_op2[4] I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][12]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][4]_new_inv_ O=$abc$72829$soc.cpu.alu_shr[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=$abc$72829$new_n7972_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[12]_new_ I2=$abc$72829$soc.cpu.alu_shr[12]_new_ I3=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_ O=soc.cpu.alu_out[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111111101
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][2]_new_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][10]_new_inv_ O=$abc$72829$new_n9545_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011111110011101
.gate SB_LUT4 I0=$abc$72829$new_n8042_ I1=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_ I2=$abc$72829$new_n9545_ I3=$abc$72829$new_n8038_ O=$abc$72829$new_n9546_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$abc$72829$new_n9546_ I1=$abc$72829$new_n8021_ I2=$abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][18]_new_inv_ I3=soc.cpu.reg_op2[4] O=soc.cpu.alu_out[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][24]_new_inv_ I2=soc.cpu.reg_op2[1] I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][26]_new_inv_ O=$abc$72829$new_n9548_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][20]_new_inv_ I2=$abc$72829$new_n9548_ I3=$abc$72829$new_n8143_ O=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$7\buffer[31:0][28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$abc$72829$new_n8147_ I1=$abc$72829$new_n8146_ I2=$abc$72829$new_n8021_ I3=$abc$72829$new_n8144_ O=$abc$72829$new_n9550_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$72829$new_n9550_ I1=$abc$72829$new_n8145_ I2=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$7\buffer[31:0][28]_new_ I3=$abc$72829$new_n7934_ O=soc.cpu.alu_out[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][27]_new_inv_ I2=soc.cpu.reg_op2[1] I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][29]_new_inv_ O=$abc$72829$new_n9552_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=$abc$72829$new_n8171_ I1=$abc$72829$new_n7780_ I2=$abc$72829$new_n9552_ I3=$abc$72829$new_n8178_ O=$abc$72829$new_n9553_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$72829$new_n8106_ I1=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][31]_new_inv_ I2=$abc$72829$new_n8100_ I3=$abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][23]_new_inv_ O=$abc$72829$new_n9554_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n9554_ I3=$abc$72829$new_n9553_ O=soc.cpu.alu_out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_ I1=soc.cpu.reg_op1[1] I2=soc.cpu.mem_rdata[24] I3=$abc$72829$soc.cpu.mem_rdata[8]_new_inv_ O=$abc$72829$new_n9556_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15965_Y_new_ I1=soc.cpu.mem_rdata[16] I2=$abc$72829$soc.cpu.mem_rdata[0]_new_inv_ I3=$abc$72829$soc.cpu.mem_la_wstrb[0]_new_inv_ O=$abc$72829$new_n9557_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$new_n9557_ I2=soc.cpu.reg_op1[0] I3=$abc$72829$new_n9556_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110111011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n8365_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[0]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_ I1=soc.cpu.reg_op1[1] I2=soc.cpu.mem_rdata[25] I3=$abc$72829$soc.cpu.mem_rdata[9]_new_inv_ O=$abc$72829$new_n9560_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15965_Y_new_ I1=soc.cpu.mem_rdata[17] I2=$abc$72829$soc.cpu.mem_rdata[1]_new_inv_ I3=$abc$72829$soc.cpu.mem_la_wstrb[0]_new_inv_ O=$abc$72829$new_n9561_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$new_n9561_ I2=soc.cpu.reg_op1[0] I3=$abc$72829$new_n9560_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110111011101
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8386_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[1]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[1]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_ I1=soc.cpu.reg_op1[1] I2=soc.cpu.mem_rdata[26] I3=$abc$72829$soc.cpu.mem_rdata[10]_new_inv_ O=$abc$72829$new_n9564_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15965_Y_new_ I1=soc.cpu.mem_rdata[18] I2=$abc$72829$soc.cpu.mem_rdata[2]_new_inv_ I3=$abc$72829$soc.cpu.mem_la_wstrb[0]_new_inv_ O=$abc$72829$new_n9565_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$new_n9565_ I2=soc.cpu.reg_op1[0] I3=$abc$72829$new_n9564_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110111011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n8392_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[2]_new_inv_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_ I1=soc.cpu.reg_op1[1] I2=soc.cpu.mem_rdata[27] I3=$abc$72829$soc.cpu.mem_rdata[11]_new_inv_ O=$abc$72829$new_n9568_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=$abc$72829$new_n9568_ I1=soc.cpu.reg_op1[0] I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15965_Y_new_ I3=soc.cpu.mem_rdata[19] O=$abc$72829$new_n9569_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$72829$new_n8406_ I1=soc.cpu.cpu_state[5] I2=$abc$72829$new_n9569_ I3=$abc$72829$new_n8405_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$15962_Y[3]_new_ I1=soc.cpu.mem_rdata[26] I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_ I3=$abc$72829$soc.cpu.mem_rdata[10]_new_inv_ O=$abc$72829$soc.cpu.mem_rdata_word[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15895_Y[23]_new_ I2=$abc$72829$soc.cpu.mem_rdata_word[10]_new_ I3=$abc$72829$new_n8471_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101010111
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8502_ I2=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[10]_new_inv_ I3=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[10]_new_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=$abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$15962_Y[3]_new_ I1=soc.cpu.mem_rdata[27] I2=$abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_ I3=$abc$72829$soc.cpu.mem_rdata[11]_new_inv_ O=$abc$72829$soc.cpu.mem_rdata_word[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15895_Y[23]_new_ I2=$abc$72829$soc.cpu.mem_rdata_word[11]_new_ I3=$abc$72829$new_n8471_ O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101010111
.gate SB_LUT4 I0=$abc$72829$new_n8507_ I1=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[11]_new_inv_ I2=soc.cpu.cpu_state[3] I3=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[11] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[23] I1=soc.simpleuart.cfg_divider[23] I2=soc.simpleuart.send_divcnt[22] I3=soc.simpleuart.cfg_divider[22] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$new_n9599_ I1=$abc$72829$new_n6020_ I2=$abc$72829$new_n9614_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[4]_new_ O=$abc$72829$auto$rtlil.cc:1847:ReduceAnd$7419_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.spimemio.rd_addr[10] I1=soc.cpu.mem_addr[10] I2=soc.spimemio.rd_addr[8] I3=soc.cpu.mem_addr[8] O=$abc$72829$new_n9581_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$auto$fsm_map.cc:74:implement_pattern_cache$7764_new_ I1=$abc$72829$new_n5048_ I2=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$13167[5]_new_inv_ I3=$abc$72829$new_n4978_ O=$abc$72829$new_n9585_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011101110111
.gate SB_LUT4 I0=$abc$72829$new_n5883_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$14911[0]_new_ I2=pwmIB.count_temp[5] I3=pwm_connectorIB[5] O=$abc$72829$new_n9589_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=pwmIB.count_temp[9] I1=pwm_connectorIB[9] I2=pwmIB.count_temp[7] I3=pwm_connectorIB[7] O=$abc$72829$new_n9590_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$new_n9455_ I1=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$9409[15]_new_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$14880[10]_new_ I3=$abc$72829$new_n9590_ O=$abc$72829$new_n9591_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:491:replace_alu$7520[31] I2=$abc$72829$new_n9589_ I3=$abc$72829$new_n9591_ O=$abc$72829$auto$rtlil.cc:1848:ReduceOr$7530_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=pwmDB.count_temp[5] I1=pwm_connectorDB[5] I2=pwmDB.count_temp[4] I3=pwm_connectorDB[4] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12686[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=pwmDB.count_temp[9] I1=pwm_connectorDB[9] I2=pwmDB.count_temp[7] I3=pwm_connectorDB[7] O=$abc$72829$new_n9594_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12717[0]_new_ I1=$abc$72829$new_n5915_ I2=$abc$72829$new_n9594_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$12686[13]_new_ O=$abc$72829$new_n9595_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[11] I1=soc.simpleuart.cfg_divider[11] I2=soc.simpleuart.send_divcnt[10] I3=soc.simpleuart.cfg_divider[10] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[13] I1=soc.simpleuart.cfg_divider[13] I2=soc.simpleuart.send_divcnt[12] I3=soc.simpleuart.cfg_divider[12] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$new_n9472_ I1=$abc$72829$new_n6018_ I2=$abc$72829$new_n6016_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[9]_new_ O=$abc$72829$new_n9598_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n6013_ I2=$abc$72829$new_n9598_ I3=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[10]_new_ O=$abc$72829$new_n9599_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[10] I1=soc.cpu.mem_addr[10] I2=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[8] I3=soc.cpu.mem_addr[8] O=$abc$72829$new_n9601_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[19] I1=soc.cpu.mem_addr[19] I2=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[12] I3=soc.cpu.mem_addr[12] O=$abc$72829$new_n9602_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[6] I1=soc.cpu.mem_addr[6] I2=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[4] I3=soc.cpu.mem_addr[4] O=$abc$72829$new_n9604_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$new_n9602_ I1=$abc$72829$new_n9601_ I2=$abc$72829$new_n9604_ I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$23743[2]_new_inv_ O=$abc$72829$new_n9605_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[19] I1=soc.cpu.pcpi_div.dividend[19] I2=soc.cpu.pcpi_div.divisor[18] I3=soc.cpu.pcpi_div.dividend[18] O=$abc$72829$new_n9607_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$new_n9496_ I1=$abc$72829$new_n9488_ I2=$abc$72829$new_n6130_ I3=$abc$72829$new_n6127_ O=$abc$72829$new_n9609_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[29] I1=soc.simpleuart.cfg_divider[29] I2=soc.simpleuart.send_divcnt[27] I3=soc.simpleuart.cfg_divider[27] O=$abc$72829$new_n9611_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[31] I1=soc.simpleuart.cfg_divider[31] I2=soc.simpleuart.send_divcnt[30] I3=soc.simpleuart.cfg_divider[30] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[5]_new_ I1=$abc$72829$new_n9467_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[13]_new_ I3=$abc$72829$new_n6008_ O=$abc$72829$new_n9613_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$72829$new_n9613_ I1=$abc$72829$new_n6004_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[0]_new_ I3=$abc$72829$new_n9611_ O=$abc$72829$new_n9614_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.spimemio.rd_addr[12] I1=soc.cpu.mem_addr[12] I2=soc.cpu.mem_addr[4] I3=soc.spimemio.rd_addr[4] O=$abc$72829$new_n9615_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=soc.spimemio.rd_addr[21] I1=soc.cpu.mem_addr[21] I2=soc.spimemio.rd_addr[20] I3=soc.cpu.mem_addr[20] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$23771[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$new_n9581_ I1=$abc$72829$new_n9409_ I2=$abc$72829$new_n4890_ I3=$abc$72829$new_n4884_ O=$abc$72829$new_n9617_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n9617_ I2=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$23771[10]_new_inv_ I3=$abc$72829$new_n9615_ O=$abc$72829$new_n9618_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[3] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$13167[5]_new_inv_ O=$abc$72829$new_n9619_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n9619_ I2=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 I3=$abc$72829$new_n5040_ O=$abc$72829$new_n9620_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$72829$new_n9585_ I1=$abc$72829$new_n9419_ I2=resetn I3=$abc$72829$new_n5049_ O=$abc$72829$new_n9621_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$abc$72829$new_n9621_ I1=$abc$72829$new_n9620_ I2=$abc$72829$new_n4964_ I3=$abc$72829$auto$fsm_map.cc:74:implement_pattern_cache$7796_new_ O=$abc$72829$auto$fsm_map.cc:170:map_fsm$7756[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[21] I1=soc.cpu.mem_addr[21] I2=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[20] I3=soc.cpu.mem_addr[20] O=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$23712[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[20] I1=soc.cpu.pcpi_div.dividend[20] I2=soc.cpu.pcpi_div.divisor[17] I3=soc.cpu.pcpi_div.dividend[17] O=$abc$72829$new_n9627_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[28] I1=soc.cpu.pcpi_div.dividend[28] I2=soc.cpu.pcpi_div.divisor[24] I3=soc.cpu.pcpi_div.dividend[24] O=$abc$72829$new_n9628_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$new_n9609_ I1=$abc$72829$new_n9607_ I2=$abc$72829$new_n9628_ I3=$abc$72829$new_n9627_ O=$abc$72829$new_n9629_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$new_n9493_ I3=$abc$72829$new_n9629_ O=$abc$72829$auto$rtlil.cc:1847:ReduceAnd$7430_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[16] I1=soc.cpu.mem_addr[16] I2=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[14] I3=soc.cpu.mem_addr[14] O=$abc$72829$new_n9631_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$72829$new_n9631_ I1=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[3] I2=soc.cpu.mem_addr[3] I3=$abc$72829$auto$alumacc.cc:474:replace_alu$7726.C[22] O=$abc$72829$new_n9632_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000010
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$23712[10]_new_inv_ I1=$abc$72829$new_n9484_ I2=$abc$72829$new_n9483_ I3=$abc$72829$new_n6045_ O=$abc$72829$new_n9633_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n9605_ I2=$abc$72829$new_n9633_ I3=$abc$72829$new_n9632_ O=$abc$72829$new_n9634_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7401.C[1] I0=soc.simpleuart.cfg_divider[0] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[10] CO=$auto$alumacc.cc:474:replace_alu$7401.C[11] I0=soc.simpleuart.cfg_divider[10] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[11] CO=$auto$alumacc.cc:474:replace_alu$7401.C[12] I0=soc.simpleuart.cfg_divider[11] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[12] CO=$auto$alumacc.cc:474:replace_alu$7401.C[13] I0=soc.simpleuart.cfg_divider[12] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[13] CO=$auto$alumacc.cc:474:replace_alu$7401.C[14] I0=soc.simpleuart.cfg_divider[13] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[14] CO=$auto$alumacc.cc:474:replace_alu$7401.C[15] I0=soc.simpleuart.cfg_divider[14] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[15] CO=$auto$alumacc.cc:474:replace_alu$7401.C[16] I0=soc.simpleuart.cfg_divider[15] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[16] CO=$auto$alumacc.cc:474:replace_alu$7401.C[17] I0=soc.simpleuart.cfg_divider[16] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[17] CO=$auto$alumacc.cc:474:replace_alu$7401.C[18] I0=soc.simpleuart.cfg_divider[17] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[18] CO=$auto$alumacc.cc:474:replace_alu$7401.C[19] I0=soc.simpleuart.cfg_divider[18] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[19] CO=$auto$alumacc.cc:474:replace_alu$7401.C[20] I0=soc.simpleuart.cfg_divider[19] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[1] CO=$auto$alumacc.cc:474:replace_alu$7401.C[2] I0=soc.simpleuart.cfg_divider[1] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[20] CO=$auto$alumacc.cc:474:replace_alu$7401.C[21] I0=soc.simpleuart.cfg_divider[20] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[21] CO=$auto$alumacc.cc:474:replace_alu$7401.C[22] I0=soc.simpleuart.cfg_divider[21] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[22] CO=$auto$alumacc.cc:474:replace_alu$7401.C[23] I0=soc.simpleuart.cfg_divider[22] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[23] CO=$auto$alumacc.cc:474:replace_alu$7401.C[24] I0=soc.simpleuart.cfg_divider[23] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[24] CO=$auto$alumacc.cc:474:replace_alu$7401.C[25] I0=soc.simpleuart.cfg_divider[24] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[25] CO=$auto$alumacc.cc:474:replace_alu$7401.C[26] I0=soc.simpleuart.cfg_divider[25] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[26] CO=$auto$alumacc.cc:474:replace_alu$7401.C[27] I0=soc.simpleuart.cfg_divider[26] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[27] CO=$auto$alumacc.cc:474:replace_alu$7401.C[28] I0=soc.simpleuart.cfg_divider[27] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[28] CO=$auto$alumacc.cc:474:replace_alu$7401.C[29] I0=soc.simpleuart.cfg_divider[28] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[29] CO=$auto$alumacc.cc:474:replace_alu$7401.C[30] I0=soc.simpleuart.cfg_divider[29] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[2] CO=$auto$alumacc.cc:474:replace_alu$7401.C[3] I0=soc.simpleuart.cfg_divider[2] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[30] CO=$auto$alumacc.cc:474:replace_alu$7401.C[31] I0=soc.simpleuart.cfg_divider[30] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[31] CO=$abc$72829$auto$alumacc.cc:491:replace_alu$7403[31] I0=soc.simpleuart.cfg_divider[31] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[3] CO=$auto$alumacc.cc:474:replace_alu$7401.C[4] I0=soc.simpleuart.cfg_divider[3] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[4] CO=$auto$alumacc.cc:474:replace_alu$7401.C[5] I0=soc.simpleuart.cfg_divider[4] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[5] CO=$auto$alumacc.cc:474:replace_alu$7401.C[6] I0=soc.simpleuart.cfg_divider[5] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[6] CO=$auto$alumacc.cc:474:replace_alu$7401.C[7] I0=soc.simpleuart.cfg_divider[6] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[7] CO=$auto$alumacc.cc:474:replace_alu$7401.C[8] I0=soc.simpleuart.cfg_divider[7] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[8] CO=$auto$alumacc.cc:474:replace_alu$7401.C[9] I0=soc.simpleuart.cfg_divider[8] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7401.C[9] CO=$auto$alumacc.cc:474:replace_alu$7401.C[10] I0=soc.simpleuart.cfg_divider[9] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7406.C[1] I0=soc.simpleuart.cfg_divider[1] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[10] CO=$auto$alumacc.cc:474:replace_alu$7406.C[11] I0=soc.simpleuart.cfg_divider[11] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[11] CO=$auto$alumacc.cc:474:replace_alu$7406.C[12] I0=soc.simpleuart.cfg_divider[12] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[12] CO=$auto$alumacc.cc:474:replace_alu$7406.C[13] I0=soc.simpleuart.cfg_divider[13] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[13] CO=$auto$alumacc.cc:474:replace_alu$7406.C[14] I0=soc.simpleuart.cfg_divider[14] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[14] CO=$auto$alumacc.cc:474:replace_alu$7406.C[15] I0=soc.simpleuart.cfg_divider[15] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[15] CO=$auto$alumacc.cc:474:replace_alu$7406.C[16] I0=soc.simpleuart.cfg_divider[16] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[16] CO=$auto$alumacc.cc:474:replace_alu$7406.C[17] I0=soc.simpleuart.cfg_divider[17] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[17] CO=$auto$alumacc.cc:474:replace_alu$7406.C[18] I0=soc.simpleuart.cfg_divider[18] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[18] CO=$auto$alumacc.cc:474:replace_alu$7406.C[19] I0=soc.simpleuart.cfg_divider[19] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[19] CO=$auto$alumacc.cc:474:replace_alu$7406.C[20] I0=soc.simpleuart.cfg_divider[20] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[1] CO=$auto$alumacc.cc:474:replace_alu$7406.C[2] I0=soc.simpleuart.cfg_divider[2] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[20] CO=$auto$alumacc.cc:474:replace_alu$7406.C[21] I0=soc.simpleuart.cfg_divider[21] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[21] CO=$auto$alumacc.cc:474:replace_alu$7406.C[22] I0=soc.simpleuart.cfg_divider[22] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[22] CO=$auto$alumacc.cc:474:replace_alu$7406.C[23] I0=soc.simpleuart.cfg_divider[23] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[23] CO=$auto$alumacc.cc:474:replace_alu$7406.C[24] I0=soc.simpleuart.cfg_divider[24] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[24] CO=$auto$alumacc.cc:474:replace_alu$7406.C[25] I0=soc.simpleuart.cfg_divider[25] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[25] CO=$auto$alumacc.cc:474:replace_alu$7406.C[26] I0=soc.simpleuart.cfg_divider[26] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[26] CO=$auto$alumacc.cc:474:replace_alu$7406.C[27] I0=soc.simpleuart.cfg_divider[27] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[27] CO=$auto$alumacc.cc:474:replace_alu$7406.C[28] I0=soc.simpleuart.cfg_divider[28] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[28] CO=$auto$alumacc.cc:474:replace_alu$7406.C[29] I0=soc.simpleuart.cfg_divider[29] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[29] CO=$auto$alumacc.cc:474:replace_alu$7406.C[30] I0=soc.simpleuart.cfg_divider[30] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[2] CO=$auto$alumacc.cc:474:replace_alu$7406.C[3] I0=soc.simpleuart.cfg_divider[3] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[30] CO=$abc$72829$auto$alumacc.cc:491:replace_alu$7408[31] I0=soc.simpleuart.cfg_divider[31] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[3] CO=$auto$alumacc.cc:474:replace_alu$7406.C[4] I0=soc.simpleuart.cfg_divider[4] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[4] CO=$auto$alumacc.cc:474:replace_alu$7406.C[5] I0=soc.simpleuart.cfg_divider[5] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[5] CO=$auto$alumacc.cc:474:replace_alu$7406.C[6] I0=soc.simpleuart.cfg_divider[6] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[6] CO=$auto$alumacc.cc:474:replace_alu$7406.C[7] I0=soc.simpleuart.cfg_divider[7] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[7] CO=$auto$alumacc.cc:474:replace_alu$7406.C[8] I0=soc.simpleuart.cfg_divider[8] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[8] CO=$auto$alumacc.cc:474:replace_alu$7406.C[9] I0=soc.simpleuart.cfg_divider[9] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7406.C[9] CO=$auto$alumacc.cc:474:replace_alu$7406.C[10] I0=soc.simpleuart.cfg_divider[10] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7411.C[1] I0=soc.simpleuart.send_divcnt[0] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[10] CO=$auto$alumacc.cc:474:replace_alu$7411.C[11] I0=soc.simpleuart.send_divcnt[10] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[11] CO=$auto$alumacc.cc:474:replace_alu$7411.C[12] I0=soc.simpleuart.send_divcnt[11] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[12] CO=$auto$alumacc.cc:474:replace_alu$7411.C[13] I0=soc.simpleuart.send_divcnt[12] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[13] CO=$auto$alumacc.cc:474:replace_alu$7411.C[14] I0=soc.simpleuart.send_divcnt[13] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[14] CO=$auto$alumacc.cc:474:replace_alu$7411.C[15] I0=soc.simpleuart.send_divcnt[14] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[15] CO=$auto$alumacc.cc:474:replace_alu$7411.C[16] I0=soc.simpleuart.send_divcnt[15] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[16] CO=$auto$alumacc.cc:474:replace_alu$7411.C[17] I0=soc.simpleuart.send_divcnt[16] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[17] CO=$auto$alumacc.cc:474:replace_alu$7411.C[18] I0=soc.simpleuart.send_divcnt[17] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[18] CO=$auto$alumacc.cc:474:replace_alu$7411.C[19] I0=soc.simpleuart.send_divcnt[18] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[19] CO=$auto$alumacc.cc:474:replace_alu$7411.C[20] I0=soc.simpleuart.send_divcnt[19] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[1] CO=$auto$alumacc.cc:474:replace_alu$7411.C[2] I0=soc.simpleuart.send_divcnt[1] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[20] CO=$auto$alumacc.cc:474:replace_alu$7411.C[21] I0=soc.simpleuart.send_divcnt[20] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[21] CO=$auto$alumacc.cc:474:replace_alu$7411.C[22] I0=soc.simpleuart.send_divcnt[21] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[22] CO=$auto$alumacc.cc:474:replace_alu$7411.C[23] I0=soc.simpleuart.send_divcnt[22] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[23] CO=$auto$alumacc.cc:474:replace_alu$7411.C[24] I0=soc.simpleuart.send_divcnt[23] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[24] CO=$auto$alumacc.cc:474:replace_alu$7411.C[25] I0=soc.simpleuart.send_divcnt[24] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[25] CO=$auto$alumacc.cc:474:replace_alu$7411.C[26] I0=soc.simpleuart.send_divcnt[25] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[26] CO=$auto$alumacc.cc:474:replace_alu$7411.C[27] I0=soc.simpleuart.send_divcnt[26] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[27] CO=$auto$alumacc.cc:474:replace_alu$7411.C[28] I0=soc.simpleuart.send_divcnt[27] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[28] CO=$auto$alumacc.cc:474:replace_alu$7411.C[29] I0=soc.simpleuart.send_divcnt[28] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[29] CO=$auto$alumacc.cc:474:replace_alu$7411.C[30] I0=soc.simpleuart.send_divcnt[29] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[2] CO=$auto$alumacc.cc:474:replace_alu$7411.C[3] I0=soc.simpleuart.send_divcnt[2] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[30] CO=$auto$alumacc.cc:474:replace_alu$7411.C[31] I0=soc.simpleuart.send_divcnt[30] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[31] CO=$abc$72829$auto$alumacc.cc:491:replace_alu$7413[31] I0=soc.simpleuart.send_divcnt[31] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[3] CO=$auto$alumacc.cc:474:replace_alu$7411.C[4] I0=soc.simpleuart.send_divcnt[3] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[4] CO=$auto$alumacc.cc:474:replace_alu$7411.C[5] I0=soc.simpleuart.send_divcnt[4] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[5] CO=$auto$alumacc.cc:474:replace_alu$7411.C[6] I0=soc.simpleuart.send_divcnt[5] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[6] CO=$auto$alumacc.cc:474:replace_alu$7411.C[7] I0=soc.simpleuart.send_divcnt[6] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[7] CO=$auto$alumacc.cc:474:replace_alu$7411.C[8] I0=soc.simpleuart.send_divcnt[7] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[8] CO=$auto$alumacc.cc:474:replace_alu$7411.C[9] I0=soc.simpleuart.send_divcnt[8] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[9] CO=$auto$alumacc.cc:474:replace_alu$7411.C[10] I0=soc.simpleuart.send_divcnt[9] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7422.C[1] I0=soc.cpu.pcpi_div.dividend[0] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[10] CO=$auto$alumacc.cc:474:replace_alu$7422.C[11] I0=soc.cpu.pcpi_div.dividend[10] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[11] CO=$auto$alumacc.cc:474:replace_alu$7422.C[12] I0=soc.cpu.pcpi_div.dividend[11] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[12] CO=$auto$alumacc.cc:474:replace_alu$7422.C[13] I0=soc.cpu.pcpi_div.dividend[12] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[13] CO=$auto$alumacc.cc:474:replace_alu$7422.C[14] I0=soc.cpu.pcpi_div.dividend[13] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[14] CO=$auto$alumacc.cc:474:replace_alu$7422.C[15] I0=soc.cpu.pcpi_div.dividend[14] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[15] CO=$auto$alumacc.cc:474:replace_alu$7422.C[16] I0=soc.cpu.pcpi_div.dividend[15] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[16] CO=$auto$alumacc.cc:474:replace_alu$7422.C[17] I0=soc.cpu.pcpi_div.dividend[16] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[17] CO=$auto$alumacc.cc:474:replace_alu$7422.C[18] I0=soc.cpu.pcpi_div.dividend[17] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[18] CO=$auto$alumacc.cc:474:replace_alu$7422.C[19] I0=soc.cpu.pcpi_div.dividend[18] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[19] CO=$auto$alumacc.cc:474:replace_alu$7422.C[20] I0=soc.cpu.pcpi_div.dividend[19] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[1] CO=$auto$alumacc.cc:474:replace_alu$7422.C[2] I0=soc.cpu.pcpi_div.dividend[1] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[20] CO=$auto$alumacc.cc:474:replace_alu$7422.C[21] I0=soc.cpu.pcpi_div.dividend[20] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[21] CO=$auto$alumacc.cc:474:replace_alu$7422.C[22] I0=soc.cpu.pcpi_div.dividend[21] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[22] CO=$auto$alumacc.cc:474:replace_alu$7422.C[23] I0=soc.cpu.pcpi_div.dividend[22] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[23] CO=$auto$alumacc.cc:474:replace_alu$7422.C[24] I0=soc.cpu.pcpi_div.dividend[23] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[24] CO=$auto$alumacc.cc:474:replace_alu$7422.C[25] I0=soc.cpu.pcpi_div.dividend[24] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[25] CO=$auto$alumacc.cc:474:replace_alu$7422.C[26] I0=soc.cpu.pcpi_div.dividend[25] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[26] CO=$auto$alumacc.cc:474:replace_alu$7422.C[27] I0=soc.cpu.pcpi_div.dividend[26] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[27] CO=$auto$alumacc.cc:474:replace_alu$7422.C[28] I0=soc.cpu.pcpi_div.dividend[27] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[28] CO=$auto$alumacc.cc:474:replace_alu$7422.C[29] I0=soc.cpu.pcpi_div.dividend[28] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[29] CO=$auto$alumacc.cc:474:replace_alu$7422.C[30] I0=soc.cpu.pcpi_div.dividend[29] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[2] CO=$auto$alumacc.cc:474:replace_alu$7422.C[3] I0=soc.cpu.pcpi_div.dividend[2] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[30] CO=$auto$alumacc.cc:474:replace_alu$7422.C[31] I0=soc.cpu.pcpi_div.dividend[30] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[31] CO=$auto$alumacc.cc:474:replace_alu$7422.C[32] I0=soc.cpu.pcpi_div.dividend[31] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[32] CO=$auto$alumacc.cc:474:replace_alu$7422.C[33] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[33] CO=$auto$alumacc.cc:474:replace_alu$7422.C[34] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[34] CO=$auto$alumacc.cc:474:replace_alu$7422.C[35] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[35] CO=$auto$alumacc.cc:474:replace_alu$7422.C[36] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[36] CO=$auto$alumacc.cc:474:replace_alu$7422.C[37] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[37] CO=$auto$alumacc.cc:474:replace_alu$7422.C[38] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[38] CO=$auto$alumacc.cc:474:replace_alu$7422.C[39] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[39] CO=$auto$alumacc.cc:474:replace_alu$7422.C[40] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[3] CO=$auto$alumacc.cc:474:replace_alu$7422.C[4] I0=soc.cpu.pcpi_div.dividend[3] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[40] CO=$auto$alumacc.cc:474:replace_alu$7422.C[41] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[41] CO=$auto$alumacc.cc:474:replace_alu$7422.C[42] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[42] CO=$auto$alumacc.cc:474:replace_alu$7422.C[43] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[43] CO=$auto$alumacc.cc:474:replace_alu$7422.C[44] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[44] CO=$auto$alumacc.cc:474:replace_alu$7422.C[45] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[45] CO=$auto$alumacc.cc:474:replace_alu$7422.C[46] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[46] CO=$auto$alumacc.cc:474:replace_alu$7422.C[47] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[47] CO=$auto$alumacc.cc:474:replace_alu$7422.C[48] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[48] CO=$auto$alumacc.cc:474:replace_alu$7422.C[49] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[49] CO=$auto$alumacc.cc:474:replace_alu$7422.C[50] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[4] CO=$auto$alumacc.cc:474:replace_alu$7422.C[5] I0=soc.cpu.pcpi_div.dividend[4] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[50] CO=$auto$alumacc.cc:474:replace_alu$7422.C[51] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[51] CO=$auto$alumacc.cc:474:replace_alu$7422.C[52] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[52] CO=$auto$alumacc.cc:474:replace_alu$7422.C[53] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[53] CO=$auto$alumacc.cc:474:replace_alu$7422.C[54] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[54] CO=$auto$alumacc.cc:474:replace_alu$7422.C[55] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[55] CO=$auto$alumacc.cc:474:replace_alu$7422.C[56] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[56] CO=$auto$alumacc.cc:474:replace_alu$7422.C[57] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[57] CO=$auto$alumacc.cc:474:replace_alu$7422.C[58] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[58] CO=$auto$alumacc.cc:474:replace_alu$7422.C[59] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[59] CO=$auto$alumacc.cc:474:replace_alu$7422.C[60] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[5] CO=$auto$alumacc.cc:474:replace_alu$7422.C[6] I0=soc.cpu.pcpi_div.dividend[5] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[60] CO=$auto$alumacc.cc:474:replace_alu$7422.C[61] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[61] CO=$auto$alumacc.cc:474:replace_alu$7422.C[62] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[62] CO=$abc$72829$auto$alumacc.cc:491:replace_alu$7424[62] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[6] CO=$auto$alumacc.cc:474:replace_alu$7422.C[7] I0=soc.cpu.pcpi_div.dividend[6] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[7] CO=$auto$alumacc.cc:474:replace_alu$7422.C[8] I0=soc.cpu.pcpi_div.dividend[7] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[8] CO=$auto$alumacc.cc:474:replace_alu$7422.C[9] I0=soc.cpu.pcpi_div.dividend[8] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7422.C[9] CO=$auto$alumacc.cc:474:replace_alu$7422.C[10] I0=soc.cpu.pcpi_div.dividend[9] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[10] CO=$auto$alumacc.cc:474:replace_alu$7444.C[11] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[11] CO=$auto$alumacc.cc:474:replace_alu$7444.C[12] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[12] CO=$auto$alumacc.cc:474:replace_alu$7444.C[13] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[13] CO=$auto$alumacc.cc:474:replace_alu$7444.C[14] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[14] CO=$auto$alumacc.cc:474:replace_alu$7444.C[15] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[15] CO=$auto$alumacc.cc:474:replace_alu$7444.C[16] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[16] CO=$auto$alumacc.cc:474:replace_alu$7444.C[17] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[17] CO=$auto$alumacc.cc:474:replace_alu$7444.C[18] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[18] CO=$auto$alumacc.cc:474:replace_alu$7444.C[19] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[19] CO=$auto$alumacc.cc:474:replace_alu$7444.C[20] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7444.C[2] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[20] CO=$auto$alumacc.cc:474:replace_alu$7444.C[21] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[21] CO=$auto$alumacc.cc:474:replace_alu$7444.C[22] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[22] CO=$auto$alumacc.cc:474:replace_alu$7444.C[23] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[23] CO=$auto$alumacc.cc:474:replace_alu$7444.C[24] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[24] CO=$auto$alumacc.cc:474:replace_alu$7444.C[25] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[25] CO=$auto$alumacc.cc:474:replace_alu$7444.C[26] I0=$true I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[26] CO=$auto$alumacc.cc:474:replace_alu$7444.C[27] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[27] CO=$auto$alumacc.cc:474:replace_alu$7444.C[28] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[28] CO=$auto$alumacc.cc:474:replace_alu$7444.C[29] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[29] CO=$auto$alumacc.cc:474:replace_alu$7444.C[30] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[2] CO=$auto$alumacc.cc:474:replace_alu$7444.C[3] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[30] CO=$auto$alumacc.cc:474:replace_alu$7444.C[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[31] CO=$abc$72829$auto$alumacc.cc:491:replace_alu$7446[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[3] CO=$auto$alumacc.cc:474:replace_alu$7444.C[4] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[4] CO=$auto$alumacc.cc:474:replace_alu$7444.C[5] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[5] CO=$auto$alumacc.cc:474:replace_alu$7444.C[6] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[6] CO=$auto$alumacc.cc:474:replace_alu$7444.C[7] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[7] CO=$auto$alumacc.cc:474:replace_alu$7444.C[8] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[8] CO=$auto$alumacc.cc:474:replace_alu$7444.C[9] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7444.C[9] CO=$auto$alumacc.cc:474:replace_alu$7444.C[10] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[25] CO=$auto$alumacc.cc:474:replace_alu$7455.C[3] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7455.C[3] CO=$auto$alumacc.cc:474:replace_alu$7455.C[4] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7455.C[4] CO=$auto$alumacc.cc:474:replace_alu$7455.C[5] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7455.C[5] CO=$auto$alumacc.cc:474:replace_alu$7455.C[6] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7455.C[6] CO=$auto$alumacc.cc:474:replace_alu$7455.C[7] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7455.C[7] CO=$abc$72829$auto$alumacc.cc:491:replace_alu$7457[7] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[10] CO=$auto$alumacc.cc:474:replace_alu$7460.C[11] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[11] CO=$auto$alumacc.cc:474:replace_alu$7460.C[12] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[12] CO=$auto$alumacc.cc:474:replace_alu$7460.C[13] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[13] CO=$auto$alumacc.cc:474:replace_alu$7460.C[14] I0=$true I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[14] CO=$auto$alumacc.cc:474:replace_alu$7460.C[15] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[15] CO=$auto$alumacc.cc:474:replace_alu$7460.C[16] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[16] CO=$auto$alumacc.cc:474:replace_alu$7460.C[17] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[17] CO=$auto$alumacc.cc:474:replace_alu$7460.C[18] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[18] CO=$auto$alumacc.cc:474:replace_alu$7460.C[19] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[19] CO=$auto$alumacc.cc:474:replace_alu$7460.C[20] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7460.C[2] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[20] CO=$auto$alumacc.cc:474:replace_alu$7460.C[21] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[21] CO=$auto$alumacc.cc:474:replace_alu$7460.C[22] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[22] CO=$auto$alumacc.cc:474:replace_alu$7460.C[23] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[23] CO=$auto$alumacc.cc:474:replace_alu$7460.C[24] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[24] CO=$auto$alumacc.cc:474:replace_alu$7460.C[25] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[25] CO=$auto$alumacc.cc:474:replace_alu$7460.C[26] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[26] CO=$auto$alumacc.cc:474:replace_alu$7460.C[27] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[27] CO=$auto$alumacc.cc:474:replace_alu$7460.C[28] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[28] CO=$auto$alumacc.cc:474:replace_alu$7460.C[29] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[29] CO=$auto$alumacc.cc:474:replace_alu$7460.C[30] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[2] CO=$auto$alumacc.cc:474:replace_alu$7460.C[3] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[30] CO=$auto$alumacc.cc:474:replace_alu$7460.C[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[31] CO=$abc$72829$auto$alumacc.cc:491:replace_alu$7462[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[3] CO=$auto$alumacc.cc:474:replace_alu$7460.C[4] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[4] CO=$auto$alumacc.cc:474:replace_alu$7460.C[5] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[5] CO=$auto$alumacc.cc:474:replace_alu$7460.C[6] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[6] CO=$auto$alumacc.cc:474:replace_alu$7460.C[7] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[7] CO=$auto$alumacc.cc:474:replace_alu$7460.C[8] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[8] CO=$auto$alumacc.cc:474:replace_alu$7460.C[9] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7460.C[9] CO=$auto$alumacc.cc:474:replace_alu$7460.C[10] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7473.C[10] CO=$auto$alumacc.cc:474:replace_alu$7473.C[11] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7473.C[11] CO=$auto$alumacc.cc:474:replace_alu$7473.C[12] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7473.C[12] CO=$auto$alumacc.cc:474:replace_alu$7473.C[13] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7473.C[13] CO=$auto$alumacc.cc:474:replace_alu$7473.C[14] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7473.C[14] CO=$auto$alumacc.cc:474:replace_alu$7473.C[15] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7473.C[15] CO=$auto$alumacc.cc:474:replace_alu$7473.C[16] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7473.C[16] CO=$auto$alumacc.cc:474:replace_alu$7473.C[17] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7473.C[17] CO=$auto$alumacc.cc:474:replace_alu$7473.C[18] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7473.C[18] CO=$auto$alumacc.cc:474:replace_alu$7473.C[19] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7473.C[19] CO=$auto$alumacc.cc:474:replace_alu$7473.C[20] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7473.C[20] CO=$auto$alumacc.cc:474:replace_alu$7473.C[21] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7473.C[21] CO=$auto$alumacc.cc:474:replace_alu$7473.C[22] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7473.C[22] CO=$auto$alumacc.cc:474:replace_alu$7473.C[23] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7473.C[23] CO=$auto$alumacc.cc:474:replace_alu$7473.C[24] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7473.C[24] CO=$auto$alumacc.cc:474:replace_alu$7473.C[25] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7473.C[25] CO=$auto$alumacc.cc:474:replace_alu$7473.C[26] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7473.C[26] CO=$auto$alumacc.cc:474:replace_alu$7473.C[27] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7473.C[27] CO=$auto$alumacc.cc:474:replace_alu$7473.C[28] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7473.C[28] CO=$auto$alumacc.cc:474:replace_alu$7473.C[29] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7473.C[29] CO=$auto$alumacc.cc:474:replace_alu$7473.C[30] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7473.C[30] CO=$auto$alumacc.cc:474:replace_alu$7473.C[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7473.C[31] CO=$abc$72829$auto$alumacc.cc:491:replace_alu$7475[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[8] CO=$auto$alumacc.cc:474:replace_alu$7473.C[10] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[10] CO=$auto$alumacc.cc:474:replace_alu$7484.C[11] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[11] CO=$auto$alumacc.cc:474:replace_alu$7484.C[12] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[12] CO=$auto$alumacc.cc:474:replace_alu$7484.C[13] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[13] CO=$auto$alumacc.cc:474:replace_alu$7484.C[14] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[14] CO=$auto$alumacc.cc:474:replace_alu$7484.C[15] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[15] CO=$auto$alumacc.cc:474:replace_alu$7484.C[16] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[16] CO=$auto$alumacc.cc:474:replace_alu$7484.C[17] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[17] CO=$auto$alumacc.cc:474:replace_alu$7484.C[18] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[18] CO=$auto$alumacc.cc:474:replace_alu$7484.C[19] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[19] CO=$auto$alumacc.cc:474:replace_alu$7484.C[20] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7484.C[2] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[20] CO=$auto$alumacc.cc:474:replace_alu$7484.C[21] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[21] CO=$auto$alumacc.cc:474:replace_alu$7484.C[22] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[22] CO=$auto$alumacc.cc:474:replace_alu$7484.C[23] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[23] CO=$auto$alumacc.cc:474:replace_alu$7484.C[24] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[24] CO=$auto$alumacc.cc:474:replace_alu$7484.C[25] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[25] CO=$auto$alumacc.cc:474:replace_alu$7484.C[26] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[26] CO=$auto$alumacc.cc:474:replace_alu$7484.C[27] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[27] CO=$auto$alumacc.cc:474:replace_alu$7484.C[28] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[28] CO=$auto$alumacc.cc:474:replace_alu$7484.C[29] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[29] CO=$auto$alumacc.cc:474:replace_alu$7484.C[30] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[2] CO=$auto$alumacc.cc:474:replace_alu$7484.C[3] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[30] CO=$auto$alumacc.cc:474:replace_alu$7484.C[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[31] CO=$abc$72829$auto$alumacc.cc:491:replace_alu$7486[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[3] CO=$auto$alumacc.cc:474:replace_alu$7484.C[4] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[4] CO=$auto$alumacc.cc:474:replace_alu$7484.C[5] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[5] CO=$auto$alumacc.cc:474:replace_alu$7484.C[6] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[6] CO=$auto$alumacc.cc:474:replace_alu$7484.C[7] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[7] CO=$auto$alumacc.cc:474:replace_alu$7484.C[8] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[8] CO=$auto$alumacc.cc:474:replace_alu$7484.C[9] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7484.C[9] CO=$auto$alumacc.cc:474:replace_alu$7484.C[10] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7489.C[1] I0=pwmIF.count_temp[0] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[10] CO=$auto$alumacc.cc:474:replace_alu$7489.C[11] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[11] CO=$auto$alumacc.cc:474:replace_alu$7489.C[12] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[12] CO=$auto$alumacc.cc:474:replace_alu$7489.C[13] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[13] CO=$auto$alumacc.cc:474:replace_alu$7489.C[14] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[14] CO=$auto$alumacc.cc:474:replace_alu$7489.C[15] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[15] CO=$auto$alumacc.cc:474:replace_alu$7489.C[16] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[16] CO=$auto$alumacc.cc:474:replace_alu$7489.C[17] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[17] CO=$auto$alumacc.cc:474:replace_alu$7489.C[18] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[18] CO=$auto$alumacc.cc:474:replace_alu$7489.C[19] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[19] CO=$auto$alumacc.cc:474:replace_alu$7489.C[20] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[1] CO=$auto$alumacc.cc:474:replace_alu$7489.C[2] I0=pwmIF.count_temp[1] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[20] CO=$auto$alumacc.cc:474:replace_alu$7489.C[21] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[21] CO=$auto$alumacc.cc:474:replace_alu$7489.C[22] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[22] CO=$auto$alumacc.cc:474:replace_alu$7489.C[23] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[23] CO=$auto$alumacc.cc:474:replace_alu$7489.C[24] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[24] CO=$auto$alumacc.cc:474:replace_alu$7489.C[25] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[25] CO=$auto$alumacc.cc:474:replace_alu$7489.C[26] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[26] CO=$auto$alumacc.cc:474:replace_alu$7489.C[27] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[27] CO=$auto$alumacc.cc:474:replace_alu$7489.C[28] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[28] CO=$auto$alumacc.cc:474:replace_alu$7489.C[29] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[29] CO=$auto$alumacc.cc:474:replace_alu$7489.C[30] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[2] CO=$auto$alumacc.cc:474:replace_alu$7489.C[3] I0=pwmIF.count_temp[2] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[30] CO=$auto$alumacc.cc:474:replace_alu$7489.C[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[31] CO=$abc$72829$auto$alumacc.cc:491:replace_alu$7491[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[3] CO=$auto$alumacc.cc:474:replace_alu$7489.C[4] I0=pwmIF.count_temp[3] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[4] CO=$auto$alumacc.cc:474:replace_alu$7489.C[5] I0=pwmIF.count_temp[4] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[5] CO=$auto$alumacc.cc:474:replace_alu$7489.C[6] I0=pwmIF.count_temp[5] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[6] CO=$auto$alumacc.cc:474:replace_alu$7489.C[7] I0=pwmIF.count_temp[6] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[7] CO=$auto$alumacc.cc:474:replace_alu$7489.C[8] I0=pwmIF.count_temp[7] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[8] CO=$auto$alumacc.cc:474:replace_alu$7489.C[9] I0=pwmIF.count_temp[8] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[9] CO=$auto$alumacc.cc:474:replace_alu$7489.C[10] I0=pwmIF.count_temp[9] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7502.C[10] CO=$auto$alumacc.cc:474:replace_alu$7502.C[11] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7502.C[11] CO=$auto$alumacc.cc:474:replace_alu$7502.C[12] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7502.C[12] CO=$auto$alumacc.cc:474:replace_alu$7502.C[13] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7502.C[13] CO=$auto$alumacc.cc:474:replace_alu$7502.C[14] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7502.C[14] CO=$auto$alumacc.cc:474:replace_alu$7502.C[15] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7502.C[15] CO=$auto$alumacc.cc:474:replace_alu$7502.C[16] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7502.C[16] CO=$auto$alumacc.cc:474:replace_alu$7502.C[17] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7502.C[17] CO=$auto$alumacc.cc:474:replace_alu$7502.C[18] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7502.C[18] CO=$auto$alumacc.cc:474:replace_alu$7502.C[19] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7502.C[19] CO=$auto$alumacc.cc:474:replace_alu$7502.C[20] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7502.C[20] CO=$auto$alumacc.cc:474:replace_alu$7502.C[21] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7502.C[21] CO=$auto$alumacc.cc:474:replace_alu$7502.C[22] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7502.C[22] CO=$auto$alumacc.cc:474:replace_alu$7502.C[23] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7502.C[23] CO=$auto$alumacc.cc:474:replace_alu$7502.C[24] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7502.C[24] CO=$auto$alumacc.cc:474:replace_alu$7502.C[25] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7502.C[25] CO=$auto$alumacc.cc:474:replace_alu$7502.C[26] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7502.C[26] CO=$auto$alumacc.cc:474:replace_alu$7502.C[27] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7502.C[27] CO=$auto$alumacc.cc:474:replace_alu$7502.C[28] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7502.C[28] CO=$auto$alumacc.cc:474:replace_alu$7502.C[29] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7502.C[29] CO=$auto$alumacc.cc:474:replace_alu$7502.C[30] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7502.C[30] CO=$auto$alumacc.cc:474:replace_alu$7502.C[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7502.C[31] CO=$abc$72829$auto$alumacc.cc:491:replace_alu$7504[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[8] CO=$auto$alumacc.cc:474:replace_alu$7502.C[10] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[10] CO=$auto$alumacc.cc:474:replace_alu$7513.C[11] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[11] CO=$auto$alumacc.cc:474:replace_alu$7513.C[12] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[12] CO=$auto$alumacc.cc:474:replace_alu$7513.C[13] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[13] CO=$auto$alumacc.cc:474:replace_alu$7513.C[14] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[14] CO=$auto$alumacc.cc:474:replace_alu$7513.C[15] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[15] CO=$auto$alumacc.cc:474:replace_alu$7513.C[16] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[16] CO=$auto$alumacc.cc:474:replace_alu$7513.C[17] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[17] CO=$auto$alumacc.cc:474:replace_alu$7513.C[18] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[18] CO=$auto$alumacc.cc:474:replace_alu$7513.C[19] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[19] CO=$auto$alumacc.cc:474:replace_alu$7513.C[20] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7513.C[2] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[20] CO=$auto$alumacc.cc:474:replace_alu$7513.C[21] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[21] CO=$auto$alumacc.cc:474:replace_alu$7513.C[22] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[22] CO=$auto$alumacc.cc:474:replace_alu$7513.C[23] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[23] CO=$auto$alumacc.cc:474:replace_alu$7513.C[24] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[24] CO=$auto$alumacc.cc:474:replace_alu$7513.C[25] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[25] CO=$auto$alumacc.cc:474:replace_alu$7513.C[26] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[26] CO=$auto$alumacc.cc:474:replace_alu$7513.C[27] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[27] CO=$auto$alumacc.cc:474:replace_alu$7513.C[28] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[28] CO=$auto$alumacc.cc:474:replace_alu$7513.C[29] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[29] CO=$auto$alumacc.cc:474:replace_alu$7513.C[30] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[2] CO=$auto$alumacc.cc:474:replace_alu$7513.C[3] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[30] CO=$auto$alumacc.cc:474:replace_alu$7513.C[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[31] CO=$abc$72829$auto$alumacc.cc:491:replace_alu$7515[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[3] CO=$auto$alumacc.cc:474:replace_alu$7513.C[4] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[4] CO=$auto$alumacc.cc:474:replace_alu$7513.C[5] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[5] CO=$auto$alumacc.cc:474:replace_alu$7513.C[6] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[6] CO=$auto$alumacc.cc:474:replace_alu$7513.C[7] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[7] CO=$auto$alumacc.cc:474:replace_alu$7513.C[8] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[8] CO=$auto$alumacc.cc:474:replace_alu$7513.C[9] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[9] CO=$auto$alumacc.cc:474:replace_alu$7513.C[10] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7518.C[1] I0=pwmIB.count_temp[0] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[10] CO=$auto$alumacc.cc:474:replace_alu$7518.C[11] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[11] CO=$auto$alumacc.cc:474:replace_alu$7518.C[12] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[12] CO=$auto$alumacc.cc:474:replace_alu$7518.C[13] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[13] CO=$auto$alumacc.cc:474:replace_alu$7518.C[14] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[14] CO=$auto$alumacc.cc:474:replace_alu$7518.C[15] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[15] CO=$auto$alumacc.cc:474:replace_alu$7518.C[16] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[16] CO=$auto$alumacc.cc:474:replace_alu$7518.C[17] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[17] CO=$auto$alumacc.cc:474:replace_alu$7518.C[18] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[18] CO=$auto$alumacc.cc:474:replace_alu$7518.C[19] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[19] CO=$auto$alumacc.cc:474:replace_alu$7518.C[20] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[1] CO=$auto$alumacc.cc:474:replace_alu$7518.C[2] I0=pwmIB.count_temp[1] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[20] CO=$auto$alumacc.cc:474:replace_alu$7518.C[21] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[21] CO=$auto$alumacc.cc:474:replace_alu$7518.C[22] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[22] CO=$auto$alumacc.cc:474:replace_alu$7518.C[23] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[23] CO=$auto$alumacc.cc:474:replace_alu$7518.C[24] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[24] CO=$auto$alumacc.cc:474:replace_alu$7518.C[25] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[25] CO=$auto$alumacc.cc:474:replace_alu$7518.C[26] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[26] CO=$auto$alumacc.cc:474:replace_alu$7518.C[27] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[27] CO=$auto$alumacc.cc:474:replace_alu$7518.C[28] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[28] CO=$auto$alumacc.cc:474:replace_alu$7518.C[29] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[29] CO=$auto$alumacc.cc:474:replace_alu$7518.C[30] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[2] CO=$auto$alumacc.cc:474:replace_alu$7518.C[3] I0=pwmIB.count_temp[2] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[30] CO=$auto$alumacc.cc:474:replace_alu$7518.C[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[31] CO=$abc$72829$auto$alumacc.cc:491:replace_alu$7520[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[3] CO=$auto$alumacc.cc:474:replace_alu$7518.C[4] I0=pwmIB.count_temp[3] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[4] CO=$auto$alumacc.cc:474:replace_alu$7518.C[5] I0=pwmIB.count_temp[4] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[5] CO=$auto$alumacc.cc:474:replace_alu$7518.C[6] I0=pwmIB.count_temp[5] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[6] CO=$auto$alumacc.cc:474:replace_alu$7518.C[7] I0=pwmIB.count_temp[6] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[7] CO=$auto$alumacc.cc:474:replace_alu$7518.C[8] I0=pwmIB.count_temp[7] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[8] CO=$auto$alumacc.cc:474:replace_alu$7518.C[9] I0=pwmIB.count_temp[8] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7518.C[9] CO=$auto$alumacc.cc:474:replace_alu$7518.C[10] I0=pwmIB.count_temp[9] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[10] CO=$auto$alumacc.cc:474:replace_alu$7531.C[11] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[11] CO=$auto$alumacc.cc:474:replace_alu$7531.C[12] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[12] CO=$auto$alumacc.cc:474:replace_alu$7531.C[13] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[13] CO=$auto$alumacc.cc:474:replace_alu$7531.C[14] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[14] CO=$auto$alumacc.cc:474:replace_alu$7531.C[15] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[15] CO=$auto$alumacc.cc:474:replace_alu$7531.C[16] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[16] CO=$auto$alumacc.cc:474:replace_alu$7531.C[17] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[17] CO=$auto$alumacc.cc:474:replace_alu$7531.C[18] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[18] CO=$auto$alumacc.cc:474:replace_alu$7531.C[19] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[19] CO=$auto$alumacc.cc:474:replace_alu$7531.C[20] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[20] CO=$auto$alumacc.cc:474:replace_alu$7531.C[21] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[21] CO=$auto$alumacc.cc:474:replace_alu$7531.C[22] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[22] CO=$auto$alumacc.cc:474:replace_alu$7531.C[23] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[23] CO=$auto$alumacc.cc:474:replace_alu$7531.C[24] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[24] CO=$auto$alumacc.cc:474:replace_alu$7531.C[25] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[25] CO=$auto$alumacc.cc:474:replace_alu$7531.C[26] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[26] CO=$auto$alumacc.cc:474:replace_alu$7531.C[27] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[27] CO=$auto$alumacc.cc:474:replace_alu$7531.C[28] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[28] CO=$auto$alumacc.cc:474:replace_alu$7531.C[29] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[29] CO=$auto$alumacc.cc:474:replace_alu$7531.C[30] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[30] CO=$auto$alumacc.cc:474:replace_alu$7531.C[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[31] CO=$abc$72829$auto$alumacc.cc:491:replace_alu$7533[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[8] CO=$auto$alumacc.cc:474:replace_alu$7531.C[10] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[10] CO=$auto$alumacc.cc:474:replace_alu$7542.C[11] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[11] CO=$auto$alumacc.cc:474:replace_alu$7542.C[12] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[12] CO=$auto$alumacc.cc:474:replace_alu$7542.C[13] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[13] CO=$auto$alumacc.cc:474:replace_alu$7542.C[14] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[14] CO=$auto$alumacc.cc:474:replace_alu$7542.C[15] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[15] CO=$auto$alumacc.cc:474:replace_alu$7542.C[16] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[16] CO=$auto$alumacc.cc:474:replace_alu$7542.C[17] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[17] CO=$auto$alumacc.cc:474:replace_alu$7542.C[18] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[18] CO=$auto$alumacc.cc:474:replace_alu$7542.C[19] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[19] CO=$auto$alumacc.cc:474:replace_alu$7542.C[20] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7542.C[2] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[20] CO=$auto$alumacc.cc:474:replace_alu$7542.C[21] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[21] CO=$auto$alumacc.cc:474:replace_alu$7542.C[22] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[22] CO=$auto$alumacc.cc:474:replace_alu$7542.C[23] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[23] CO=$auto$alumacc.cc:474:replace_alu$7542.C[24] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[24] CO=$auto$alumacc.cc:474:replace_alu$7542.C[25] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[25] CO=$auto$alumacc.cc:474:replace_alu$7542.C[26] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[26] CO=$auto$alumacc.cc:474:replace_alu$7542.C[27] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[27] CO=$auto$alumacc.cc:474:replace_alu$7542.C[28] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[28] CO=$auto$alumacc.cc:474:replace_alu$7542.C[29] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[29] CO=$auto$alumacc.cc:474:replace_alu$7542.C[30] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[2] CO=$auto$alumacc.cc:474:replace_alu$7542.C[3] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[30] CO=$auto$alumacc.cc:474:replace_alu$7542.C[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[31] CO=$abc$72829$auto$alumacc.cc:491:replace_alu$7544[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[3] CO=$auto$alumacc.cc:474:replace_alu$7542.C[4] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[4] CO=$auto$alumacc.cc:474:replace_alu$7542.C[5] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[5] CO=$auto$alumacc.cc:474:replace_alu$7542.C[6] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[6] CO=$auto$alumacc.cc:474:replace_alu$7542.C[7] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[7] CO=$auto$alumacc.cc:474:replace_alu$7542.C[8] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[8] CO=$auto$alumacc.cc:474:replace_alu$7542.C[9] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7542.C[9] CO=$auto$alumacc.cc:474:replace_alu$7542.C[10] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7547.C[1] I0=pwmDF.count_temp[0] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[10] CO=$auto$alumacc.cc:474:replace_alu$7547.C[11] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[11] CO=$auto$alumacc.cc:474:replace_alu$7547.C[12] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[12] CO=$auto$alumacc.cc:474:replace_alu$7547.C[13] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[13] CO=$auto$alumacc.cc:474:replace_alu$7547.C[14] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[14] CO=$auto$alumacc.cc:474:replace_alu$7547.C[15] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[15] CO=$auto$alumacc.cc:474:replace_alu$7547.C[16] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[16] CO=$auto$alumacc.cc:474:replace_alu$7547.C[17] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[17] CO=$auto$alumacc.cc:474:replace_alu$7547.C[18] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[18] CO=$auto$alumacc.cc:474:replace_alu$7547.C[19] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[19] CO=$auto$alumacc.cc:474:replace_alu$7547.C[20] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[1] CO=$auto$alumacc.cc:474:replace_alu$7547.C[2] I0=pwmDF.count_temp[1] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[20] CO=$auto$alumacc.cc:474:replace_alu$7547.C[21] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[21] CO=$auto$alumacc.cc:474:replace_alu$7547.C[22] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[22] CO=$auto$alumacc.cc:474:replace_alu$7547.C[23] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[23] CO=$auto$alumacc.cc:474:replace_alu$7547.C[24] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[24] CO=$auto$alumacc.cc:474:replace_alu$7547.C[25] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[25] CO=$auto$alumacc.cc:474:replace_alu$7547.C[26] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[26] CO=$auto$alumacc.cc:474:replace_alu$7547.C[27] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[27] CO=$auto$alumacc.cc:474:replace_alu$7547.C[28] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[28] CO=$auto$alumacc.cc:474:replace_alu$7547.C[29] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[29] CO=$auto$alumacc.cc:474:replace_alu$7547.C[30] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[2] CO=$auto$alumacc.cc:474:replace_alu$7547.C[3] I0=pwmDF.count_temp[2] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[30] CO=$auto$alumacc.cc:474:replace_alu$7547.C[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[31] CO=$abc$72829$auto$alumacc.cc:491:replace_alu$7549[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[3] CO=$auto$alumacc.cc:474:replace_alu$7547.C[4] I0=pwmDF.count_temp[3] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[4] CO=$auto$alumacc.cc:474:replace_alu$7547.C[5] I0=pwmDF.count_temp[4] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[5] CO=$auto$alumacc.cc:474:replace_alu$7547.C[6] I0=pwmDF.count_temp[5] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[6] CO=$auto$alumacc.cc:474:replace_alu$7547.C[7] I0=pwmDF.count_temp[6] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[7] CO=$auto$alumacc.cc:474:replace_alu$7547.C[8] I0=pwmDF.count_temp[7] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[8] CO=$auto$alumacc.cc:474:replace_alu$7547.C[9] I0=pwmDF.count_temp[8] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7547.C[9] CO=$auto$alumacc.cc:474:replace_alu$7547.C[10] I0=pwmDF.count_temp[9] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7560.C[10] CO=$auto$alumacc.cc:474:replace_alu$7560.C[11] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7560.C[11] CO=$auto$alumacc.cc:474:replace_alu$7560.C[12] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7560.C[12] CO=$auto$alumacc.cc:474:replace_alu$7560.C[13] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7560.C[13] CO=$auto$alumacc.cc:474:replace_alu$7560.C[14] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7560.C[14] CO=$auto$alumacc.cc:474:replace_alu$7560.C[15] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7560.C[15] CO=$auto$alumacc.cc:474:replace_alu$7560.C[16] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7560.C[16] CO=$auto$alumacc.cc:474:replace_alu$7560.C[17] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7560.C[17] CO=$auto$alumacc.cc:474:replace_alu$7560.C[18] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7560.C[18] CO=$auto$alumacc.cc:474:replace_alu$7560.C[19] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7560.C[19] CO=$auto$alumacc.cc:474:replace_alu$7560.C[20] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7560.C[20] CO=$auto$alumacc.cc:474:replace_alu$7560.C[21] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7560.C[21] CO=$auto$alumacc.cc:474:replace_alu$7560.C[22] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7560.C[22] CO=$auto$alumacc.cc:474:replace_alu$7560.C[23] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7560.C[23] CO=$auto$alumacc.cc:474:replace_alu$7560.C[24] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7560.C[24] CO=$auto$alumacc.cc:474:replace_alu$7560.C[25] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7560.C[25] CO=$auto$alumacc.cc:474:replace_alu$7560.C[26] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7560.C[26] CO=$auto$alumacc.cc:474:replace_alu$7560.C[27] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7560.C[27] CO=$auto$alumacc.cc:474:replace_alu$7560.C[28] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7560.C[28] CO=$auto$alumacc.cc:474:replace_alu$7560.C[29] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7560.C[29] CO=$auto$alumacc.cc:474:replace_alu$7560.C[30] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7560.C[30] CO=$auto$alumacc.cc:474:replace_alu$7560.C[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7560.C[31] CO=$abc$72829$auto$alumacc.cc:491:replace_alu$7562[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[8] CO=$auto$alumacc.cc:474:replace_alu$7560.C[10] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[10] CO=$auto$alumacc.cc:474:replace_alu$7571.C[11] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[11] CO=$auto$alumacc.cc:474:replace_alu$7571.C[12] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[12] CO=$auto$alumacc.cc:474:replace_alu$7571.C[13] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[13] CO=$auto$alumacc.cc:474:replace_alu$7571.C[14] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[14] CO=$auto$alumacc.cc:474:replace_alu$7571.C[15] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[15] CO=$auto$alumacc.cc:474:replace_alu$7571.C[16] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[16] CO=$auto$alumacc.cc:474:replace_alu$7571.C[17] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[17] CO=$auto$alumacc.cc:474:replace_alu$7571.C[18] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[18] CO=$auto$alumacc.cc:474:replace_alu$7571.C[19] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[19] CO=$auto$alumacc.cc:474:replace_alu$7571.C[20] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7571.C[2] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[20] CO=$auto$alumacc.cc:474:replace_alu$7571.C[21] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[21] CO=$auto$alumacc.cc:474:replace_alu$7571.C[22] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[22] CO=$auto$alumacc.cc:474:replace_alu$7571.C[23] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[23] CO=$auto$alumacc.cc:474:replace_alu$7571.C[24] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[24] CO=$auto$alumacc.cc:474:replace_alu$7571.C[25] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[25] CO=$auto$alumacc.cc:474:replace_alu$7571.C[26] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[26] CO=$auto$alumacc.cc:474:replace_alu$7571.C[27] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[27] CO=$auto$alumacc.cc:474:replace_alu$7571.C[28] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[28] CO=$auto$alumacc.cc:474:replace_alu$7571.C[29] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[29] CO=$auto$alumacc.cc:474:replace_alu$7571.C[30] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[2] CO=$auto$alumacc.cc:474:replace_alu$7571.C[3] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[30] CO=$auto$alumacc.cc:474:replace_alu$7571.C[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[31] CO=$abc$72829$auto$alumacc.cc:491:replace_alu$7573[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[3] CO=$auto$alumacc.cc:474:replace_alu$7571.C[4] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[4] CO=$auto$alumacc.cc:474:replace_alu$7571.C[5] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[5] CO=$auto$alumacc.cc:474:replace_alu$7571.C[6] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[6] CO=$auto$alumacc.cc:474:replace_alu$7571.C[7] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[7] CO=$auto$alumacc.cc:474:replace_alu$7571.C[8] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[8] CO=$auto$alumacc.cc:474:replace_alu$7571.C[9] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7571.C[9] CO=$auto$alumacc.cc:474:replace_alu$7571.C[10] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7576.C[1] I0=pwmDB.count_temp[0] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[10] CO=$auto$alumacc.cc:474:replace_alu$7576.C[11] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[11] CO=$auto$alumacc.cc:474:replace_alu$7576.C[12] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[12] CO=$auto$alumacc.cc:474:replace_alu$7576.C[13] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[13] CO=$auto$alumacc.cc:474:replace_alu$7576.C[14] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[14] CO=$auto$alumacc.cc:474:replace_alu$7576.C[15] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[15] CO=$auto$alumacc.cc:474:replace_alu$7576.C[16] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[16] CO=$auto$alumacc.cc:474:replace_alu$7576.C[17] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[17] CO=$auto$alumacc.cc:474:replace_alu$7576.C[18] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[18] CO=$auto$alumacc.cc:474:replace_alu$7576.C[19] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[19] CO=$auto$alumacc.cc:474:replace_alu$7576.C[20] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[1] CO=$auto$alumacc.cc:474:replace_alu$7576.C[2] I0=pwmDB.count_temp[1] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[20] CO=$auto$alumacc.cc:474:replace_alu$7576.C[21] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[21] CO=$auto$alumacc.cc:474:replace_alu$7576.C[22] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[22] CO=$auto$alumacc.cc:474:replace_alu$7576.C[23] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[23] CO=$auto$alumacc.cc:474:replace_alu$7576.C[24] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[24] CO=$auto$alumacc.cc:474:replace_alu$7576.C[25] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[25] CO=$auto$alumacc.cc:474:replace_alu$7576.C[26] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[26] CO=$auto$alumacc.cc:474:replace_alu$7576.C[27] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[27] CO=$auto$alumacc.cc:474:replace_alu$7576.C[28] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[28] CO=$auto$alumacc.cc:474:replace_alu$7576.C[29] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[29] CO=$auto$alumacc.cc:474:replace_alu$7576.C[30] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[2] CO=$auto$alumacc.cc:474:replace_alu$7576.C[3] I0=pwmDB.count_temp[2] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[30] CO=$auto$alumacc.cc:474:replace_alu$7576.C[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[31] CO=$abc$72829$auto$alumacc.cc:491:replace_alu$7578[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[3] CO=$auto$alumacc.cc:474:replace_alu$7576.C[4] I0=pwmDB.count_temp[3] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[4] CO=$auto$alumacc.cc:474:replace_alu$7576.C[5] I0=pwmDB.count_temp[4] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[5] CO=$auto$alumacc.cc:474:replace_alu$7576.C[6] I0=pwmDB.count_temp[5] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[6] CO=$auto$alumacc.cc:474:replace_alu$7576.C[7] I0=pwmDB.count_temp[6] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[7] CO=$auto$alumacc.cc:474:replace_alu$7576.C[8] I0=pwmDB.count_temp[7] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[8] CO=$auto$alumacc.cc:474:replace_alu$7576.C[9] I0=pwmDB.count_temp[8] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7576.C[9] CO=$auto$alumacc.cc:474:replace_alu$7576.C[10] I0=pwmDB.count_temp[9] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7589.C[1] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0] I1=reset_cnt[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0] I2=reset_cnt[0] I3=$false O=$0\reset_cnt[5:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7589.C[1] CO=$auto$alumacc.cc:474:replace_alu$7589.C[2] I0=$false I1=reset_cnt[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[1] I3=$auto$alumacc.cc:474:replace_alu$7589.C[1] O=$0\reset_cnt[5:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7589.C[2] CO=$auto$alumacc.cc:474:replace_alu$7589.C[3] I0=$false I1=reset_cnt[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[2] I3=$auto$alumacc.cc:474:replace_alu$7589.C[2] O=$0\reset_cnt[5:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7589.C[3] CO=$auto$alumacc.cc:474:replace_alu$7589.C[4] I0=$false I1=reset_cnt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[3] I3=$auto$alumacc.cc:474:replace_alu$7589.C[3] O=$0\reset_cnt[5:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7589.C[4] CO=$auto$alumacc.cc:474:replace_alu$7589.C[5] I0=$false I1=reset_cnt[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[4] I3=$auto$alumacc.cc:474:replace_alu$7589.C[4] O=$0\reset_cnt[5:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[5] I3=$auto$alumacc.cc:474:replace_alu$7589.C[5] O=$0\reset_cnt[5:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[10] CO=$auto$alumacc.cc:474:replace_alu$7592.C[11] I0=$false I1=clock.counterI[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[10] I3=$auto$alumacc.cc:474:replace_alu$7592.C[10] O=$techmap\clock.$add$clock.v:17$1136_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[11] CO=$auto$alumacc.cc:474:replace_alu$7592.C[12] I0=$false I1=clock.counterI[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[11] I3=$auto$alumacc.cc:474:replace_alu$7592.C[11] O=$techmap\clock.$add$clock.v:17$1136_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[12] CO=$auto$alumacc.cc:474:replace_alu$7592.C[13] I0=$false I1=clock.counterI[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[12] I3=$auto$alumacc.cc:474:replace_alu$7592.C[12] O=$techmap\clock.$add$clock.v:17$1136_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[13] CO=$auto$alumacc.cc:474:replace_alu$7592.C[14] I0=$false I1=clock.counterI[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[13] I3=$auto$alumacc.cc:474:replace_alu$7592.C[13] O=$techmap\clock.$add$clock.v:17$1136_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[14] CO=$auto$alumacc.cc:474:replace_alu$7592.C[15] I0=$false I1=clock.counterI[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[14] I3=$auto$alumacc.cc:474:replace_alu$7592.C[14] O=$techmap\clock.$add$clock.v:17$1136_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[15] CO=$auto$alumacc.cc:474:replace_alu$7592.C[16] I0=$false I1=clock.counterI[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[15] I3=$auto$alumacc.cc:474:replace_alu$7592.C[15] O=$techmap\clock.$add$clock.v:17$1136_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[16] CO=$auto$alumacc.cc:474:replace_alu$7592.C[17] I0=$false I1=clock.counterI[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[16] I3=$auto$alumacc.cc:474:replace_alu$7592.C[16] O=$techmap\clock.$add$clock.v:17$1136_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[17] CO=$auto$alumacc.cc:474:replace_alu$7592.C[18] I0=$false I1=clock.counterI[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[17] I3=$auto$alumacc.cc:474:replace_alu$7592.C[17] O=$techmap\clock.$add$clock.v:17$1136_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[18] CO=$auto$alumacc.cc:474:replace_alu$7592.C[19] I0=$false I1=clock.counterI[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[18] I3=$auto$alumacc.cc:474:replace_alu$7592.C[18] O=$techmap\clock.$add$clock.v:17$1136_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[19] CO=$auto$alumacc.cc:474:replace_alu$7592.C[20] I0=$false I1=clock.counterI[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[19] I3=$auto$alumacc.cc:474:replace_alu$7592.C[19] O=$techmap\clock.$add$clock.v:17$1136_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=clock.counterI[0] CO=$auto$alumacc.cc:474:replace_alu$7592.C[2] I0=$false I1=clock.counterI[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[1] I3=clock.counterI[0] O=$techmap\clock.$add$clock.v:17$1136_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[20] CO=$auto$alumacc.cc:474:replace_alu$7592.C[21] I0=$false I1=clock.counterI[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[20] I3=$auto$alumacc.cc:474:replace_alu$7592.C[20] O=$techmap\clock.$add$clock.v:17$1136_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[21] CO=$auto$alumacc.cc:474:replace_alu$7592.C[22] I0=$false I1=clock.counterI[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[21] I3=$auto$alumacc.cc:474:replace_alu$7592.C[21] O=$techmap\clock.$add$clock.v:17$1136_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[22] CO=$auto$alumacc.cc:474:replace_alu$7592.C[23] I0=$false I1=clock.counterI[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[22] I3=$auto$alumacc.cc:474:replace_alu$7592.C[22] O=$techmap\clock.$add$clock.v:17$1136_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[23] CO=$auto$alumacc.cc:474:replace_alu$7592.C[24] I0=$false I1=clock.counterI[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[23] I3=$auto$alumacc.cc:474:replace_alu$7592.C[23] O=$techmap\clock.$add$clock.v:17$1136_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[24] CO=$auto$alumacc.cc:474:replace_alu$7592.C[25] I0=$false I1=clock.counterI[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[24] I3=$auto$alumacc.cc:474:replace_alu$7592.C[24] O=$techmap\clock.$add$clock.v:17$1136_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[25] CO=$auto$alumacc.cc:474:replace_alu$7592.C[26] I0=$false I1=clock.counterI[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[25] I3=$auto$alumacc.cc:474:replace_alu$7592.C[25] O=$techmap\clock.$add$clock.v:17$1136_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[26] CO=$auto$alumacc.cc:474:replace_alu$7592.C[27] I0=$false I1=clock.counterI[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[26] I3=$auto$alumacc.cc:474:replace_alu$7592.C[26] O=$techmap\clock.$add$clock.v:17$1136_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[27] CO=$auto$alumacc.cc:474:replace_alu$7592.C[28] I0=$false I1=clock.counterI[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[27] I3=$auto$alumacc.cc:474:replace_alu$7592.C[27] O=$techmap\clock.$add$clock.v:17$1136_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[28] CO=$auto$alumacc.cc:474:replace_alu$7592.C[29] I0=$false I1=clock.counterI[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[28] I3=$auto$alumacc.cc:474:replace_alu$7592.C[28] O=$techmap\clock.$add$clock.v:17$1136_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[29] CO=$auto$alumacc.cc:474:replace_alu$7592.C[30] I0=$false I1=clock.counterI[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[29] I3=$auto$alumacc.cc:474:replace_alu$7592.C[29] O=$techmap\clock.$add$clock.v:17$1136_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[2] CO=$auto$alumacc.cc:474:replace_alu$7592.C[3] I0=$false I1=clock.counterI[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[2] I3=$auto$alumacc.cc:474:replace_alu$7592.C[2] O=$techmap\clock.$add$clock.v:17$1136_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[30] CO=$auto$alumacc.cc:474:replace_alu$7592.C[31] I0=$false I1=clock.counterI[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[30] I3=$auto$alumacc.cc:474:replace_alu$7592.C[30] O=$techmap\clock.$add$clock.v:17$1136_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[31] I3=$auto$alumacc.cc:474:replace_alu$7592.C[31] O=$techmap\clock.$add$clock.v:17$1136_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[3] CO=$auto$alumacc.cc:474:replace_alu$7592.C[4] I0=$false I1=clock.counterI[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[3] I3=$auto$alumacc.cc:474:replace_alu$7592.C[3] O=$techmap\clock.$add$clock.v:17$1136_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[4] CO=$auto$alumacc.cc:474:replace_alu$7592.C[5] I0=$false I1=clock.counterI[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[4] I3=$auto$alumacc.cc:474:replace_alu$7592.C[4] O=$techmap\clock.$add$clock.v:17$1136_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[5] CO=$auto$alumacc.cc:474:replace_alu$7592.C[6] I0=$false I1=clock.counterI[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[5] I3=$auto$alumacc.cc:474:replace_alu$7592.C[5] O=$techmap\clock.$add$clock.v:17$1136_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[6] CO=$auto$alumacc.cc:474:replace_alu$7592.C[7] I0=$false I1=clock.counterI[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[6] I3=$auto$alumacc.cc:474:replace_alu$7592.C[6] O=$techmap\clock.$add$clock.v:17$1136_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[7] CO=$auto$alumacc.cc:474:replace_alu$7592.C[8] I0=$false I1=clock.counterI[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[7] I3=$auto$alumacc.cc:474:replace_alu$7592.C[7] O=$techmap\clock.$add$clock.v:17$1136_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[8] CO=$auto$alumacc.cc:474:replace_alu$7592.C[9] I0=$false I1=clock.counterI[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[8] I3=$auto$alumacc.cc:474:replace_alu$7592.C[8] O=$techmap\clock.$add$clock.v:17$1136_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7592.C[9] CO=$auto$alumacc.cc:474:replace_alu$7592.C[10] I0=$false I1=clock.counterI[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[9] I3=$auto$alumacc.cc:474:replace_alu$7592.C[9] O=$techmap\clock.$add$clock.v:17$1136_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[10] CO=$auto$alumacc.cc:474:replace_alu$7595.C[11] I0=$false I1=clock.counterO[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[10] I3=$auto$alumacc.cc:474:replace_alu$7595.C[10] O=$techmap\clock.$0\counterO[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[11] CO=$auto$alumacc.cc:474:replace_alu$7595.C[12] I0=$false I1=clock.counterO[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[11] I3=$auto$alumacc.cc:474:replace_alu$7595.C[11] O=$techmap\clock.$0\counterO[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[12] CO=$auto$alumacc.cc:474:replace_alu$7595.C[13] I0=$false I1=clock.counterO[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[12] I3=$auto$alumacc.cc:474:replace_alu$7595.C[12] O=$techmap\clock.$0\counterO[31:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[13] CO=$auto$alumacc.cc:474:replace_alu$7595.C[14] I0=$false I1=clock.counterO[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[13] I3=$auto$alumacc.cc:474:replace_alu$7595.C[13] O=$techmap\clock.$0\counterO[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[14] CO=$auto$alumacc.cc:474:replace_alu$7595.C[15] I0=$false I1=clock.counterO[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[14] I3=$auto$alumacc.cc:474:replace_alu$7595.C[14] O=$techmap\clock.$0\counterO[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[15] CO=$auto$alumacc.cc:474:replace_alu$7595.C[16] I0=$false I1=clock.counterO[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[15] I3=$auto$alumacc.cc:474:replace_alu$7595.C[15] O=$techmap\clock.$0\counterO[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[16] CO=$auto$alumacc.cc:474:replace_alu$7595.C[17] I0=$false I1=clock.counterO[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[16] I3=$auto$alumacc.cc:474:replace_alu$7595.C[16] O=$techmap\clock.$0\counterO[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[17] CO=$auto$alumacc.cc:474:replace_alu$7595.C[18] I0=$false I1=clock.counterO[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[17] I3=$auto$alumacc.cc:474:replace_alu$7595.C[17] O=$techmap\clock.$0\counterO[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[18] CO=$auto$alumacc.cc:474:replace_alu$7595.C[19] I0=$false I1=clock.counterO[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[18] I3=$auto$alumacc.cc:474:replace_alu$7595.C[18] O=$techmap\clock.$0\counterO[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[19] CO=$auto$alumacc.cc:474:replace_alu$7595.C[20] I0=$false I1=clock.counterO[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[19] I3=$auto$alumacc.cc:474:replace_alu$7595.C[19] O=$techmap\clock.$0\counterO[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=clock.counterO[0] CO=$auto$alumacc.cc:474:replace_alu$7595.C[2] I0=$false I1=clock.counterO[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[1] I3=clock.counterO[0] O=$techmap\clock.$0\counterO[31:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[20] CO=$auto$alumacc.cc:474:replace_alu$7595.C[21] I0=$false I1=clock.counterO[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[20] I3=$auto$alumacc.cc:474:replace_alu$7595.C[20] O=$techmap\clock.$0\counterO[31:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[21] CO=$auto$alumacc.cc:474:replace_alu$7595.C[22] I0=$false I1=clock.counterO[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[21] I3=$auto$alumacc.cc:474:replace_alu$7595.C[21] O=$techmap\clock.$0\counterO[31:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[22] CO=$auto$alumacc.cc:474:replace_alu$7595.C[23] I0=$false I1=clock.counterO[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[22] I3=$auto$alumacc.cc:474:replace_alu$7595.C[22] O=$techmap\clock.$0\counterO[31:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[23] CO=$auto$alumacc.cc:474:replace_alu$7595.C[24] I0=$false I1=clock.counterO[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[23] I3=$auto$alumacc.cc:474:replace_alu$7595.C[23] O=$techmap\clock.$0\counterO[31:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[24] CO=$auto$alumacc.cc:474:replace_alu$7595.C[25] I0=$false I1=clock.counterO[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[24] I3=$auto$alumacc.cc:474:replace_alu$7595.C[24] O=$techmap\clock.$0\counterO[31:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[25] CO=$auto$alumacc.cc:474:replace_alu$7595.C[26] I0=$false I1=clock.counterO[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[25] I3=$auto$alumacc.cc:474:replace_alu$7595.C[25] O=$techmap\clock.$0\counterO[31:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[26] CO=$auto$alumacc.cc:474:replace_alu$7595.C[27] I0=$false I1=clock.counterO[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[26] I3=$auto$alumacc.cc:474:replace_alu$7595.C[26] O=$techmap\clock.$0\counterO[31:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[27] CO=$auto$alumacc.cc:474:replace_alu$7595.C[28] I0=$false I1=clock.counterO[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[27] I3=$auto$alumacc.cc:474:replace_alu$7595.C[27] O=$techmap\clock.$0\counterO[31:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[28] CO=$auto$alumacc.cc:474:replace_alu$7595.C[29] I0=$false I1=clock.counterO[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[28] I3=$auto$alumacc.cc:474:replace_alu$7595.C[28] O=$techmap\clock.$0\counterO[31:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[29] CO=$auto$alumacc.cc:474:replace_alu$7595.C[30] I0=$false I1=clock.counterO[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[29] I3=$auto$alumacc.cc:474:replace_alu$7595.C[29] O=$techmap\clock.$0\counterO[31:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[2] CO=$auto$alumacc.cc:474:replace_alu$7595.C[3] I0=$false I1=clock.counterO[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[2] I3=$auto$alumacc.cc:474:replace_alu$7595.C[2] O=$techmap\clock.$0\counterO[31:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[30] CO=$auto$alumacc.cc:474:replace_alu$7595.C[31] I0=$false I1=clock.counterO[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[30] I3=$auto$alumacc.cc:474:replace_alu$7595.C[30] O=$techmap\clock.$0\counterO[31:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[31] I3=$auto$alumacc.cc:474:replace_alu$7595.C[31] O=$techmap\clock.$0\counterO[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[3] CO=$auto$alumacc.cc:474:replace_alu$7595.C[4] I0=$false I1=clock.counterO[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[3] I3=$auto$alumacc.cc:474:replace_alu$7595.C[3] O=$techmap\clock.$0\counterO[31:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[4] CO=$auto$alumacc.cc:474:replace_alu$7595.C[5] I0=$false I1=clock.counterO[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[4] I3=$auto$alumacc.cc:474:replace_alu$7595.C[4] O=$techmap\clock.$0\counterO[31:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[5] CO=$auto$alumacc.cc:474:replace_alu$7595.C[6] I0=$false I1=clock.counterO[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[5] I3=$auto$alumacc.cc:474:replace_alu$7595.C[5] O=$techmap\clock.$0\counterO[31:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[6] CO=$auto$alumacc.cc:474:replace_alu$7595.C[7] I0=$false I1=clock.counterO[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[6] I3=$auto$alumacc.cc:474:replace_alu$7595.C[6] O=$techmap\clock.$0\counterO[31:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[7] CO=$auto$alumacc.cc:474:replace_alu$7595.C[8] I0=$false I1=clock.counterO[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[7] I3=$auto$alumacc.cc:474:replace_alu$7595.C[7] O=$techmap\clock.$0\counterO[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[8] CO=$auto$alumacc.cc:474:replace_alu$7595.C[9] I0=$false I1=clock.counterO[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[8] I3=$auto$alumacc.cc:474:replace_alu$7595.C[8] O=$techmap\clock.$0\counterO[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7595.C[9] CO=$auto$alumacc.cc:474:replace_alu$7595.C[10] I0=$false I1=clock.counterO[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[9] I3=$auto$alumacc.cc:474:replace_alu$7595.C[9] O=$techmap\clock.$0\counterO[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=encoderL.encoderCounter[0] CO=$auto$alumacc.cc:474:replace_alu$7598.C[2] I0=$false I1=encoderL.encoderCounter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5928_ I1=$false I2=encoderL.encoderCounter[1] I3=encoderL.encoderCounter[0] O=$abc$72829$techmap\encoderL.$procmux$2670_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101000000000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7598.C[2] CO=$auto$alumacc.cc:474:replace_alu$7598.C[3] I0=$false I1=encoderL.encoderCounter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCounter[2] I3=$auto$alumacc.cc:474:replace_alu$7598.C[2] O=$abc$72829$auto$wreduce.cc:454:run$7224[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$abc$72829$new_n5928_ I1=encoderL.encoderCounter[1] I2=encoderL.encoderCounter[3] I3=$auto$alumacc.cc:474:replace_alu$7598.C[3] O=$abc$72829$techmap\encoderL.$procmux$2670_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[10] CO=$auto$alumacc.cc:474:replace_alu$7601.C[11] I0=$false I1=encoderL.encoderCount[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[10] I3=$auto$alumacc.cc:474:replace_alu$7601.C[10] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[11] CO=$auto$alumacc.cc:474:replace_alu$7601.C[12] I0=$false I1=encoderL.encoderCount[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[11] I3=$auto$alumacc.cc:474:replace_alu$7601.C[11] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[12] CO=$auto$alumacc.cc:474:replace_alu$7601.C[13] I0=$false I1=encoderL.encoderCount[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[12] I3=$auto$alumacc.cc:474:replace_alu$7601.C[12] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[13] CO=$auto$alumacc.cc:474:replace_alu$7601.C[14] I0=$false I1=encoderL.encoderCount[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[13] I3=$auto$alumacc.cc:474:replace_alu$7601.C[13] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[14] CO=$auto$alumacc.cc:474:replace_alu$7601.C[15] I0=$false I1=encoderL.encoderCount[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[14] I3=$auto$alumacc.cc:474:replace_alu$7601.C[14] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[15] CO=$auto$alumacc.cc:474:replace_alu$7601.C[16] I0=$false I1=encoderL.encoderCount[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[15] I3=$auto$alumacc.cc:474:replace_alu$7601.C[15] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[16] CO=$auto$alumacc.cc:474:replace_alu$7601.C[17] I0=$false I1=encoderL.encoderCount[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[16] I3=$auto$alumacc.cc:474:replace_alu$7601.C[16] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[17] CO=$auto$alumacc.cc:474:replace_alu$7601.C[18] I0=$false I1=encoderL.encoderCount[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[17] I3=$auto$alumacc.cc:474:replace_alu$7601.C[17] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[18] CO=$auto$alumacc.cc:474:replace_alu$7601.C[19] I0=$false I1=encoderL.encoderCount[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[18] I3=$auto$alumacc.cc:474:replace_alu$7601.C[18] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[19] CO=$auto$alumacc.cc:474:replace_alu$7601.C[20] I0=$false I1=encoderL.encoderCount[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[19] I3=$auto$alumacc.cc:474:replace_alu$7601.C[19] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=encoderL.encoderCount[0] CO=$auto$alumacc.cc:474:replace_alu$7601.C[2] I0=$false I1=encoderL.encoderCount[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[1] I3=encoderL.encoderCount[0] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[20] CO=$auto$alumacc.cc:474:replace_alu$7601.C[21] I0=$false I1=encoderL.encoderCount[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[20] I3=$auto$alumacc.cc:474:replace_alu$7601.C[20] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[21] CO=$auto$alumacc.cc:474:replace_alu$7601.C[22] I0=$false I1=encoderL.encoderCount[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[21] I3=$auto$alumacc.cc:474:replace_alu$7601.C[21] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[22] CO=$auto$alumacc.cc:474:replace_alu$7601.C[23] I0=$false I1=encoderL.encoderCount[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[22] I3=$auto$alumacc.cc:474:replace_alu$7601.C[22] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[23] CO=$auto$alumacc.cc:474:replace_alu$7601.C[24] I0=$false I1=encoderL.encoderCount[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[23] I3=$auto$alumacc.cc:474:replace_alu$7601.C[23] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[24] CO=$auto$alumacc.cc:474:replace_alu$7601.C[25] I0=$false I1=encoderL.encoderCount[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[24] I3=$auto$alumacc.cc:474:replace_alu$7601.C[24] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[25] CO=$auto$alumacc.cc:474:replace_alu$7601.C[26] I0=$false I1=encoderL.encoderCount[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[25] I3=$auto$alumacc.cc:474:replace_alu$7601.C[25] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[26] CO=$auto$alumacc.cc:474:replace_alu$7601.C[27] I0=$false I1=encoderL.encoderCount[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[26] I3=$auto$alumacc.cc:474:replace_alu$7601.C[26] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[27] CO=$auto$alumacc.cc:474:replace_alu$7601.C[28] I0=$false I1=encoderL.encoderCount[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[27] I3=$auto$alumacc.cc:474:replace_alu$7601.C[27] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[28] CO=$auto$alumacc.cc:474:replace_alu$7601.C[29] I0=$false I1=encoderL.encoderCount[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[28] I3=$auto$alumacc.cc:474:replace_alu$7601.C[28] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[29] CO=$auto$alumacc.cc:474:replace_alu$7601.C[30] I0=$false I1=encoderL.encoderCount[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[29] I3=$auto$alumacc.cc:474:replace_alu$7601.C[29] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[2] CO=$auto$alumacc.cc:474:replace_alu$7601.C[3] I0=$false I1=encoderL.encoderCount[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[2] I3=$auto$alumacc.cc:474:replace_alu$7601.C[2] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[30] CO=$auto$alumacc.cc:474:replace_alu$7601.C[31] I0=$false I1=encoderL.encoderCount[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[30] I3=$auto$alumacc.cc:474:replace_alu$7601.C[30] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=pinEncoderIB I1=$auto$alumacc.cc:474:replace_alu$7604.C[31] I2=encoderL.encoderCount[31] I3=$auto$alumacc.cc:474:replace_alu$7601.C[31] O=$abc$72829$techmap\encoderL.$procmux$2678_Y[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100000101101
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[3] CO=$auto$alumacc.cc:474:replace_alu$7601.C[4] I0=$false I1=encoderL.encoderCount[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[3] I3=$auto$alumacc.cc:474:replace_alu$7601.C[3] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[4] CO=$auto$alumacc.cc:474:replace_alu$7601.C[5] I0=$false I1=encoderL.encoderCount[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[4] I3=$auto$alumacc.cc:474:replace_alu$7601.C[4] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[5] CO=$auto$alumacc.cc:474:replace_alu$7601.C[6] I0=$false I1=encoderL.encoderCount[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[5] I3=$auto$alumacc.cc:474:replace_alu$7601.C[5] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[6] CO=$auto$alumacc.cc:474:replace_alu$7601.C[7] I0=$false I1=encoderL.encoderCount[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[6] I3=$auto$alumacc.cc:474:replace_alu$7601.C[6] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[7] CO=$auto$alumacc.cc:474:replace_alu$7601.C[8] I0=$false I1=encoderL.encoderCount[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[7] I3=$auto$alumacc.cc:474:replace_alu$7601.C[7] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[8] CO=$auto$alumacc.cc:474:replace_alu$7601.C[9] I0=$false I1=encoderL.encoderCount[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[8] I3=$auto$alumacc.cc:474:replace_alu$7601.C[8] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7601.C[9] CO=$auto$alumacc.cc:474:replace_alu$7601.C[10] I0=$false I1=encoderL.encoderCount[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderL.encoderCount[9] I3=$auto$alumacc.cc:474:replace_alu$7601.C[9] O=$abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[10] CO=$auto$alumacc.cc:474:replace_alu$7604.C[11] I0=encoderL.encoderCount[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[10] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[11] CO=$auto$alumacc.cc:474:replace_alu$7604.C[12] I0=encoderL.encoderCount[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[11] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[12] CO=$auto$alumacc.cc:474:replace_alu$7604.C[13] I0=encoderL.encoderCount[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[12] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[13] CO=$auto$alumacc.cc:474:replace_alu$7604.C[14] I0=encoderL.encoderCount[13] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[13] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[14] CO=$auto$alumacc.cc:474:replace_alu$7604.C[15] I0=encoderL.encoderCount[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[14] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[15] CO=$auto$alumacc.cc:474:replace_alu$7604.C[16] I0=encoderL.encoderCount[15] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[15] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[16] CO=$auto$alumacc.cc:474:replace_alu$7604.C[17] I0=encoderL.encoderCount[16] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[16] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[16] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[17] CO=$auto$alumacc.cc:474:replace_alu$7604.C[18] I0=encoderL.encoderCount[17] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[17] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[17] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[18] CO=$auto$alumacc.cc:474:replace_alu$7604.C[19] I0=encoderL.encoderCount[18] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[18] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[18] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[19] CO=$auto$alumacc.cc:474:replace_alu$7604.C[20] I0=encoderL.encoderCount[19] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[19] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[19] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=encoderL.encoderCount[0] CO=$auto$alumacc.cc:474:replace_alu$7604.C[2] I0=encoderL.encoderCount[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[1] I2=$true I3=encoderL.encoderCount[0] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[20] CO=$auto$alumacc.cc:474:replace_alu$7604.C[21] I0=encoderL.encoderCount[20] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[20] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[20] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[21] CO=$auto$alumacc.cc:474:replace_alu$7604.C[22] I0=encoderL.encoderCount[21] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[21] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[21] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[22] CO=$auto$alumacc.cc:474:replace_alu$7604.C[23] I0=encoderL.encoderCount[22] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[22] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[22] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[23] CO=$auto$alumacc.cc:474:replace_alu$7604.C[24] I0=encoderL.encoderCount[23] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[23] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[23] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[24] CO=$auto$alumacc.cc:474:replace_alu$7604.C[25] I0=encoderL.encoderCount[24] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[24] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[24] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[25] CO=$auto$alumacc.cc:474:replace_alu$7604.C[26] I0=encoderL.encoderCount[25] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[25] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[25] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[26] CO=$auto$alumacc.cc:474:replace_alu$7604.C[27] I0=encoderL.encoderCount[26] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[26] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[26] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[27] CO=$auto$alumacc.cc:474:replace_alu$7604.C[28] I0=encoderL.encoderCount[27] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[27] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[27] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[28] CO=$auto$alumacc.cc:474:replace_alu$7604.C[29] I0=encoderL.encoderCount[28] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[28] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[28] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[29] CO=$auto$alumacc.cc:474:replace_alu$7604.C[30] I0=encoderL.encoderCount[29] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[29] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[29] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[2] CO=$auto$alumacc.cc:474:replace_alu$7604.C[3] I0=encoderL.encoderCount[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[2] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[30] CO=$auto$alumacc.cc:474:replace_alu$7604.C[31] I0=encoderL.encoderCount[30] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[30] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[30] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[3] CO=$auto$alumacc.cc:474:replace_alu$7604.C[4] I0=encoderL.encoderCount[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[3] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[4] CO=$auto$alumacc.cc:474:replace_alu$7604.C[5] I0=encoderL.encoderCount[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[4] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[5] CO=$auto$alumacc.cc:474:replace_alu$7604.C[6] I0=encoderL.encoderCount[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[5] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[6] CO=$auto$alumacc.cc:474:replace_alu$7604.C[7] I0=encoderL.encoderCount[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[6] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[7] CO=$auto$alumacc.cc:474:replace_alu$7604.C[8] I0=encoderL.encoderCount[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[7] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[8] CO=$auto$alumacc.cc:474:replace_alu$7604.C[9] I0=encoderL.encoderCount[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[8] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7604.C[9] CO=$auto$alumacc.cc:474:replace_alu$7604.C[10] I0=encoderL.encoderCount[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderL.encoderCount[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7604.C[9] O=$abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=encoderR.encoderCounter[0] CO=$auto$alumacc.cc:474:replace_alu$7607.C[2] I0=$false I1=encoderR.encoderCounter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5932_ I1=$false I2=encoderR.encoderCounter[1] I3=encoderR.encoderCounter[0] O=$abc$72829$techmap\encoderR.$procmux$2670_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101000000000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7607.C[2] CO=$auto$alumacc.cc:474:replace_alu$7607.C[3] I0=$false I1=encoderR.encoderCounter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCounter[2] I3=$auto$alumacc.cc:474:replace_alu$7607.C[2] O=$abc$72829$auto$wreduce.cc:454:run$7225[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$abc$72829$new_n5932_ I1=encoderR.encoderCounter[1] I2=encoderR.encoderCounter[3] I3=$auto$alumacc.cc:474:replace_alu$7607.C[3] O=$abc$72829$techmap\encoderR.$procmux$2670_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[10] CO=$auto$alumacc.cc:474:replace_alu$7610.C[11] I0=$false I1=encoderR.encoderCount[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[10] I3=$auto$alumacc.cc:474:replace_alu$7610.C[10] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[11] CO=$auto$alumacc.cc:474:replace_alu$7610.C[12] I0=$false I1=encoderR.encoderCount[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[11] I3=$auto$alumacc.cc:474:replace_alu$7610.C[11] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[12] CO=$auto$alumacc.cc:474:replace_alu$7610.C[13] I0=$false I1=encoderR.encoderCount[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[12] I3=$auto$alumacc.cc:474:replace_alu$7610.C[12] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[13] CO=$auto$alumacc.cc:474:replace_alu$7610.C[14] I0=$false I1=encoderR.encoderCount[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[13] I3=$auto$alumacc.cc:474:replace_alu$7610.C[13] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[14] CO=$auto$alumacc.cc:474:replace_alu$7610.C[15] I0=$false I1=encoderR.encoderCount[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[14] I3=$auto$alumacc.cc:474:replace_alu$7610.C[14] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[15] CO=$auto$alumacc.cc:474:replace_alu$7610.C[16] I0=$false I1=encoderR.encoderCount[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[15] I3=$auto$alumacc.cc:474:replace_alu$7610.C[15] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[16] CO=$auto$alumacc.cc:474:replace_alu$7610.C[17] I0=$false I1=encoderR.encoderCount[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[16] I3=$auto$alumacc.cc:474:replace_alu$7610.C[16] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[17] CO=$auto$alumacc.cc:474:replace_alu$7610.C[18] I0=$false I1=encoderR.encoderCount[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[17] I3=$auto$alumacc.cc:474:replace_alu$7610.C[17] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[18] CO=$auto$alumacc.cc:474:replace_alu$7610.C[19] I0=$false I1=encoderR.encoderCount[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[18] I3=$auto$alumacc.cc:474:replace_alu$7610.C[18] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[19] CO=$auto$alumacc.cc:474:replace_alu$7610.C[20] I0=$false I1=encoderR.encoderCount[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[19] I3=$auto$alumacc.cc:474:replace_alu$7610.C[19] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=encoderR.encoderCount[0] CO=$auto$alumacc.cc:474:replace_alu$7610.C[2] I0=$false I1=encoderR.encoderCount[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[1] I3=encoderR.encoderCount[0] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[20] CO=$auto$alumacc.cc:474:replace_alu$7610.C[21] I0=$false I1=encoderR.encoderCount[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[20] I3=$auto$alumacc.cc:474:replace_alu$7610.C[20] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[21] CO=$auto$alumacc.cc:474:replace_alu$7610.C[22] I0=$false I1=encoderR.encoderCount[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[21] I3=$auto$alumacc.cc:474:replace_alu$7610.C[21] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[22] CO=$auto$alumacc.cc:474:replace_alu$7610.C[23] I0=$false I1=encoderR.encoderCount[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[22] I3=$auto$alumacc.cc:474:replace_alu$7610.C[22] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[23] CO=$auto$alumacc.cc:474:replace_alu$7610.C[24] I0=$false I1=encoderR.encoderCount[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[23] I3=$auto$alumacc.cc:474:replace_alu$7610.C[23] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[24] CO=$auto$alumacc.cc:474:replace_alu$7610.C[25] I0=$false I1=encoderR.encoderCount[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[24] I3=$auto$alumacc.cc:474:replace_alu$7610.C[24] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[25] CO=$auto$alumacc.cc:474:replace_alu$7610.C[26] I0=$false I1=encoderR.encoderCount[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[25] I3=$auto$alumacc.cc:474:replace_alu$7610.C[25] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[26] CO=$auto$alumacc.cc:474:replace_alu$7610.C[27] I0=$false I1=encoderR.encoderCount[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[26] I3=$auto$alumacc.cc:474:replace_alu$7610.C[26] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[27] CO=$auto$alumacc.cc:474:replace_alu$7610.C[28] I0=$false I1=encoderR.encoderCount[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[27] I3=$auto$alumacc.cc:474:replace_alu$7610.C[27] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[28] CO=$auto$alumacc.cc:474:replace_alu$7610.C[29] I0=$false I1=encoderR.encoderCount[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[28] I3=$auto$alumacc.cc:474:replace_alu$7610.C[28] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[29] CO=$auto$alumacc.cc:474:replace_alu$7610.C[30] I0=$false I1=encoderR.encoderCount[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[29] I3=$auto$alumacc.cc:474:replace_alu$7610.C[29] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[2] CO=$auto$alumacc.cc:474:replace_alu$7610.C[3] I0=$false I1=encoderR.encoderCount[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[2] I3=$auto$alumacc.cc:474:replace_alu$7610.C[2] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[30] CO=$auto$alumacc.cc:474:replace_alu$7610.C[31] I0=$false I1=encoderR.encoderCount[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[30] I3=$auto$alumacc.cc:474:replace_alu$7610.C[30] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=pinEncoderDB I1=$auto$alumacc.cc:474:replace_alu$7613.C[31] I2=encoderR.encoderCount[31] I3=$auto$alumacc.cc:474:replace_alu$7610.C[31] O=$abc$72829$techmap\encoderR.$procmux$2678_Y[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100000101101
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[3] CO=$auto$alumacc.cc:474:replace_alu$7610.C[4] I0=$false I1=encoderR.encoderCount[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[3] I3=$auto$alumacc.cc:474:replace_alu$7610.C[3] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[4] CO=$auto$alumacc.cc:474:replace_alu$7610.C[5] I0=$false I1=encoderR.encoderCount[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[4] I3=$auto$alumacc.cc:474:replace_alu$7610.C[4] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[5] CO=$auto$alumacc.cc:474:replace_alu$7610.C[6] I0=$false I1=encoderR.encoderCount[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[5] I3=$auto$alumacc.cc:474:replace_alu$7610.C[5] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[6] CO=$auto$alumacc.cc:474:replace_alu$7610.C[7] I0=$false I1=encoderR.encoderCount[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[6] I3=$auto$alumacc.cc:474:replace_alu$7610.C[6] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[7] CO=$auto$alumacc.cc:474:replace_alu$7610.C[8] I0=$false I1=encoderR.encoderCount[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[7] I3=$auto$alumacc.cc:474:replace_alu$7610.C[7] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[8] CO=$auto$alumacc.cc:474:replace_alu$7610.C[9] I0=$false I1=encoderR.encoderCount[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[8] I3=$auto$alumacc.cc:474:replace_alu$7610.C[8] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7610.C[9] CO=$auto$alumacc.cc:474:replace_alu$7610.C[10] I0=$false I1=encoderR.encoderCount[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=encoderR.encoderCount[9] I3=$auto$alumacc.cc:474:replace_alu$7610.C[9] O=$abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[10] CO=$auto$alumacc.cc:474:replace_alu$7613.C[11] I0=encoderR.encoderCount[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[10] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[11] CO=$auto$alumacc.cc:474:replace_alu$7613.C[12] I0=encoderR.encoderCount[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[11] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[12] CO=$auto$alumacc.cc:474:replace_alu$7613.C[13] I0=encoderR.encoderCount[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[12] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[13] CO=$auto$alumacc.cc:474:replace_alu$7613.C[14] I0=encoderR.encoderCount[13] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[13] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[14] CO=$auto$alumacc.cc:474:replace_alu$7613.C[15] I0=encoderR.encoderCount[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[14] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[15] CO=$auto$alumacc.cc:474:replace_alu$7613.C[16] I0=encoderR.encoderCount[15] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[15] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[16] CO=$auto$alumacc.cc:474:replace_alu$7613.C[17] I0=encoderR.encoderCount[16] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[16] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[16] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[17] CO=$auto$alumacc.cc:474:replace_alu$7613.C[18] I0=encoderR.encoderCount[17] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[17] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[17] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[18] CO=$auto$alumacc.cc:474:replace_alu$7613.C[19] I0=encoderR.encoderCount[18] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[18] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[18] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[19] CO=$auto$alumacc.cc:474:replace_alu$7613.C[20] I0=encoderR.encoderCount[19] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[19] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[19] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=encoderR.encoderCount[0] CO=$auto$alumacc.cc:474:replace_alu$7613.C[2] I0=encoderR.encoderCount[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[1] I2=$true I3=encoderR.encoderCount[0] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[20] CO=$auto$alumacc.cc:474:replace_alu$7613.C[21] I0=encoderR.encoderCount[20] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[20] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[20] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[21] CO=$auto$alumacc.cc:474:replace_alu$7613.C[22] I0=encoderR.encoderCount[21] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[21] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[21] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[22] CO=$auto$alumacc.cc:474:replace_alu$7613.C[23] I0=encoderR.encoderCount[22] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[22] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[22] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[23] CO=$auto$alumacc.cc:474:replace_alu$7613.C[24] I0=encoderR.encoderCount[23] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[23] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[23] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[24] CO=$auto$alumacc.cc:474:replace_alu$7613.C[25] I0=encoderR.encoderCount[24] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[24] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[24] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[25] CO=$auto$alumacc.cc:474:replace_alu$7613.C[26] I0=encoderR.encoderCount[25] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[25] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[25] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[26] CO=$auto$alumacc.cc:474:replace_alu$7613.C[27] I0=encoderR.encoderCount[26] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[26] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[26] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[27] CO=$auto$alumacc.cc:474:replace_alu$7613.C[28] I0=encoderR.encoderCount[27] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[27] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[27] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[28] CO=$auto$alumacc.cc:474:replace_alu$7613.C[29] I0=encoderR.encoderCount[28] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[28] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[28] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[29] CO=$auto$alumacc.cc:474:replace_alu$7613.C[30] I0=encoderR.encoderCount[29] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[29] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[29] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[2] CO=$auto$alumacc.cc:474:replace_alu$7613.C[3] I0=encoderR.encoderCount[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[2] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[30] CO=$auto$alumacc.cc:474:replace_alu$7613.C[31] I0=encoderR.encoderCount[30] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[30] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[30] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[3] CO=$auto$alumacc.cc:474:replace_alu$7613.C[4] I0=encoderR.encoderCount[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[3] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[4] CO=$auto$alumacc.cc:474:replace_alu$7613.C[5] I0=encoderR.encoderCount[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[4] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[5] CO=$auto$alumacc.cc:474:replace_alu$7613.C[6] I0=encoderR.encoderCount[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[5] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[6] CO=$auto$alumacc.cc:474:replace_alu$7613.C[7] I0=encoderR.encoderCount[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[6] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[7] CO=$auto$alumacc.cc:474:replace_alu$7613.C[8] I0=encoderR.encoderCount[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[7] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[8] CO=$auto$alumacc.cc:474:replace_alu$7613.C[9] I0=encoderR.encoderCount[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[8] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7613.C[9] CO=$auto$alumacc.cc:474:replace_alu$7613.C[10] I0=encoderR.encoderCount[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=encoderR.encoderCount[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7613.C[9] O=$abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=pwmDB.counterI[0] CO=$auto$alumacc.cc:474:replace_alu$7616.C[2] I0=$false I1=pwmDB.counterI[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmDB.counterI[6] I1=$false I2=pwmDB.counterI[1] I3=pwmDB.counterI[0] O=$abc$72829$techmap\pwmDB.$procmux$2703_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[2] CO=$auto$alumacc.cc:474:replace_alu$7616.C[3] I0=$false I1=pwmDB.counterI[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmDB.counterI[6] I1=$false I2=pwmDB.counterI[2] I3=$auto$alumacc.cc:474:replace_alu$7616.C[2] O=$abc$72829$techmap\pwmDB.$procmux$2703_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[3] CO=$auto$alumacc.cc:474:replace_alu$7616.C[4] I0=$false I1=pwmDB.counterI[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmDB.counterI[6] I1=$false I2=pwmDB.counterI[3] I3=$auto$alumacc.cc:474:replace_alu$7616.C[3] O=$abc$72829$techmap\pwmDB.$procmux$2703_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[4] CO=$auto$alumacc.cc:474:replace_alu$7616.C[5] I0=$false I1=pwmDB.counterI[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmDB.counterI[6] I1=$false I2=pwmDB.counterI[4] I3=$auto$alumacc.cc:474:replace_alu$7616.C[4] O=$abc$72829$techmap\pwmDB.$procmux$2703_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7616.C[5] CO=$auto$alumacc.cc:474:replace_alu$7616.C[6] I0=$false I1=pwmDB.counterI[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmDB.counterI[6] I1=$false I2=pwmDB.counterI[5] I3=$auto$alumacc.cc:474:replace_alu$7616.C[5] O=$abc$72829$techmap\pwmDB.$procmux$2703_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=$false I1=$false I2=pwmDB.counterI[6] I3=$auto$alumacc.cc:474:replace_alu$7616.C[6] O=$abc$72829$techmap\pwmDB.$procmux$2703_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111100000000
.gate SB_CARRY CI=pwmDB.count_temp[0] CO=$auto$alumacc.cc:474:replace_alu$7619.C[2] I0=$false I1=pwmDB.count_temp[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45620[1]_new_ I1=$false I2=pwmDB.count_temp[1] I3=pwmDB.count_temp[0] O=$abc$72829$techmap\pwmDB.$procmux$2711_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[2] CO=$auto$alumacc.cc:474:replace_alu$7619.C[3] I0=$false I1=pwmDB.count_temp[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45620[1]_new_ I1=$false I2=pwmDB.count_temp[2] I3=$auto$alumacc.cc:474:replace_alu$7619.C[2] O=$abc$72829$techmap\pwmDB.$procmux$2711_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[3] CO=$auto$alumacc.cc:474:replace_alu$7619.C[4] I0=$false I1=pwmDB.count_temp[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45620[1]_new_ I1=$false I2=pwmDB.count_temp[3] I3=$auto$alumacc.cc:474:replace_alu$7619.C[3] O=$abc$72829$techmap\pwmDB.$procmux$2711_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[4] CO=$auto$alumacc.cc:474:replace_alu$7619.C[5] I0=$false I1=pwmDB.count_temp[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45620[1]_new_ I1=$false I2=pwmDB.count_temp[4] I3=$auto$alumacc.cc:474:replace_alu$7619.C[4] O=$abc$72829$techmap\pwmDB.$procmux$2711_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[5] CO=$auto$alumacc.cc:474:replace_alu$7619.C[6] I0=$false I1=pwmDB.count_temp[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45620[1]_new_ I1=$false I2=pwmDB.count_temp[5] I3=$auto$alumacc.cc:474:replace_alu$7619.C[5] O=$abc$72829$techmap\pwmDB.$procmux$2711_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[6] CO=$auto$alumacc.cc:474:replace_alu$7619.C[7] I0=$false I1=pwmDB.count_temp[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45620[1]_new_ I1=$false I2=pwmDB.count_temp[6] I3=$auto$alumacc.cc:474:replace_alu$7619.C[6] O=$abc$72829$techmap\pwmDB.$procmux$2711_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[7] CO=$auto$alumacc.cc:474:replace_alu$7619.C[8] I0=$false I1=pwmDB.count_temp[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45620[1]_new_ I1=$false I2=pwmDB.count_temp[7] I3=$auto$alumacc.cc:474:replace_alu$7619.C[7] O=$abc$72829$techmap\pwmDB.$procmux$2711_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7619.C[8] CO=$auto$alumacc.cc:474:replace_alu$7619.C[9] I0=$false I1=pwmDB.count_temp[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45620[1]_new_ I1=$false I2=pwmDB.count_temp[8] I3=$auto$alumacc.cc:474:replace_alu$7619.C[8] O=$abc$72829$techmap\pwmDB.$procmux$2711_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45620[1]_new_ I2=pwmDB.count_temp[9] I3=$auto$alumacc.cc:474:replace_alu$7619.C[9] O=$abc$72829$techmap\pwmDB.$procmux$2711_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001100110000
.gate SB_CARRY CI=pwmDF.counterI[0] CO=$auto$alumacc.cc:474:replace_alu$7622.C[2] I0=$false I1=pwmDF.counterI[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmDF.counterI[6] I1=$false I2=pwmDF.counterI[1] I3=pwmDF.counterI[0] O=$abc$72829$techmap\pwmDF.$procmux$2703_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7622.C[2] CO=$auto$alumacc.cc:474:replace_alu$7622.C[3] I0=$false I1=pwmDF.counterI[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmDF.counterI[6] I1=$false I2=pwmDF.counterI[2] I3=$auto$alumacc.cc:474:replace_alu$7622.C[2] O=$abc$72829$techmap\pwmDF.$procmux$2703_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7622.C[3] CO=$auto$alumacc.cc:474:replace_alu$7622.C[4] I0=$false I1=pwmDF.counterI[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmDF.counterI[6] I1=$false I2=pwmDF.counterI[3] I3=$auto$alumacc.cc:474:replace_alu$7622.C[3] O=$abc$72829$techmap\pwmDF.$procmux$2703_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7622.C[4] CO=$auto$alumacc.cc:474:replace_alu$7622.C[5] I0=$false I1=pwmDF.counterI[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmDF.counterI[6] I1=$false I2=pwmDF.counterI[4] I3=$auto$alumacc.cc:474:replace_alu$7622.C[4] O=$abc$72829$techmap\pwmDF.$procmux$2703_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7622.C[5] CO=$auto$alumacc.cc:474:replace_alu$7622.C[6] I0=$false I1=pwmDF.counterI[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmDF.counterI[6] I1=$false I2=pwmDF.counterI[5] I3=$auto$alumacc.cc:474:replace_alu$7622.C[5] O=$abc$72829$techmap\pwmDF.$procmux$2703_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=$false I1=$false I2=pwmDF.counterI[6] I3=$auto$alumacc.cc:474:replace_alu$7622.C[6] O=$abc$72829$techmap\pwmDF.$procmux$2703_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111100000000
.gate SB_CARRY CI=pwmDF.count_temp[0] CO=$auto$alumacc.cc:474:replace_alu$7625.C[2] I0=$false I1=pwmDF.count_temp[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45500[1]_new_ I1=$false I2=pwmDF.count_temp[1] I3=pwmDF.count_temp[0] O=$abc$72829$techmap\pwmDF.$procmux$2711_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7625.C[2] CO=$auto$alumacc.cc:474:replace_alu$7625.C[3] I0=$false I1=pwmDF.count_temp[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45500[1]_new_ I1=$false I2=pwmDF.count_temp[2] I3=$auto$alumacc.cc:474:replace_alu$7625.C[2] O=$abc$72829$techmap\pwmDF.$procmux$2711_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7625.C[3] CO=$auto$alumacc.cc:474:replace_alu$7625.C[4] I0=$false I1=pwmDF.count_temp[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45500[1]_new_ I1=$false I2=pwmDF.count_temp[3] I3=$auto$alumacc.cc:474:replace_alu$7625.C[3] O=$abc$72829$techmap\pwmDF.$procmux$2711_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7625.C[4] CO=$auto$alumacc.cc:474:replace_alu$7625.C[5] I0=$false I1=pwmDF.count_temp[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45500[1]_new_ I1=$false I2=pwmDF.count_temp[4] I3=$auto$alumacc.cc:474:replace_alu$7625.C[4] O=$abc$72829$techmap\pwmDF.$procmux$2711_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7625.C[5] CO=$auto$alumacc.cc:474:replace_alu$7625.C[6] I0=$false I1=pwmDF.count_temp[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45500[1]_new_ I1=$false I2=pwmDF.count_temp[5] I3=$auto$alumacc.cc:474:replace_alu$7625.C[5] O=$abc$72829$techmap\pwmDF.$procmux$2711_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7625.C[6] CO=$auto$alumacc.cc:474:replace_alu$7625.C[7] I0=$false I1=pwmDF.count_temp[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45500[1]_new_ I1=$false I2=pwmDF.count_temp[6] I3=$auto$alumacc.cc:474:replace_alu$7625.C[6] O=$abc$72829$techmap\pwmDF.$procmux$2711_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7625.C[7] CO=$auto$alumacc.cc:474:replace_alu$7625.C[8] I0=$false I1=pwmDF.count_temp[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45500[1]_new_ I1=$false I2=pwmDF.count_temp[7] I3=$auto$alumacc.cc:474:replace_alu$7625.C[7] O=$abc$72829$techmap\pwmDF.$procmux$2711_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7625.C[8] CO=$auto$alumacc.cc:474:replace_alu$7625.C[9] I0=$false I1=pwmDF.count_temp[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45500[1]_new_ I1=$false I2=pwmDF.count_temp[8] I3=$auto$alumacc.cc:474:replace_alu$7625.C[8] O=$abc$72829$techmap\pwmDF.$procmux$2711_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45500[1]_new_ I2=pwmDF.count_temp[9] I3=$auto$alumacc.cc:474:replace_alu$7625.C[9] O=$abc$72829$techmap\pwmDF.$procmux$2711_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001100110000
.gate SB_CARRY CI=pwmIB.counterI[0] CO=$auto$alumacc.cc:474:replace_alu$7628.C[2] I0=$false I1=pwmIB.counterI[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmIB.counterI[6] I1=$false I2=pwmIB.counterI[1] I3=pwmIB.counterI[0] O=$abc$72829$techmap\pwmIB.$procmux$2703_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7628.C[2] CO=$auto$alumacc.cc:474:replace_alu$7628.C[3] I0=$false I1=pwmIB.counterI[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmIB.counterI[6] I1=$false I2=pwmIB.counterI[2] I3=$auto$alumacc.cc:474:replace_alu$7628.C[2] O=$abc$72829$techmap\pwmIB.$procmux$2703_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7628.C[3] CO=$auto$alumacc.cc:474:replace_alu$7628.C[4] I0=$false I1=pwmIB.counterI[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmIB.counterI[6] I1=$false I2=pwmIB.counterI[3] I3=$auto$alumacc.cc:474:replace_alu$7628.C[3] O=$abc$72829$techmap\pwmIB.$procmux$2703_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7628.C[4] CO=$auto$alumacc.cc:474:replace_alu$7628.C[5] I0=$false I1=pwmIB.counterI[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmIB.counterI[6] I1=$false I2=pwmIB.counterI[4] I3=$auto$alumacc.cc:474:replace_alu$7628.C[4] O=$abc$72829$techmap\pwmIB.$procmux$2703_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7628.C[5] CO=$auto$alumacc.cc:474:replace_alu$7628.C[6] I0=$false I1=pwmIB.counterI[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmIB.counterI[6] I1=$false I2=pwmIB.counterI[5] I3=$auto$alumacc.cc:474:replace_alu$7628.C[5] O=$abc$72829$techmap\pwmIB.$procmux$2703_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=$false I1=$false I2=pwmIB.counterI[6] I3=$auto$alumacc.cc:474:replace_alu$7628.C[6] O=$abc$72829$techmap\pwmIB.$procmux$2703_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111100000000
.gate SB_CARRY CI=pwmIB.count_temp[0] CO=$auto$alumacc.cc:474:replace_alu$7631.C[2] I0=$false I1=pwmIB.count_temp[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45380[1]_new_ I1=$false I2=pwmIB.count_temp[1] I3=pwmIB.count_temp[0] O=$abc$72829$techmap\pwmIB.$procmux$2711_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7631.C[2] CO=$auto$alumacc.cc:474:replace_alu$7631.C[3] I0=$false I1=pwmIB.count_temp[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45380[1]_new_ I1=$false I2=pwmIB.count_temp[2] I3=$auto$alumacc.cc:474:replace_alu$7631.C[2] O=$abc$72829$techmap\pwmIB.$procmux$2711_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7631.C[3] CO=$auto$alumacc.cc:474:replace_alu$7631.C[4] I0=$false I1=pwmIB.count_temp[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45380[1]_new_ I1=$false I2=pwmIB.count_temp[3] I3=$auto$alumacc.cc:474:replace_alu$7631.C[3] O=$abc$72829$techmap\pwmIB.$procmux$2711_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7631.C[4] CO=$auto$alumacc.cc:474:replace_alu$7631.C[5] I0=$false I1=pwmIB.count_temp[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45380[1]_new_ I1=$false I2=pwmIB.count_temp[4] I3=$auto$alumacc.cc:474:replace_alu$7631.C[4] O=$abc$72829$techmap\pwmIB.$procmux$2711_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7631.C[5] CO=$auto$alumacc.cc:474:replace_alu$7631.C[6] I0=$false I1=pwmIB.count_temp[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45380[1]_new_ I1=$false I2=pwmIB.count_temp[5] I3=$auto$alumacc.cc:474:replace_alu$7631.C[5] O=$abc$72829$techmap\pwmIB.$procmux$2711_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7631.C[6] CO=$auto$alumacc.cc:474:replace_alu$7631.C[7] I0=$false I1=pwmIB.count_temp[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45380[1]_new_ I1=$false I2=pwmIB.count_temp[6] I3=$auto$alumacc.cc:474:replace_alu$7631.C[6] O=$abc$72829$techmap\pwmIB.$procmux$2711_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7631.C[7] CO=$auto$alumacc.cc:474:replace_alu$7631.C[8] I0=$false I1=pwmIB.count_temp[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45380[1]_new_ I1=$false I2=pwmIB.count_temp[7] I3=$auto$alumacc.cc:474:replace_alu$7631.C[7] O=$abc$72829$techmap\pwmIB.$procmux$2711_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7631.C[8] CO=$auto$alumacc.cc:474:replace_alu$7631.C[9] I0=$false I1=pwmIB.count_temp[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45380[1]_new_ I1=$false I2=pwmIB.count_temp[8] I3=$auto$alumacc.cc:474:replace_alu$7631.C[8] O=$abc$72829$techmap\pwmIB.$procmux$2711_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45380[1]_new_ I2=pwmIB.count_temp[9] I3=$auto$alumacc.cc:474:replace_alu$7631.C[9] O=$abc$72829$techmap\pwmIB.$procmux$2711_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001100110000
.gate SB_CARRY CI=pwmIF.counterI[0] CO=$auto$alumacc.cc:474:replace_alu$7634.C[2] I0=$false I1=pwmIF.counterI[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmIF.counterI[6] I1=$false I2=pwmIF.counterI[1] I3=pwmIF.counterI[0] O=$abc$72829$techmap\pwmIF.$procmux$2703_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7634.C[2] CO=$auto$alumacc.cc:474:replace_alu$7634.C[3] I0=$false I1=pwmIF.counterI[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmIF.counterI[6] I1=$false I2=pwmIF.counterI[2] I3=$auto$alumacc.cc:474:replace_alu$7634.C[2] O=$abc$72829$techmap\pwmIF.$procmux$2703_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7634.C[3] CO=$auto$alumacc.cc:474:replace_alu$7634.C[4] I0=$false I1=pwmIF.counterI[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmIF.counterI[6] I1=$false I2=pwmIF.counterI[3] I3=$auto$alumacc.cc:474:replace_alu$7634.C[3] O=$abc$72829$techmap\pwmIF.$procmux$2703_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7634.C[4] CO=$auto$alumacc.cc:474:replace_alu$7634.C[5] I0=$false I1=pwmIF.counterI[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmIF.counterI[6] I1=$false I2=pwmIF.counterI[4] I3=$auto$alumacc.cc:474:replace_alu$7634.C[4] O=$abc$72829$techmap\pwmIF.$procmux$2703_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7634.C[5] CO=$auto$alumacc.cc:474:replace_alu$7634.C[6] I0=$false I1=pwmIF.counterI[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwmIF.counterI[6] I1=$false I2=pwmIF.counterI[5] I3=$auto$alumacc.cc:474:replace_alu$7634.C[5] O=$abc$72829$techmap\pwmIF.$procmux$2703_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=$false I1=$false I2=pwmIF.counterI[6] I3=$auto$alumacc.cc:474:replace_alu$7634.C[6] O=$abc$72829$techmap\pwmIF.$procmux$2703_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111100000000
.gate SB_CARRY CI=pwmIF.count_temp[0] CO=$auto$alumacc.cc:474:replace_alu$7637.C[2] I0=$false I1=pwmIF.count_temp[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45260[1]_new_ I1=$false I2=pwmIF.count_temp[1] I3=pwmIF.count_temp[0] O=$abc$72829$techmap\pwmIF.$procmux$2711_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7637.C[2] CO=$auto$alumacc.cc:474:replace_alu$7637.C[3] I0=$false I1=pwmIF.count_temp[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45260[1]_new_ I1=$false I2=pwmIF.count_temp[2] I3=$auto$alumacc.cc:474:replace_alu$7637.C[2] O=$abc$72829$techmap\pwmIF.$procmux$2711_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7637.C[3] CO=$auto$alumacc.cc:474:replace_alu$7637.C[4] I0=$false I1=pwmIF.count_temp[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45260[1]_new_ I1=$false I2=pwmIF.count_temp[3] I3=$auto$alumacc.cc:474:replace_alu$7637.C[3] O=$abc$72829$techmap\pwmIF.$procmux$2711_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7637.C[4] CO=$auto$alumacc.cc:474:replace_alu$7637.C[5] I0=$false I1=pwmIF.count_temp[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45260[1]_new_ I1=$false I2=pwmIF.count_temp[4] I3=$auto$alumacc.cc:474:replace_alu$7637.C[4] O=$abc$72829$techmap\pwmIF.$procmux$2711_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7637.C[5] CO=$auto$alumacc.cc:474:replace_alu$7637.C[6] I0=$false I1=pwmIF.count_temp[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45260[1]_new_ I1=$false I2=pwmIF.count_temp[5] I3=$auto$alumacc.cc:474:replace_alu$7637.C[5] O=$abc$72829$techmap\pwmIF.$procmux$2711_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7637.C[6] CO=$auto$alumacc.cc:474:replace_alu$7637.C[7] I0=$false I1=pwmIF.count_temp[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45260[1]_new_ I1=$false I2=pwmIF.count_temp[6] I3=$auto$alumacc.cc:474:replace_alu$7637.C[6] O=$abc$72829$techmap\pwmIF.$procmux$2711_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7637.C[7] CO=$auto$alumacc.cc:474:replace_alu$7637.C[8] I0=$false I1=pwmIF.count_temp[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45260[1]_new_ I1=$false I2=pwmIF.count_temp[7] I3=$auto$alumacc.cc:474:replace_alu$7637.C[7] O=$abc$72829$techmap\pwmIF.$procmux$2711_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7637.C[8] CO=$auto$alumacc.cc:474:replace_alu$7637.C[9] I0=$false I1=pwmIF.count_temp[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45260[1]_new_ I1=$false I2=pwmIF.count_temp[8] I3=$auto$alumacc.cc:474:replace_alu$7637.C[8] O=$abc$72829$techmap\pwmIF.$procmux$2711_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$45260[1]_new_ I2=pwmIF.count_temp[9] I3=$auto$alumacc.cc:474:replace_alu$7637.C[9] O=$abc$72829$techmap\pwmIF.$procmux$2711_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001100110000
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7640.C[1] I0=soc.cpu.reg_pc[1] I1=soc.cpu.latched_compr
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[1] I2=soc.cpu.latched_compr I3=$false O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[10] CO=$auto$alumacc.cc:474:replace_alu$7640.C[11] I0=soc.cpu.reg_pc[11] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[11] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[10] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[11] CO=$auto$alumacc.cc:474:replace_alu$7640.C[12] I0=soc.cpu.reg_pc[12] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[12] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[11] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[12] CO=$auto$alumacc.cc:474:replace_alu$7640.C[13] I0=soc.cpu.reg_pc[13] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[13] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[12] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[13] CO=$auto$alumacc.cc:474:replace_alu$7640.C[14] I0=soc.cpu.reg_pc[14] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[14] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[13] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[14] CO=$auto$alumacc.cc:474:replace_alu$7640.C[15] I0=soc.cpu.reg_pc[15] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[15] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[14] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[15] CO=$auto$alumacc.cc:474:replace_alu$7640.C[16] I0=soc.cpu.reg_pc[16] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[16] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[15] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[16] CO=$auto$alumacc.cc:474:replace_alu$7640.C[17] I0=soc.cpu.reg_pc[17] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[17] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[16] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[17] CO=$auto$alumacc.cc:474:replace_alu$7640.C[18] I0=soc.cpu.reg_pc[18] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[18] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[17] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[18] CO=$auto$alumacc.cc:474:replace_alu$7640.C[19] I0=soc.cpu.reg_pc[19] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[19] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[18] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[19] CO=$auto$alumacc.cc:474:replace_alu$7640.C[20] I0=soc.cpu.reg_pc[20] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[20] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[19] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[1] CO=$auto$alumacc.cc:474:replace_alu$7640.C[2] I0=soc.cpu.reg_pc[2] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7640.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[2] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7640.BB[1] I3=$auto$alumacc.cc:474:replace_alu$7640.C[1] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[20] CO=$auto$alumacc.cc:474:replace_alu$7640.C[21] I0=soc.cpu.reg_pc[21] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[21] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[20] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[21] CO=$auto$alumacc.cc:474:replace_alu$7640.C[22] I0=soc.cpu.reg_pc[22] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[22] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[21] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[22] CO=$auto$alumacc.cc:474:replace_alu$7640.C[23] I0=soc.cpu.reg_pc[23] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[23] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[22] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[23] CO=$auto$alumacc.cc:474:replace_alu$7640.C[24] I0=soc.cpu.reg_pc[24] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[24] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[23] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[24] CO=$auto$alumacc.cc:474:replace_alu$7640.C[25] I0=soc.cpu.reg_pc[25] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[25] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[24] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[25] CO=$auto$alumacc.cc:474:replace_alu$7640.C[26] I0=soc.cpu.reg_pc[26] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[26] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[25] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[26] CO=$auto$alumacc.cc:474:replace_alu$7640.C[27] I0=soc.cpu.reg_pc[27] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[27] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[26] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[27] CO=$auto$alumacc.cc:474:replace_alu$7640.C[28] I0=soc.cpu.reg_pc[28] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[28] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[27] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[28] CO=$auto$alumacc.cc:474:replace_alu$7640.C[29] I0=soc.cpu.reg_pc[29] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[29] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[28] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[29] CO=$auto$alumacc.cc:474:replace_alu$7640.C[30] I0=soc.cpu.reg_pc[30] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[30] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[29] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[2] CO=$auto$alumacc.cc:474:replace_alu$7640.C[3] I0=soc.cpu.reg_pc[3] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[3] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[2] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[31] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[30] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[3] CO=$auto$alumacc.cc:474:replace_alu$7640.C[4] I0=soc.cpu.reg_pc[4] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[4] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[3] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[4] CO=$auto$alumacc.cc:474:replace_alu$7640.C[5] I0=soc.cpu.reg_pc[5] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[5] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[4] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[5] CO=$auto$alumacc.cc:474:replace_alu$7640.C[6] I0=soc.cpu.reg_pc[6] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[6] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[5] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[6] CO=$auto$alumacc.cc:474:replace_alu$7640.C[7] I0=soc.cpu.reg_pc[7] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[7] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[6] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[7] CO=$auto$alumacc.cc:474:replace_alu$7640.C[8] I0=soc.cpu.reg_pc[8] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[8] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[7] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[8] CO=$auto$alumacc.cc:474:replace_alu$7640.C[9] I0=soc.cpu.reg_pc[9] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[9] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[8] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7640.C[9] CO=$auto$alumacc.cc:474:replace_alu$7640.C[10] I0=soc.cpu.reg_pc[10] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[10] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7640.C[9] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[10] CO=$auto$alumacc.cc:474:replace_alu$7643.C[11] I0=$false I1=soc.cpu.count_cycle[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[10] I3=$auto$alumacc.cc:474:replace_alu$7643.C[10] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[11] CO=$auto$alumacc.cc:474:replace_alu$7643.C[12] I0=$false I1=soc.cpu.count_cycle[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[11] I3=$auto$alumacc.cc:474:replace_alu$7643.C[11] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[12] CO=$auto$alumacc.cc:474:replace_alu$7643.C[13] I0=$false I1=soc.cpu.count_cycle[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[12] I3=$auto$alumacc.cc:474:replace_alu$7643.C[12] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[13] CO=$auto$alumacc.cc:474:replace_alu$7643.C[14] I0=$false I1=soc.cpu.count_cycle[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[13] I3=$auto$alumacc.cc:474:replace_alu$7643.C[13] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[14] CO=$auto$alumacc.cc:474:replace_alu$7643.C[15] I0=$false I1=soc.cpu.count_cycle[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[14] I3=$auto$alumacc.cc:474:replace_alu$7643.C[14] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[15] CO=$auto$alumacc.cc:474:replace_alu$7643.C[16] I0=$false I1=soc.cpu.count_cycle[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[15] I3=$auto$alumacc.cc:474:replace_alu$7643.C[15] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[16] CO=$auto$alumacc.cc:474:replace_alu$7643.C[17] I0=$false I1=soc.cpu.count_cycle[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[16] I3=$auto$alumacc.cc:474:replace_alu$7643.C[16] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[17] CO=$auto$alumacc.cc:474:replace_alu$7643.C[18] I0=$false I1=soc.cpu.count_cycle[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[17] I3=$auto$alumacc.cc:474:replace_alu$7643.C[17] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[18] CO=$auto$alumacc.cc:474:replace_alu$7643.C[19] I0=$false I1=soc.cpu.count_cycle[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[18] I3=$auto$alumacc.cc:474:replace_alu$7643.C[18] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[19] CO=$auto$alumacc.cc:474:replace_alu$7643.C[20] I0=$false I1=soc.cpu.count_cycle[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[19] I3=$auto$alumacc.cc:474:replace_alu$7643.C[19] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle[0] CO=$auto$alumacc.cc:474:replace_alu$7643.C[2] I0=$false I1=soc.cpu.count_cycle[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[1] I3=soc.cpu.count_cycle[0] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[20] CO=$auto$alumacc.cc:474:replace_alu$7643.C[21] I0=$false I1=soc.cpu.count_cycle[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[20] I3=$auto$alumacc.cc:474:replace_alu$7643.C[20] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[21] CO=$auto$alumacc.cc:474:replace_alu$7643.C[22] I0=$false I1=soc.cpu.count_cycle[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[21] I3=$auto$alumacc.cc:474:replace_alu$7643.C[21] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[22] CO=$auto$alumacc.cc:474:replace_alu$7643.C[23] I0=$false I1=soc.cpu.count_cycle[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[22] I3=$auto$alumacc.cc:474:replace_alu$7643.C[22] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[23] CO=$auto$alumacc.cc:474:replace_alu$7643.C[24] I0=$false I1=soc.cpu.count_cycle[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[23] I3=$auto$alumacc.cc:474:replace_alu$7643.C[23] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[24] CO=$auto$alumacc.cc:474:replace_alu$7643.C[25] I0=$false I1=soc.cpu.count_cycle[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[24] I3=$auto$alumacc.cc:474:replace_alu$7643.C[24] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[25] CO=$auto$alumacc.cc:474:replace_alu$7643.C[26] I0=$false I1=soc.cpu.count_cycle[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[25] I3=$auto$alumacc.cc:474:replace_alu$7643.C[25] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[26] CO=$auto$alumacc.cc:474:replace_alu$7643.C[27] I0=$false I1=soc.cpu.count_cycle[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[26] I3=$auto$alumacc.cc:474:replace_alu$7643.C[26] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[27] CO=$auto$alumacc.cc:474:replace_alu$7643.C[28] I0=$false I1=soc.cpu.count_cycle[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[27] I3=$auto$alumacc.cc:474:replace_alu$7643.C[27] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[28] CO=$auto$alumacc.cc:474:replace_alu$7643.C[29] I0=$false I1=soc.cpu.count_cycle[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[28] I3=$auto$alumacc.cc:474:replace_alu$7643.C[28] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[29] CO=$auto$alumacc.cc:474:replace_alu$7643.C[30] I0=$false I1=soc.cpu.count_cycle[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[29] I3=$auto$alumacc.cc:474:replace_alu$7643.C[29] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[2] CO=$auto$alumacc.cc:474:replace_alu$7643.C[3] I0=$false I1=soc.cpu.count_cycle[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[2] I3=$auto$alumacc.cc:474:replace_alu$7643.C[2] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[30] CO=$auto$alumacc.cc:474:replace_alu$7643.C[31] I0=$false I1=soc.cpu.count_cycle[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[30] I3=$auto$alumacc.cc:474:replace_alu$7643.C[30] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[31] CO=$auto$alumacc.cc:474:replace_alu$7643.C[32] I0=$false I1=soc.cpu.count_cycle[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[31] I3=$auto$alumacc.cc:474:replace_alu$7643.C[31] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[32] CO=$auto$alumacc.cc:474:replace_alu$7643.C[33] I0=$false I1=soc.cpu.count_cycle[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[32] I3=$auto$alumacc.cc:474:replace_alu$7643.C[32] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[33] CO=$auto$alumacc.cc:474:replace_alu$7643.C[34] I0=$false I1=soc.cpu.count_cycle[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[33] I3=$auto$alumacc.cc:474:replace_alu$7643.C[33] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[34] CO=$auto$alumacc.cc:474:replace_alu$7643.C[35] I0=$false I1=soc.cpu.count_cycle[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[34] I3=$auto$alumacc.cc:474:replace_alu$7643.C[34] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[35] CO=$auto$alumacc.cc:474:replace_alu$7643.C[36] I0=$false I1=soc.cpu.count_cycle[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[35] I3=$auto$alumacc.cc:474:replace_alu$7643.C[35] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[36] CO=$auto$alumacc.cc:474:replace_alu$7643.C[37] I0=$false I1=soc.cpu.count_cycle[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[36] I3=$auto$alumacc.cc:474:replace_alu$7643.C[36] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[37] CO=$auto$alumacc.cc:474:replace_alu$7643.C[38] I0=$false I1=soc.cpu.count_cycle[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[37] I3=$auto$alumacc.cc:474:replace_alu$7643.C[37] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[38] CO=$auto$alumacc.cc:474:replace_alu$7643.C[39] I0=$false I1=soc.cpu.count_cycle[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[38] I3=$auto$alumacc.cc:474:replace_alu$7643.C[38] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[39] CO=$auto$alumacc.cc:474:replace_alu$7643.C[40] I0=$false I1=soc.cpu.count_cycle[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[39] I3=$auto$alumacc.cc:474:replace_alu$7643.C[39] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[3] CO=$auto$alumacc.cc:474:replace_alu$7643.C[4] I0=$false I1=soc.cpu.count_cycle[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[3] I3=$auto$alumacc.cc:474:replace_alu$7643.C[3] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[40] CO=$auto$alumacc.cc:474:replace_alu$7643.C[41] I0=$false I1=soc.cpu.count_cycle[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[40] I3=$auto$alumacc.cc:474:replace_alu$7643.C[40] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[41] CO=$auto$alumacc.cc:474:replace_alu$7643.C[42] I0=$false I1=soc.cpu.count_cycle[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[41] I3=$auto$alumacc.cc:474:replace_alu$7643.C[41] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[42] CO=$auto$alumacc.cc:474:replace_alu$7643.C[43] I0=$false I1=soc.cpu.count_cycle[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[42] I3=$auto$alumacc.cc:474:replace_alu$7643.C[42] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[43] CO=$auto$alumacc.cc:474:replace_alu$7643.C[44] I0=$false I1=soc.cpu.count_cycle[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[43] I3=$auto$alumacc.cc:474:replace_alu$7643.C[43] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[44] CO=$auto$alumacc.cc:474:replace_alu$7643.C[45] I0=$false I1=soc.cpu.count_cycle[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[44] I3=$auto$alumacc.cc:474:replace_alu$7643.C[44] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[45] CO=$auto$alumacc.cc:474:replace_alu$7643.C[46] I0=$false I1=soc.cpu.count_cycle[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[45] I3=$auto$alumacc.cc:474:replace_alu$7643.C[45] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[46] CO=$auto$alumacc.cc:474:replace_alu$7643.C[47] I0=$false I1=soc.cpu.count_cycle[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[46] I3=$auto$alumacc.cc:474:replace_alu$7643.C[46] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[47] CO=$auto$alumacc.cc:474:replace_alu$7643.C[48] I0=$false I1=soc.cpu.count_cycle[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[47] I3=$auto$alumacc.cc:474:replace_alu$7643.C[47] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[48] CO=$auto$alumacc.cc:474:replace_alu$7643.C[49] I0=$false I1=soc.cpu.count_cycle[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[48] I3=$auto$alumacc.cc:474:replace_alu$7643.C[48] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[49] CO=$auto$alumacc.cc:474:replace_alu$7643.C[50] I0=$false I1=soc.cpu.count_cycle[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[49] I3=$auto$alumacc.cc:474:replace_alu$7643.C[49] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[4] CO=$auto$alumacc.cc:474:replace_alu$7643.C[5] I0=$false I1=soc.cpu.count_cycle[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[4] I3=$auto$alumacc.cc:474:replace_alu$7643.C[4] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[50] CO=$auto$alumacc.cc:474:replace_alu$7643.C[51] I0=$false I1=soc.cpu.count_cycle[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[50] I3=$auto$alumacc.cc:474:replace_alu$7643.C[50] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[51] CO=$auto$alumacc.cc:474:replace_alu$7643.C[52] I0=$false I1=soc.cpu.count_cycle[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[51] I3=$auto$alumacc.cc:474:replace_alu$7643.C[51] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[52] CO=$auto$alumacc.cc:474:replace_alu$7643.C[53] I0=$false I1=soc.cpu.count_cycle[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[52] I3=$auto$alumacc.cc:474:replace_alu$7643.C[52] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[53] CO=$auto$alumacc.cc:474:replace_alu$7643.C[54] I0=$false I1=soc.cpu.count_cycle[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[53] I3=$auto$alumacc.cc:474:replace_alu$7643.C[53] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[54] CO=$auto$alumacc.cc:474:replace_alu$7643.C[55] I0=$false I1=soc.cpu.count_cycle[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[54] I3=$auto$alumacc.cc:474:replace_alu$7643.C[54] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[55] CO=$auto$alumacc.cc:474:replace_alu$7643.C[56] I0=$false I1=soc.cpu.count_cycle[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[55] I3=$auto$alumacc.cc:474:replace_alu$7643.C[55] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[56] CO=$auto$alumacc.cc:474:replace_alu$7643.C[57] I0=$false I1=soc.cpu.count_cycle[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[56] I3=$auto$alumacc.cc:474:replace_alu$7643.C[56] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[57] CO=$auto$alumacc.cc:474:replace_alu$7643.C[58] I0=$false I1=soc.cpu.count_cycle[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[57] I3=$auto$alumacc.cc:474:replace_alu$7643.C[57] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[58] CO=$auto$alumacc.cc:474:replace_alu$7643.C[59] I0=$false I1=soc.cpu.count_cycle[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[58] I3=$auto$alumacc.cc:474:replace_alu$7643.C[58] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[59] CO=$auto$alumacc.cc:474:replace_alu$7643.C[60] I0=$false I1=soc.cpu.count_cycle[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[59] I3=$auto$alumacc.cc:474:replace_alu$7643.C[59] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[5] CO=$auto$alumacc.cc:474:replace_alu$7643.C[6] I0=$false I1=soc.cpu.count_cycle[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[5] I3=$auto$alumacc.cc:474:replace_alu$7643.C[5] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[60] CO=$auto$alumacc.cc:474:replace_alu$7643.C[61] I0=$false I1=soc.cpu.count_cycle[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[60] I3=$auto$alumacc.cc:474:replace_alu$7643.C[60] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[61] CO=$auto$alumacc.cc:474:replace_alu$7643.C[62] I0=$false I1=soc.cpu.count_cycle[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[61] I3=$auto$alumacc.cc:474:replace_alu$7643.C[61] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[62] CO=$auto$alumacc.cc:474:replace_alu$7643.C[63] I0=$false I1=soc.cpu.count_cycle[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[62] I3=$auto$alumacc.cc:474:replace_alu$7643.C[62] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[63] I3=$auto$alumacc.cc:474:replace_alu$7643.C[63] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[6] CO=$auto$alumacc.cc:474:replace_alu$7643.C[7] I0=$false I1=soc.cpu.count_cycle[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[6] I3=$auto$alumacc.cc:474:replace_alu$7643.C[6] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[7] CO=$auto$alumacc.cc:474:replace_alu$7643.C[8] I0=$false I1=soc.cpu.count_cycle[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[7] I3=$auto$alumacc.cc:474:replace_alu$7643.C[7] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[8] CO=$auto$alumacc.cc:474:replace_alu$7643.C[9] I0=$false I1=soc.cpu.count_cycle[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[8] I3=$auto$alumacc.cc:474:replace_alu$7643.C[8] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7643.C[9] CO=$auto$alumacc.cc:474:replace_alu$7643.C[10] I0=$false I1=soc.cpu.count_cycle[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[9] I3=$auto$alumacc.cc:474:replace_alu$7643.C[9] O=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7646.C[1] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[0] I1=soc.cpu.compressed_instr
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[0] I2=soc.cpu.compressed_instr I3=$false O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[10] CO=$auto$alumacc.cc:474:replace_alu$7646.C[11] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[10] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[10] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[10] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[11] CO=$auto$alumacc.cc:474:replace_alu$7646.C[12] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[11] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[11] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[11] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[12] CO=$auto$alumacc.cc:474:replace_alu$7646.C[13] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[12] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[12] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[12] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[13] CO=$auto$alumacc.cc:474:replace_alu$7646.C[14] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[13] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[13] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[13] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[14] CO=$auto$alumacc.cc:474:replace_alu$7646.C[15] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[14] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[14] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[14] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[15] CO=$auto$alumacc.cc:474:replace_alu$7646.C[16] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[15] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[15] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[15] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[16] CO=$auto$alumacc.cc:474:replace_alu$7646.C[17] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[16] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[16] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[16] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[17] CO=$auto$alumacc.cc:474:replace_alu$7646.C[18] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[17] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[17] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[17] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[18] CO=$auto$alumacc.cc:474:replace_alu$7646.C[19] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[18] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[18] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[18] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[19] CO=$auto$alumacc.cc:474:replace_alu$7646.C[20] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[19] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[19] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[19] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[1] CO=$auto$alumacc.cc:474:replace_alu$7646.C[2] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[1] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[1] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.BB[1] I3=$auto$alumacc.cc:474:replace_alu$7646.C[1] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[20] CO=$auto$alumacc.cc:474:replace_alu$7646.C[21] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[20] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[20] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[20] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[21] CO=$auto$alumacc.cc:474:replace_alu$7646.C[22] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[21] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[21] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[21] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[22] CO=$auto$alumacc.cc:474:replace_alu$7646.C[23] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[22] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[22] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[22] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[23] CO=$auto$alumacc.cc:474:replace_alu$7646.C[24] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[23] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[23] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[23] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[24] CO=$auto$alumacc.cc:474:replace_alu$7646.C[25] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[24] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[24] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[24] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[25] CO=$auto$alumacc.cc:474:replace_alu$7646.C[26] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[25] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[25] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[25] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[26] CO=$auto$alumacc.cc:474:replace_alu$7646.C[27] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[26] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[26] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[26] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[27] CO=$auto$alumacc.cc:474:replace_alu$7646.C[28] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[27] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[27] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[27] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[28] CO=$auto$alumacc.cc:474:replace_alu$7646.C[29] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[28] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[28] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[28] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[29] CO=$auto$alumacc.cc:474:replace_alu$7646.C[30] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[29] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[29] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[29] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[2] CO=$auto$alumacc.cc:474:replace_alu$7646.C[3] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[2] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[2] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[2] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$abc$72829$new_n6986_ I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[30] I2=$abc$72829$new_n6863_ I3=$auto$alumacc.cc:474:replace_alu$7646.C[30] O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011101011101
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[3] CO=$auto$alumacc.cc:474:replace_alu$7646.C[4] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[3] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[3] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[3] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[4] CO=$auto$alumacc.cc:474:replace_alu$7646.C[5] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[4] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[4] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[4] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[5] CO=$auto$alumacc.cc:474:replace_alu$7646.C[6] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[5] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[5] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[5] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[6] CO=$auto$alumacc.cc:474:replace_alu$7646.C[7] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[6] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[6] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[6] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[7] CO=$auto$alumacc.cc:474:replace_alu$7646.C[8] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[7] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[7] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[7] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[8] CO=$auto$alumacc.cc:474:replace_alu$7646.C[9] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[8] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[8] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[8] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7646.C[9] CO=$auto$alumacc.cc:474:replace_alu$7646.C[10] I0=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[9] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[9] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7646.C[9] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[10] CO=$auto$alumacc.cc:474:replace_alu$7649.C[11] I0=$false I1=soc.cpu.count_instr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[10] I3=$auto$alumacc.cc:474:replace_alu$7649.C[10] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[11] CO=$auto$alumacc.cc:474:replace_alu$7649.C[12] I0=$false I1=soc.cpu.count_instr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[11] I3=$auto$alumacc.cc:474:replace_alu$7649.C[11] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[12] CO=$auto$alumacc.cc:474:replace_alu$7649.C[13] I0=$false I1=soc.cpu.count_instr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[12] I3=$auto$alumacc.cc:474:replace_alu$7649.C[12] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[13] CO=$auto$alumacc.cc:474:replace_alu$7649.C[14] I0=$false I1=soc.cpu.count_instr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[13] I3=$auto$alumacc.cc:474:replace_alu$7649.C[13] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[14] CO=$auto$alumacc.cc:474:replace_alu$7649.C[15] I0=$false I1=soc.cpu.count_instr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[14] I3=$auto$alumacc.cc:474:replace_alu$7649.C[14] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[15] CO=$auto$alumacc.cc:474:replace_alu$7649.C[16] I0=$false I1=soc.cpu.count_instr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[15] I3=$auto$alumacc.cc:474:replace_alu$7649.C[15] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[16] CO=$auto$alumacc.cc:474:replace_alu$7649.C[17] I0=$false I1=soc.cpu.count_instr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[16] I3=$auto$alumacc.cc:474:replace_alu$7649.C[16] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[17] CO=$auto$alumacc.cc:474:replace_alu$7649.C[18] I0=$false I1=soc.cpu.count_instr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[17] I3=$auto$alumacc.cc:474:replace_alu$7649.C[17] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[18] CO=$auto$alumacc.cc:474:replace_alu$7649.C[19] I0=$false I1=soc.cpu.count_instr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[18] I3=$auto$alumacc.cc:474:replace_alu$7649.C[18] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[19] CO=$auto$alumacc.cc:474:replace_alu$7649.C[20] I0=$false I1=soc.cpu.count_instr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[19] I3=$auto$alumacc.cc:474:replace_alu$7649.C[19] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr[0] CO=$auto$alumacc.cc:474:replace_alu$7649.C[2] I0=$false I1=soc.cpu.count_instr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[1] I3=soc.cpu.count_instr[0] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[20] CO=$auto$alumacc.cc:474:replace_alu$7649.C[21] I0=$false I1=soc.cpu.count_instr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[20] I3=$auto$alumacc.cc:474:replace_alu$7649.C[20] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[21] CO=$auto$alumacc.cc:474:replace_alu$7649.C[22] I0=$false I1=soc.cpu.count_instr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[21] I3=$auto$alumacc.cc:474:replace_alu$7649.C[21] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[22] CO=$auto$alumacc.cc:474:replace_alu$7649.C[23] I0=$false I1=soc.cpu.count_instr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[22] I3=$auto$alumacc.cc:474:replace_alu$7649.C[22] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[23] CO=$auto$alumacc.cc:474:replace_alu$7649.C[24] I0=$false I1=soc.cpu.count_instr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[23] I3=$auto$alumacc.cc:474:replace_alu$7649.C[23] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[24] CO=$auto$alumacc.cc:474:replace_alu$7649.C[25] I0=$false I1=soc.cpu.count_instr[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[24] I3=$auto$alumacc.cc:474:replace_alu$7649.C[24] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[25] CO=$auto$alumacc.cc:474:replace_alu$7649.C[26] I0=$false I1=soc.cpu.count_instr[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[25] I3=$auto$alumacc.cc:474:replace_alu$7649.C[25] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[26] CO=$auto$alumacc.cc:474:replace_alu$7649.C[27] I0=$false I1=soc.cpu.count_instr[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[26] I3=$auto$alumacc.cc:474:replace_alu$7649.C[26] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[27] CO=$auto$alumacc.cc:474:replace_alu$7649.C[28] I0=$false I1=soc.cpu.count_instr[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[27] I3=$auto$alumacc.cc:474:replace_alu$7649.C[27] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[28] CO=$auto$alumacc.cc:474:replace_alu$7649.C[29] I0=$false I1=soc.cpu.count_instr[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[28] I3=$auto$alumacc.cc:474:replace_alu$7649.C[28] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[29] CO=$auto$alumacc.cc:474:replace_alu$7649.C[30] I0=$false I1=soc.cpu.count_instr[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[29] I3=$auto$alumacc.cc:474:replace_alu$7649.C[29] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[2] CO=$auto$alumacc.cc:474:replace_alu$7649.C[3] I0=$false I1=soc.cpu.count_instr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[2] I3=$auto$alumacc.cc:474:replace_alu$7649.C[2] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[30] CO=$auto$alumacc.cc:474:replace_alu$7649.C[31] I0=$false I1=soc.cpu.count_instr[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[30] I3=$auto$alumacc.cc:474:replace_alu$7649.C[30] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[31] CO=$auto$alumacc.cc:474:replace_alu$7649.C[32] I0=$false I1=soc.cpu.count_instr[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[31] I3=$auto$alumacc.cc:474:replace_alu$7649.C[31] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[32] CO=$auto$alumacc.cc:474:replace_alu$7649.C[33] I0=$false I1=soc.cpu.count_instr[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[32] I3=$auto$alumacc.cc:474:replace_alu$7649.C[32] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[33] CO=$auto$alumacc.cc:474:replace_alu$7649.C[34] I0=$false I1=soc.cpu.count_instr[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[33] I3=$auto$alumacc.cc:474:replace_alu$7649.C[33] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[34] CO=$auto$alumacc.cc:474:replace_alu$7649.C[35] I0=$false I1=soc.cpu.count_instr[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[34] I3=$auto$alumacc.cc:474:replace_alu$7649.C[34] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[35] CO=$auto$alumacc.cc:474:replace_alu$7649.C[36] I0=$false I1=soc.cpu.count_instr[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[35] I3=$auto$alumacc.cc:474:replace_alu$7649.C[35] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[36] CO=$auto$alumacc.cc:474:replace_alu$7649.C[37] I0=$false I1=soc.cpu.count_instr[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[36] I3=$auto$alumacc.cc:474:replace_alu$7649.C[36] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[37] CO=$auto$alumacc.cc:474:replace_alu$7649.C[38] I0=$false I1=soc.cpu.count_instr[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[37] I3=$auto$alumacc.cc:474:replace_alu$7649.C[37] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[38] CO=$auto$alumacc.cc:474:replace_alu$7649.C[39] I0=$false I1=soc.cpu.count_instr[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[38] I3=$auto$alumacc.cc:474:replace_alu$7649.C[38] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[39] CO=$auto$alumacc.cc:474:replace_alu$7649.C[40] I0=$false I1=soc.cpu.count_instr[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[39] I3=$auto$alumacc.cc:474:replace_alu$7649.C[39] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[3] CO=$auto$alumacc.cc:474:replace_alu$7649.C[4] I0=$false I1=soc.cpu.count_instr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[3] I3=$auto$alumacc.cc:474:replace_alu$7649.C[3] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[40] CO=$auto$alumacc.cc:474:replace_alu$7649.C[41] I0=$false I1=soc.cpu.count_instr[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[40] I3=$auto$alumacc.cc:474:replace_alu$7649.C[40] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[41] CO=$auto$alumacc.cc:474:replace_alu$7649.C[42] I0=$false I1=soc.cpu.count_instr[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[41] I3=$auto$alumacc.cc:474:replace_alu$7649.C[41] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[42] CO=$auto$alumacc.cc:474:replace_alu$7649.C[43] I0=$false I1=soc.cpu.count_instr[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[42] I3=$auto$alumacc.cc:474:replace_alu$7649.C[42] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[43] CO=$auto$alumacc.cc:474:replace_alu$7649.C[44] I0=$false I1=soc.cpu.count_instr[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[43] I3=$auto$alumacc.cc:474:replace_alu$7649.C[43] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[44] CO=$auto$alumacc.cc:474:replace_alu$7649.C[45] I0=$false I1=soc.cpu.count_instr[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[44] I3=$auto$alumacc.cc:474:replace_alu$7649.C[44] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[45] CO=$auto$alumacc.cc:474:replace_alu$7649.C[46] I0=$false I1=soc.cpu.count_instr[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[45] I3=$auto$alumacc.cc:474:replace_alu$7649.C[45] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[46] CO=$auto$alumacc.cc:474:replace_alu$7649.C[47] I0=$false I1=soc.cpu.count_instr[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[46] I3=$auto$alumacc.cc:474:replace_alu$7649.C[46] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[47] CO=$auto$alumacc.cc:474:replace_alu$7649.C[48] I0=$false I1=soc.cpu.count_instr[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[47] I3=$auto$alumacc.cc:474:replace_alu$7649.C[47] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[48] CO=$auto$alumacc.cc:474:replace_alu$7649.C[49] I0=$false I1=soc.cpu.count_instr[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[48] I3=$auto$alumacc.cc:474:replace_alu$7649.C[48] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[49] CO=$auto$alumacc.cc:474:replace_alu$7649.C[50] I0=$false I1=soc.cpu.count_instr[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[49] I3=$auto$alumacc.cc:474:replace_alu$7649.C[49] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[4] CO=$auto$alumacc.cc:474:replace_alu$7649.C[5] I0=$false I1=soc.cpu.count_instr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[4] I3=$auto$alumacc.cc:474:replace_alu$7649.C[4] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[50] CO=$auto$alumacc.cc:474:replace_alu$7649.C[51] I0=$false I1=soc.cpu.count_instr[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[50] I3=$auto$alumacc.cc:474:replace_alu$7649.C[50] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[51] CO=$auto$alumacc.cc:474:replace_alu$7649.C[52] I0=$false I1=soc.cpu.count_instr[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[51] I3=$auto$alumacc.cc:474:replace_alu$7649.C[51] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[52] CO=$auto$alumacc.cc:474:replace_alu$7649.C[53] I0=$false I1=soc.cpu.count_instr[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[52] I3=$auto$alumacc.cc:474:replace_alu$7649.C[52] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[53] CO=$auto$alumacc.cc:474:replace_alu$7649.C[54] I0=$false I1=soc.cpu.count_instr[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[53] I3=$auto$alumacc.cc:474:replace_alu$7649.C[53] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[54] CO=$auto$alumacc.cc:474:replace_alu$7649.C[55] I0=$false I1=soc.cpu.count_instr[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[54] I3=$auto$alumacc.cc:474:replace_alu$7649.C[54] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[55] CO=$auto$alumacc.cc:474:replace_alu$7649.C[56] I0=$false I1=soc.cpu.count_instr[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[55] I3=$auto$alumacc.cc:474:replace_alu$7649.C[55] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[56] CO=$auto$alumacc.cc:474:replace_alu$7649.C[57] I0=$false I1=soc.cpu.count_instr[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[56] I3=$auto$alumacc.cc:474:replace_alu$7649.C[56] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[57] CO=$auto$alumacc.cc:474:replace_alu$7649.C[58] I0=$false I1=soc.cpu.count_instr[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[57] I3=$auto$alumacc.cc:474:replace_alu$7649.C[57] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[58] CO=$auto$alumacc.cc:474:replace_alu$7649.C[59] I0=$false I1=soc.cpu.count_instr[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[58] I3=$auto$alumacc.cc:474:replace_alu$7649.C[58] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[59] CO=$auto$alumacc.cc:474:replace_alu$7649.C[60] I0=$false I1=soc.cpu.count_instr[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[59] I3=$auto$alumacc.cc:474:replace_alu$7649.C[59] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[5] CO=$auto$alumacc.cc:474:replace_alu$7649.C[6] I0=$false I1=soc.cpu.count_instr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[5] I3=$auto$alumacc.cc:474:replace_alu$7649.C[5] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[60] CO=$auto$alumacc.cc:474:replace_alu$7649.C[61] I0=$false I1=soc.cpu.count_instr[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[60] I3=$auto$alumacc.cc:474:replace_alu$7649.C[60] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[61] CO=$auto$alumacc.cc:474:replace_alu$7649.C[62] I0=$false I1=soc.cpu.count_instr[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[61] I3=$auto$alumacc.cc:474:replace_alu$7649.C[61] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[62] CO=$auto$alumacc.cc:474:replace_alu$7649.C[63] I0=$false I1=soc.cpu.count_instr[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[62] I3=$auto$alumacc.cc:474:replace_alu$7649.C[62] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[63] I3=$auto$alumacc.cc:474:replace_alu$7649.C[63] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[6] CO=$auto$alumacc.cc:474:replace_alu$7649.C[7] I0=$false I1=soc.cpu.count_instr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[6] I3=$auto$alumacc.cc:474:replace_alu$7649.C[6] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[7] CO=$auto$alumacc.cc:474:replace_alu$7649.C[8] I0=$false I1=soc.cpu.count_instr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[7] I3=$auto$alumacc.cc:474:replace_alu$7649.C[7] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[8] CO=$auto$alumacc.cc:474:replace_alu$7649.C[9] I0=$false I1=soc.cpu.count_instr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[8] I3=$auto$alumacc.cc:474:replace_alu$7649.C[8] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7649.C[9] CO=$auto$alumacc.cc:474:replace_alu$7649.C[10] I0=$false I1=soc.cpu.count_instr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[9] I3=$auto$alumacc.cc:474:replace_alu$7649.C[9] O=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7652.C[1] I0=soc.cpu.decoded_imm_uj[0] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7652.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_ I1=soc.cpu.decoded_imm_uj[0] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7652.BB[0] I3=$false O=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100001111000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[10] CO=$auto$alumacc.cc:474:replace_alu$7652.C[11] I0=soc.cpu.decoded_imm_uj[10] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[10] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[9] I3=$auto$alumacc.cc:474:replace_alu$7652.C[10] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[11] CO=$auto$alumacc.cc:474:replace_alu$7652.C[12] I0=soc.cpu.decoded_imm_uj[11] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[11] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[10] I3=$auto$alumacc.cc:474:replace_alu$7652.C[11] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[12] CO=$auto$alumacc.cc:474:replace_alu$7652.C[13] I0=soc.cpu.decoded_imm_uj[12] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[12] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[11] I3=$auto$alumacc.cc:474:replace_alu$7652.C[12] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[13] CO=$auto$alumacc.cc:474:replace_alu$7652.C[14] I0=soc.cpu.decoded_imm_uj[13] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[13] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[12] I3=$auto$alumacc.cc:474:replace_alu$7652.C[13] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[14] CO=$auto$alumacc.cc:474:replace_alu$7652.C[15] I0=soc.cpu.decoded_imm_uj[14] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[14] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[13] I3=$auto$alumacc.cc:474:replace_alu$7652.C[14] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[15] CO=$auto$alumacc.cc:474:replace_alu$7652.C[16] I0=soc.cpu.decoded_imm_uj[15] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[15] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[14] I3=$auto$alumacc.cc:474:replace_alu$7652.C[15] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[16] CO=$auto$alumacc.cc:474:replace_alu$7652.C[17] I0=soc.cpu.decoded_imm_uj[16] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[16] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[15] I3=$auto$alumacc.cc:474:replace_alu$7652.C[16] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[17] CO=$auto$alumacc.cc:474:replace_alu$7652.C[18] I0=soc.cpu.decoded_imm_uj[17] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[17] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[16] I3=$auto$alumacc.cc:474:replace_alu$7652.C[17] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[18] CO=$auto$alumacc.cc:474:replace_alu$7652.C[19] I0=soc.cpu.decoded_imm_uj[18] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[18] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[17] I3=$auto$alumacc.cc:474:replace_alu$7652.C[18] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[19] CO=$auto$alumacc.cc:474:replace_alu$7652.C[20] I0=soc.cpu.decoded_imm_uj[19] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[19] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[18] I3=$auto$alumacc.cc:474:replace_alu$7652.C[19] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[1] CO=$auto$alumacc.cc:474:replace_alu$7652.C[2] I0=soc.cpu.decoded_imm_uj[1] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[1] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[0] I3=$auto$alumacc.cc:474:replace_alu$7652.C[1] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[20] CO=$auto$alumacc.cc:474:replace_alu$7652.C[21] I0=soc.cpu.decoded_imm_uj[20] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[20] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[19] I3=$auto$alumacc.cc:474:replace_alu$7652.C[20] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[21] CO=$auto$alumacc.cc:474:replace_alu$7652.C[22] I0=soc.cpu.decoded_imm_uj[21] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[21] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[20] I3=$auto$alumacc.cc:474:replace_alu$7652.C[21] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[22] CO=$auto$alumacc.cc:474:replace_alu$7652.C[23] I0=soc.cpu.decoded_imm_uj[22] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[22] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[21] I3=$auto$alumacc.cc:474:replace_alu$7652.C[22] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[23] CO=$auto$alumacc.cc:474:replace_alu$7652.C[24] I0=soc.cpu.decoded_imm_uj[23] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[23] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[22] I3=$auto$alumacc.cc:474:replace_alu$7652.C[23] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[24] CO=$auto$alumacc.cc:474:replace_alu$7652.C[25] I0=soc.cpu.decoded_imm_uj[24] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[24] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[23] I3=$auto$alumacc.cc:474:replace_alu$7652.C[24] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[25] CO=$auto$alumacc.cc:474:replace_alu$7652.C[26] I0=soc.cpu.decoded_imm_uj[25] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[25] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[24] I3=$auto$alumacc.cc:474:replace_alu$7652.C[25] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[26] CO=$auto$alumacc.cc:474:replace_alu$7652.C[27] I0=soc.cpu.decoded_imm_uj[26] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[26] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[25] I3=$auto$alumacc.cc:474:replace_alu$7652.C[26] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[27] CO=$auto$alumacc.cc:474:replace_alu$7652.C[28] I0=soc.cpu.decoded_imm_uj[27] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[27] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[26] I3=$auto$alumacc.cc:474:replace_alu$7652.C[27] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[28] CO=$auto$alumacc.cc:474:replace_alu$7652.C[29] I0=soc.cpu.decoded_imm_uj[28] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[28] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[27] I3=$auto$alumacc.cc:474:replace_alu$7652.C[28] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[29] CO=$auto$alumacc.cc:474:replace_alu$7652.C[30] I0=soc.cpu.decoded_imm_uj[29] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[29] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[28] I3=$auto$alumacc.cc:474:replace_alu$7652.C[29] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[2] CO=$auto$alumacc.cc:474:replace_alu$7652.C[3] I0=soc.cpu.decoded_imm_uj[2] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[2] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[1] I3=$auto$alumacc.cc:474:replace_alu$7652.C[2] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[30] CO=$auto$alumacc.cc:474:replace_alu$7652.C[31] I0=soc.cpu.decoded_imm_uj[30] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[30] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[29] I3=$auto$alumacc.cc:474:replace_alu$7652.C[30] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[31] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[30] I3=$auto$alumacc.cc:474:replace_alu$7652.C[31] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[3] CO=$auto$alumacc.cc:474:replace_alu$7652.C[4] I0=soc.cpu.decoded_imm_uj[3] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[3] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[2] I3=$auto$alumacc.cc:474:replace_alu$7652.C[3] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[4] CO=$auto$alumacc.cc:474:replace_alu$7652.C[5] I0=soc.cpu.decoded_imm_uj[4] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[4] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[3] I3=$auto$alumacc.cc:474:replace_alu$7652.C[4] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[5] CO=$auto$alumacc.cc:474:replace_alu$7652.C[6] I0=soc.cpu.decoded_imm_uj[5] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[5] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[4] I3=$auto$alumacc.cc:474:replace_alu$7652.C[5] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[6] CO=$auto$alumacc.cc:474:replace_alu$7652.C[7] I0=soc.cpu.decoded_imm_uj[6] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[6] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[5] I3=$auto$alumacc.cc:474:replace_alu$7652.C[6] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[7] CO=$auto$alumacc.cc:474:replace_alu$7652.C[8] I0=soc.cpu.decoded_imm_uj[7] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[7] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[6] I3=$auto$alumacc.cc:474:replace_alu$7652.C[7] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[8] CO=$auto$alumacc.cc:474:replace_alu$7652.C[9] I0=soc.cpu.decoded_imm_uj[8] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[8] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[7] I3=$auto$alumacc.cc:474:replace_alu$7652.C[8] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7652.C[9] CO=$auto$alumacc.cc:474:replace_alu$7652.C[10] I0=soc.cpu.decoded_imm_uj[9] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[9] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[8] I3=$auto$alumacc.cc:474:replace_alu$7652.C[9] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7655.C[1] I0=soc.cpu.reg_pc[0] I1=soc.cpu.decoded_imm[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[0] I2=soc.cpu.decoded_imm[0] I3=$false O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[10] CO=$auto$alumacc.cc:474:replace_alu$7655.C[11] I0=soc.cpu.reg_pc[10] I1=soc.cpu.decoded_imm[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[10] I2=soc.cpu.decoded_imm[10] I3=$auto$alumacc.cc:474:replace_alu$7655.C[10] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[11] CO=$auto$alumacc.cc:474:replace_alu$7655.C[12] I0=soc.cpu.reg_pc[11] I1=soc.cpu.decoded_imm[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[11] I2=soc.cpu.decoded_imm[11] I3=$auto$alumacc.cc:474:replace_alu$7655.C[11] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[12] CO=$auto$alumacc.cc:474:replace_alu$7655.C[13] I0=soc.cpu.reg_pc[12] I1=soc.cpu.decoded_imm[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[12] I2=soc.cpu.decoded_imm[12] I3=$auto$alumacc.cc:474:replace_alu$7655.C[12] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[13] CO=$auto$alumacc.cc:474:replace_alu$7655.C[14] I0=soc.cpu.reg_pc[13] I1=soc.cpu.decoded_imm[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[13] I2=soc.cpu.decoded_imm[13] I3=$auto$alumacc.cc:474:replace_alu$7655.C[13] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[14] CO=$auto$alumacc.cc:474:replace_alu$7655.C[15] I0=soc.cpu.reg_pc[14] I1=soc.cpu.decoded_imm[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[14] I2=soc.cpu.decoded_imm[14] I3=$auto$alumacc.cc:474:replace_alu$7655.C[14] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[15] CO=$auto$alumacc.cc:474:replace_alu$7655.C[16] I0=soc.cpu.reg_pc[15] I1=soc.cpu.decoded_imm[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[15] I2=soc.cpu.decoded_imm[15] I3=$auto$alumacc.cc:474:replace_alu$7655.C[15] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[16] CO=$auto$alumacc.cc:474:replace_alu$7655.C[17] I0=soc.cpu.reg_pc[16] I1=soc.cpu.decoded_imm[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[16] I2=soc.cpu.decoded_imm[16] I3=$auto$alumacc.cc:474:replace_alu$7655.C[16] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[17] CO=$auto$alumacc.cc:474:replace_alu$7655.C[18] I0=soc.cpu.reg_pc[17] I1=soc.cpu.decoded_imm[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[17] I2=soc.cpu.decoded_imm[17] I3=$auto$alumacc.cc:474:replace_alu$7655.C[17] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[18] CO=$auto$alumacc.cc:474:replace_alu$7655.C[19] I0=soc.cpu.reg_pc[18] I1=soc.cpu.decoded_imm[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[18] I2=soc.cpu.decoded_imm[18] I3=$auto$alumacc.cc:474:replace_alu$7655.C[18] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[19] CO=$auto$alumacc.cc:474:replace_alu$7655.C[20] I0=soc.cpu.reg_pc[19] I1=soc.cpu.decoded_imm[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[19] I2=soc.cpu.decoded_imm[19] I3=$auto$alumacc.cc:474:replace_alu$7655.C[19] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[1] CO=$auto$alumacc.cc:474:replace_alu$7655.C[2] I0=soc.cpu.reg_pc[1] I1=soc.cpu.decoded_imm[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[1] I2=soc.cpu.decoded_imm[1] I3=$auto$alumacc.cc:474:replace_alu$7655.C[1] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[20] CO=$auto$alumacc.cc:474:replace_alu$7655.C[21] I0=soc.cpu.reg_pc[20] I1=soc.cpu.decoded_imm[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[20] I2=soc.cpu.decoded_imm[20] I3=$auto$alumacc.cc:474:replace_alu$7655.C[20] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[21] CO=$auto$alumacc.cc:474:replace_alu$7655.C[22] I0=soc.cpu.reg_pc[21] I1=soc.cpu.decoded_imm[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.reg_pc[21] I2=soc.cpu.decoded_imm[21] I3=$auto$alumacc.cc:474:replace_alu$7655.C[21] O=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18218_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000001000101000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[22] CO=$auto$alumacc.cc:474:replace_alu$7655.C[23] I0=soc.cpu.reg_pc[22] I1=soc.cpu.decoded_imm[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[22] I2=soc.cpu.decoded_imm[22] I3=$auto$alumacc.cc:474:replace_alu$7655.C[22] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[23] CO=$auto$alumacc.cc:474:replace_alu$7655.C[24] I0=soc.cpu.reg_pc[23] I1=soc.cpu.decoded_imm[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[23] I2=soc.cpu.decoded_imm[23] I3=$auto$alumacc.cc:474:replace_alu$7655.C[23] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[24] CO=$auto$alumacc.cc:474:replace_alu$7655.C[25] I0=soc.cpu.reg_pc[24] I1=soc.cpu.decoded_imm[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[24] I2=soc.cpu.decoded_imm[24] I3=$auto$alumacc.cc:474:replace_alu$7655.C[24] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[25] CO=$auto$alumacc.cc:474:replace_alu$7655.C[26] I0=soc.cpu.reg_pc[25] I1=soc.cpu.decoded_imm[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[25] I2=soc.cpu.decoded_imm[25] I3=$auto$alumacc.cc:474:replace_alu$7655.C[25] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[26] CO=$auto$alumacc.cc:474:replace_alu$7655.C[27] I0=soc.cpu.reg_pc[26] I1=soc.cpu.decoded_imm[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[26] I2=soc.cpu.decoded_imm[26] I3=$auto$alumacc.cc:474:replace_alu$7655.C[26] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[27] CO=$auto$alumacc.cc:474:replace_alu$7655.C[28] I0=soc.cpu.reg_pc[27] I1=soc.cpu.decoded_imm[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[27] I2=soc.cpu.decoded_imm[27] I3=$auto$alumacc.cc:474:replace_alu$7655.C[27] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[28] CO=$auto$alumacc.cc:474:replace_alu$7655.C[29] I0=soc.cpu.reg_pc[28] I1=soc.cpu.decoded_imm[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[28] I2=soc.cpu.decoded_imm[28] I3=$auto$alumacc.cc:474:replace_alu$7655.C[28] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[29] CO=$auto$alumacc.cc:474:replace_alu$7655.C[30] I0=soc.cpu.reg_pc[29] I1=soc.cpu.decoded_imm[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[29] I2=soc.cpu.decoded_imm[29] I3=$auto$alumacc.cc:474:replace_alu$7655.C[29] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[2] CO=$auto$alumacc.cc:474:replace_alu$7655.C[3] I0=soc.cpu.reg_pc[2] I1=soc.cpu.decoded_imm[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[2] I2=soc.cpu.decoded_imm[2] I3=$auto$alumacc.cc:474:replace_alu$7655.C[2] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[30] CO=$auto$alumacc.cc:474:replace_alu$7655.C[31] I0=soc.cpu.reg_pc[30] I1=soc.cpu.decoded_imm[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[30] I2=soc.cpu.decoded_imm[30] I3=$auto$alumacc.cc:474:replace_alu$7655.C[30] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[31] I2=soc.cpu.decoded_imm[31] I3=$auto$alumacc.cc:474:replace_alu$7655.C[31] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[3] CO=$auto$alumacc.cc:474:replace_alu$7655.C[4] I0=soc.cpu.reg_pc[3] I1=soc.cpu.decoded_imm[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[3] I2=soc.cpu.decoded_imm[3] I3=$auto$alumacc.cc:474:replace_alu$7655.C[3] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[4] CO=$auto$alumacc.cc:474:replace_alu$7655.C[5] I0=soc.cpu.reg_pc[4] I1=soc.cpu.decoded_imm[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[4] I2=soc.cpu.decoded_imm[4] I3=$auto$alumacc.cc:474:replace_alu$7655.C[4] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[5] CO=$auto$alumacc.cc:474:replace_alu$7655.C[6] I0=soc.cpu.reg_pc[5] I1=soc.cpu.decoded_imm[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[5] I2=soc.cpu.decoded_imm[5] I3=$auto$alumacc.cc:474:replace_alu$7655.C[5] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[6] CO=$auto$alumacc.cc:474:replace_alu$7655.C[7] I0=soc.cpu.reg_pc[6] I1=soc.cpu.decoded_imm[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[6] I2=soc.cpu.decoded_imm[6] I3=$auto$alumacc.cc:474:replace_alu$7655.C[6] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[7] CO=$auto$alumacc.cc:474:replace_alu$7655.C[8] I0=soc.cpu.reg_pc[7] I1=soc.cpu.decoded_imm[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[7] I2=soc.cpu.decoded_imm[7] I3=$auto$alumacc.cc:474:replace_alu$7655.C[7] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[8] CO=$auto$alumacc.cc:474:replace_alu$7655.C[9] I0=soc.cpu.reg_pc[8] I1=soc.cpu.decoded_imm[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[8] I2=soc.cpu.decoded_imm[8] I3=$auto$alumacc.cc:474:replace_alu$7655.C[8] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7655.C[9] CO=$auto$alumacc.cc:474:replace_alu$7655.C[10] I0=soc.cpu.reg_pc[9] I1=soc.cpu.decoded_imm[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[9] I2=soc.cpu.decoded_imm[9] I3=$auto$alumacc.cc:474:replace_alu$7655.C[9] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7658.C[1] I0=soc.cpu.reg_op1[0] I1=soc.cpu.decoded_imm[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[0] I2=soc.cpu.decoded_imm[0] I3=$false O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[10] CO=$auto$alumacc.cc:474:replace_alu$7658.C[11] I0=soc.cpu.reg_op1[10] I1=soc.cpu.decoded_imm[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[10] I2=soc.cpu.decoded_imm[10] I3=$auto$alumacc.cc:474:replace_alu$7658.C[10] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[11] CO=$auto$alumacc.cc:474:replace_alu$7658.C[12] I0=soc.cpu.reg_op1[11] I1=soc.cpu.decoded_imm[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[11] I2=soc.cpu.decoded_imm[11] I3=$auto$alumacc.cc:474:replace_alu$7658.C[11] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[12] CO=$auto$alumacc.cc:474:replace_alu$7658.C[13] I0=soc.cpu.reg_op1[12] I1=soc.cpu.decoded_imm[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[12] I2=soc.cpu.decoded_imm[12] I3=$auto$alumacc.cc:474:replace_alu$7658.C[12] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[13] CO=$auto$alumacc.cc:474:replace_alu$7658.C[14] I0=soc.cpu.reg_op1[13] I1=soc.cpu.decoded_imm[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[13] I2=soc.cpu.decoded_imm[13] I3=$auto$alumacc.cc:474:replace_alu$7658.C[13] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[14] CO=$auto$alumacc.cc:474:replace_alu$7658.C[15] I0=soc.cpu.reg_op1[14] I1=soc.cpu.decoded_imm[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[14] I2=soc.cpu.decoded_imm[14] I3=$auto$alumacc.cc:474:replace_alu$7658.C[14] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[15] CO=$auto$alumacc.cc:474:replace_alu$7658.C[16] I0=soc.cpu.reg_op1[15] I1=soc.cpu.decoded_imm[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[15] I2=soc.cpu.decoded_imm[15] I3=$auto$alumacc.cc:474:replace_alu$7658.C[15] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[16] CO=$auto$alumacc.cc:474:replace_alu$7658.C[17] I0=soc.cpu.reg_op1[16] I1=soc.cpu.decoded_imm[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[16] I2=soc.cpu.decoded_imm[16] I3=$auto$alumacc.cc:474:replace_alu$7658.C[16] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[17] CO=$auto$alumacc.cc:474:replace_alu$7658.C[18] I0=soc.cpu.reg_op1[17] I1=soc.cpu.decoded_imm[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[17] I2=soc.cpu.decoded_imm[17] I3=$auto$alumacc.cc:474:replace_alu$7658.C[17] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[18] CO=$auto$alumacc.cc:474:replace_alu$7658.C[19] I0=soc.cpu.reg_op1[18] I1=soc.cpu.decoded_imm[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[18] I2=soc.cpu.decoded_imm[18] I3=$auto$alumacc.cc:474:replace_alu$7658.C[18] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[19] CO=$auto$alumacc.cc:474:replace_alu$7658.C[20] I0=soc.cpu.reg_op1[19] I1=soc.cpu.decoded_imm[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[19] I2=soc.cpu.decoded_imm[19] I3=$auto$alumacc.cc:474:replace_alu$7658.C[19] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[1] CO=$auto$alumacc.cc:474:replace_alu$7658.C[2] I0=soc.cpu.reg_op1[1] I1=soc.cpu.decoded_imm[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[1] I2=soc.cpu.decoded_imm[1] I3=$auto$alumacc.cc:474:replace_alu$7658.C[1] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[20] CO=$auto$alumacc.cc:474:replace_alu$7658.C[21] I0=soc.cpu.reg_op1[20] I1=soc.cpu.decoded_imm[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[20] I2=soc.cpu.decoded_imm[20] I3=$auto$alumacc.cc:474:replace_alu$7658.C[20] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[21] CO=$auto$alumacc.cc:474:replace_alu$7658.C[22] I0=soc.cpu.reg_op1[21] I1=soc.cpu.decoded_imm[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[21] I2=soc.cpu.decoded_imm[21] I3=$auto$alumacc.cc:474:replace_alu$7658.C[21] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[22] CO=$auto$alumacc.cc:474:replace_alu$7658.C[23] I0=soc.cpu.reg_op1[22] I1=soc.cpu.decoded_imm[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[22] I2=soc.cpu.decoded_imm[22] I3=$auto$alumacc.cc:474:replace_alu$7658.C[22] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[23] CO=$auto$alumacc.cc:474:replace_alu$7658.C[24] I0=soc.cpu.reg_op1[23] I1=soc.cpu.decoded_imm[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[23] I2=soc.cpu.decoded_imm[23] I3=$auto$alumacc.cc:474:replace_alu$7658.C[23] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[24] CO=$auto$alumacc.cc:474:replace_alu$7658.C[25] I0=soc.cpu.reg_op1[24] I1=soc.cpu.decoded_imm[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[24] I2=soc.cpu.decoded_imm[24] I3=$auto$alumacc.cc:474:replace_alu$7658.C[24] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[25] CO=$auto$alumacc.cc:474:replace_alu$7658.C[26] I0=soc.cpu.reg_op1[25] I1=soc.cpu.decoded_imm[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[25] I2=soc.cpu.decoded_imm[25] I3=$auto$alumacc.cc:474:replace_alu$7658.C[25] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[26] CO=$auto$alumacc.cc:474:replace_alu$7658.C[27] I0=soc.cpu.reg_op1[26] I1=soc.cpu.decoded_imm[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[26] I2=soc.cpu.decoded_imm[26] I3=$auto$alumacc.cc:474:replace_alu$7658.C[26] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[27] CO=$auto$alumacc.cc:474:replace_alu$7658.C[28] I0=soc.cpu.reg_op1[27] I1=soc.cpu.decoded_imm[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[27] I2=soc.cpu.decoded_imm[27] I3=$auto$alumacc.cc:474:replace_alu$7658.C[27] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[28] CO=$auto$alumacc.cc:474:replace_alu$7658.C[29] I0=soc.cpu.reg_op1[28] I1=soc.cpu.decoded_imm[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[28] I2=soc.cpu.decoded_imm[28] I3=$auto$alumacc.cc:474:replace_alu$7658.C[28] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[29] CO=$auto$alumacc.cc:474:replace_alu$7658.C[30] I0=soc.cpu.reg_op1[29] I1=soc.cpu.decoded_imm[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[29] I2=soc.cpu.decoded_imm[29] I3=$auto$alumacc.cc:474:replace_alu$7658.C[29] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[2] CO=$auto$alumacc.cc:474:replace_alu$7658.C[3] I0=soc.cpu.reg_op1[2] I1=soc.cpu.decoded_imm[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[2] I2=soc.cpu.decoded_imm[2] I3=$auto$alumacc.cc:474:replace_alu$7658.C[2] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[30] CO=$auto$alumacc.cc:474:replace_alu$7658.C[31] I0=soc.cpu.reg_op1[30] I1=soc.cpu.decoded_imm[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[30] I2=soc.cpu.decoded_imm[30] I3=$auto$alumacc.cc:474:replace_alu$7658.C[30] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=soc.cpu.decoded_imm[31] I3=$auto$alumacc.cc:474:replace_alu$7658.C[31] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[3] CO=$auto$alumacc.cc:474:replace_alu$7658.C[4] I0=soc.cpu.reg_op1[3] I1=soc.cpu.decoded_imm[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[3] I2=soc.cpu.decoded_imm[3] I3=$auto$alumacc.cc:474:replace_alu$7658.C[3] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[4] CO=$auto$alumacc.cc:474:replace_alu$7658.C[5] I0=soc.cpu.reg_op1[4] I1=soc.cpu.decoded_imm[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[4] I2=soc.cpu.decoded_imm[4] I3=$auto$alumacc.cc:474:replace_alu$7658.C[4] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[5] CO=$auto$alumacc.cc:474:replace_alu$7658.C[6] I0=soc.cpu.reg_op1[5] I1=soc.cpu.decoded_imm[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[5] I2=soc.cpu.decoded_imm[5] I3=$auto$alumacc.cc:474:replace_alu$7658.C[5] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[6] CO=$auto$alumacc.cc:474:replace_alu$7658.C[7] I0=soc.cpu.reg_op1[6] I1=soc.cpu.decoded_imm[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[6] I2=soc.cpu.decoded_imm[6] I3=$auto$alumacc.cc:474:replace_alu$7658.C[6] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[7] CO=$auto$alumacc.cc:474:replace_alu$7658.C[8] I0=soc.cpu.reg_op1[7] I1=soc.cpu.decoded_imm[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[7] I2=soc.cpu.decoded_imm[7] I3=$auto$alumacc.cc:474:replace_alu$7658.C[7] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[8] CO=$auto$alumacc.cc:474:replace_alu$7658.C[9] I0=soc.cpu.reg_op1[8] I1=soc.cpu.decoded_imm[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[8] I2=soc.cpu.decoded_imm[8] I3=$auto$alumacc.cc:474:replace_alu$7658.C[8] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7658.C[9] CO=$auto$alumacc.cc:474:replace_alu$7658.C[10] I0=soc.cpu.reg_op1[9] I1=soc.cpu.decoded_imm[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[9] I2=soc.cpu.decoded_imm[9] I3=$auto$alumacc.cc:474:replace_alu$7658.C[9] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7661.C[1] I0=soc.cpu.mem_la_firstword_xfer I1=soc.cpu.next_pc[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_firstword_xfer I2=soc.cpu.next_pc[2] I3=$false O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[10] CO=$auto$alumacc.cc:474:replace_alu$7661.C[11] I0=$false I1=soc.cpu.next_pc[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[12] I3=$auto$alumacc.cc:474:replace_alu$7661.C[10] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[11] CO=$auto$alumacc.cc:474:replace_alu$7661.C[12] I0=$false I1=soc.cpu.next_pc[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[13] I3=$auto$alumacc.cc:474:replace_alu$7661.C[11] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[12] CO=$auto$alumacc.cc:474:replace_alu$7661.C[13] I0=$false I1=soc.cpu.next_pc[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[14] I3=$auto$alumacc.cc:474:replace_alu$7661.C[12] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[13] CO=$auto$alumacc.cc:474:replace_alu$7661.C[14] I0=$false I1=soc.cpu.next_pc[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[15] I3=$auto$alumacc.cc:474:replace_alu$7661.C[13] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[14] CO=$auto$alumacc.cc:474:replace_alu$7661.C[15] I0=$false I1=soc.cpu.next_pc[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[16] I3=$auto$alumacc.cc:474:replace_alu$7661.C[14] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[15] CO=$auto$alumacc.cc:474:replace_alu$7661.C[16] I0=$false I1=soc.cpu.next_pc[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[17] I3=$auto$alumacc.cc:474:replace_alu$7661.C[15] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[16] CO=$auto$alumacc.cc:474:replace_alu$7661.C[17] I0=$false I1=soc.cpu.next_pc[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[18] I3=$auto$alumacc.cc:474:replace_alu$7661.C[16] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[17] CO=$auto$alumacc.cc:474:replace_alu$7661.C[18] I0=$false I1=soc.cpu.next_pc[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[19] I3=$auto$alumacc.cc:474:replace_alu$7661.C[17] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[18] CO=$auto$alumacc.cc:474:replace_alu$7661.C[19] I0=$false I1=soc.cpu.next_pc[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[20] I3=$auto$alumacc.cc:474:replace_alu$7661.C[18] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[19] CO=$auto$alumacc.cc:474:replace_alu$7661.C[20] I0=$false I1=soc.cpu.next_pc[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[21] I3=$auto$alumacc.cc:474:replace_alu$7661.C[19] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[1] CO=$auto$alumacc.cc:474:replace_alu$7661.C[2] I0=$false I1=soc.cpu.next_pc[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[3] I3=$auto$alumacc.cc:474:replace_alu$7661.C[1] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[20] CO=$auto$alumacc.cc:474:replace_alu$7661.C[21] I0=$false I1=soc.cpu.next_pc[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[22] I3=$auto$alumacc.cc:474:replace_alu$7661.C[20] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[21] CO=$auto$alumacc.cc:474:replace_alu$7661.C[22] I0=$false I1=soc.cpu.next_pc[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[23] I3=$auto$alumacc.cc:474:replace_alu$7661.C[21] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[22] CO=$auto$alumacc.cc:474:replace_alu$7661.C[23] I0=$false I1=soc.cpu.next_pc[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[24] I3=$auto$alumacc.cc:474:replace_alu$7661.C[22] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[23] CO=$auto$alumacc.cc:474:replace_alu$7661.C[24] I0=$false I1=soc.cpu.next_pc[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[25] I3=$auto$alumacc.cc:474:replace_alu$7661.C[23] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[24] CO=$auto$alumacc.cc:474:replace_alu$7661.C[25] I0=$false I1=soc.cpu.next_pc[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[26] I3=$auto$alumacc.cc:474:replace_alu$7661.C[24] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[25] CO=$auto$alumacc.cc:474:replace_alu$7661.C[26] I0=$false I1=soc.cpu.next_pc[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[27] I3=$auto$alumacc.cc:474:replace_alu$7661.C[25] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[26] CO=$auto$alumacc.cc:474:replace_alu$7661.C[27] I0=$false I1=soc.cpu.next_pc[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[28] I3=$auto$alumacc.cc:474:replace_alu$7661.C[26] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[27] CO=$auto$alumacc.cc:474:replace_alu$7661.C[28] I0=$false I1=soc.cpu.next_pc[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[29] I3=$auto$alumacc.cc:474:replace_alu$7661.C[27] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[28] CO=$auto$alumacc.cc:474:replace_alu$7661.C[29] I0=$false I1=soc.cpu.next_pc[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[30] I3=$auto$alumacc.cc:474:replace_alu$7661.C[28] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_ I1=soc.cpu.reg_op1[31] I2=soc.cpu.next_pc[31] I3=$auto$alumacc.cc:474:replace_alu$7661.C[29] O=soc.cpu.mem_la_addr[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[2] CO=$auto$alumacc.cc:474:replace_alu$7661.C[3] I0=$false I1=soc.cpu.next_pc[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[4] I3=$auto$alumacc.cc:474:replace_alu$7661.C[2] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[3] CO=$auto$alumacc.cc:474:replace_alu$7661.C[4] I0=$false I1=soc.cpu.next_pc[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[5] I3=$auto$alumacc.cc:474:replace_alu$7661.C[3] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[4] CO=$auto$alumacc.cc:474:replace_alu$7661.C[5] I0=$false I1=soc.cpu.next_pc[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[6] I3=$auto$alumacc.cc:474:replace_alu$7661.C[4] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[5] CO=$auto$alumacc.cc:474:replace_alu$7661.C[6] I0=$false I1=soc.cpu.next_pc[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[7] I3=$auto$alumacc.cc:474:replace_alu$7661.C[5] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[6] CO=$auto$alumacc.cc:474:replace_alu$7661.C[7] I0=$false I1=soc.cpu.next_pc[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[8] I3=$auto$alumacc.cc:474:replace_alu$7661.C[6] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[7] CO=$auto$alumacc.cc:474:replace_alu$7661.C[8] I0=$false I1=soc.cpu.next_pc[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[9] I3=$auto$alumacc.cc:474:replace_alu$7661.C[7] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[8] CO=$auto$alumacc.cc:474:replace_alu$7661.C[9] I0=$false I1=soc.cpu.next_pc[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[10] I3=$auto$alumacc.cc:474:replace_alu$7661.C[8] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7661.C[9] CO=$auto$alumacc.cc:474:replace_alu$7661.C[10] I0=$false I1=soc.cpu.next_pc[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[11] I3=$auto$alumacc.cc:474:replace_alu$7661.C[9] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7670.C[1] I0=soc.cpu.reg_op1[0] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[10] CO=$auto$alumacc.cc:474:replace_alu$7670.C[11] I0=soc.cpu.reg_op1[10] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[11] CO=$auto$alumacc.cc:474:replace_alu$7670.C[12] I0=soc.cpu.reg_op1[11] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[12] CO=$auto$alumacc.cc:474:replace_alu$7670.C[13] I0=soc.cpu.reg_op1[12] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[13] CO=$auto$alumacc.cc:474:replace_alu$7670.C[14] I0=soc.cpu.reg_op1[13] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[14] CO=$auto$alumacc.cc:474:replace_alu$7670.C[15] I0=soc.cpu.reg_op1[14] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[15] CO=$auto$alumacc.cc:474:replace_alu$7670.C[16] I0=soc.cpu.reg_op1[15] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[16] CO=$auto$alumacc.cc:474:replace_alu$7670.C[17] I0=soc.cpu.reg_op1[16] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[17] CO=$auto$alumacc.cc:474:replace_alu$7670.C[18] I0=soc.cpu.reg_op1[17] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[18] CO=$auto$alumacc.cc:474:replace_alu$7670.C[19] I0=soc.cpu.reg_op1[18] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[19] CO=$auto$alumacc.cc:474:replace_alu$7670.C[20] I0=soc.cpu.reg_op1[19] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[1] CO=$auto$alumacc.cc:474:replace_alu$7670.C[2] I0=soc.cpu.reg_op1[1] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[20] CO=$auto$alumacc.cc:474:replace_alu$7670.C[21] I0=soc.cpu.reg_op1[20] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[21] CO=$auto$alumacc.cc:474:replace_alu$7670.C[22] I0=soc.cpu.reg_op1[21] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[22] CO=$auto$alumacc.cc:474:replace_alu$7670.C[23] I0=soc.cpu.reg_op1[22] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[23] CO=$auto$alumacc.cc:474:replace_alu$7670.C[24] I0=soc.cpu.reg_op1[23] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[24] CO=$auto$alumacc.cc:474:replace_alu$7670.C[25] I0=soc.cpu.reg_op1[24] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[25] CO=$auto$alumacc.cc:474:replace_alu$7670.C[26] I0=soc.cpu.reg_op1[25] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[26] CO=$auto$alumacc.cc:474:replace_alu$7670.C[27] I0=soc.cpu.reg_op1[26] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[27] CO=$auto$alumacc.cc:474:replace_alu$7670.C[28] I0=soc.cpu.reg_op1[27] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[28] CO=$auto$alumacc.cc:474:replace_alu$7670.C[29] I0=soc.cpu.reg_op1[28] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[29] CO=$auto$alumacc.cc:474:replace_alu$7670.C[30] I0=soc.cpu.reg_op1[29] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[2] CO=$auto$alumacc.cc:474:replace_alu$7670.C[3] I0=soc.cpu.reg_op1[2] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[30] CO=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.C[31] I0=soc.cpu.reg_op1[30] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.C[31] CO=$abc$72829$auto$alumacc.cc:491:replace_alu$7672[31] I0=soc.cpu.reg_op1[31] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$alumacc.cc:491:replace_alu$7672[31] I1=soc.cpu.reg_op1[31] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[31] I3=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.C[31] O=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:1236$2407_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011010010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[3] CO=$auto$alumacc.cc:474:replace_alu$7670.C[4] I0=soc.cpu.reg_op1[3] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[4] CO=$auto$alumacc.cc:474:replace_alu$7670.C[5] I0=soc.cpu.reg_op1[4] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[5] CO=$auto$alumacc.cc:474:replace_alu$7670.C[6] I0=soc.cpu.reg_op1[5] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[6] CO=$auto$alumacc.cc:474:replace_alu$7670.C[7] I0=soc.cpu.reg_op1[6] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[7] CO=$auto$alumacc.cc:474:replace_alu$7670.C[8] I0=soc.cpu.reg_op1[7] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[8] CO=$auto$alumacc.cc:474:replace_alu$7670.C[9] I0=soc.cpu.reg_op1[8] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7670.C[9] CO=$auto$alumacc.cc:474:replace_alu$7670.C[10] I0=soc.cpu.reg_op1[9] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7677.C[1] I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[0] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[10] CO=$auto$alumacc.cc:474:replace_alu$7677.C[11] I0=soc.cpu.reg_op1[10] I1=soc.cpu.reg_op2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[10] I2=soc.cpu.reg_op2[10] I3=$auto$alumacc.cc:474:replace_alu$7677.C[10] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[11] CO=$auto$alumacc.cc:474:replace_alu$7677.C[12] I0=soc.cpu.reg_op1[11] I1=soc.cpu.reg_op2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[11] I2=soc.cpu.reg_op2[11] I3=$auto$alumacc.cc:474:replace_alu$7677.C[11] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[12] CO=$auto$alumacc.cc:474:replace_alu$7677.C[13] I0=soc.cpu.reg_op1[12] I1=soc.cpu.reg_op2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[12] I2=soc.cpu.reg_op2[12] I3=$auto$alumacc.cc:474:replace_alu$7677.C[12] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[13] CO=$auto$alumacc.cc:474:replace_alu$7677.C[14] I0=soc.cpu.reg_op1[13] I1=soc.cpu.reg_op2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[13] I2=soc.cpu.reg_op2[13] I3=$auto$alumacc.cc:474:replace_alu$7677.C[13] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[14] CO=$auto$alumacc.cc:474:replace_alu$7677.C[15] I0=soc.cpu.reg_op1[14] I1=soc.cpu.reg_op2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[14] I2=soc.cpu.reg_op2[14] I3=$auto$alumacc.cc:474:replace_alu$7677.C[14] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[15] CO=$auto$alumacc.cc:474:replace_alu$7677.C[16] I0=soc.cpu.reg_op1[15] I1=soc.cpu.reg_op2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[15] I2=soc.cpu.reg_op2[15] I3=$auto$alumacc.cc:474:replace_alu$7677.C[15] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[16] CO=$auto$alumacc.cc:474:replace_alu$7677.C[17] I0=soc.cpu.reg_op1[16] I1=soc.cpu.reg_op2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[16] I2=soc.cpu.reg_op2[16] I3=$auto$alumacc.cc:474:replace_alu$7677.C[16] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[17] CO=$auto$alumacc.cc:474:replace_alu$7677.C[18] I0=soc.cpu.reg_op1[17] I1=soc.cpu.reg_op2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[17] I2=soc.cpu.reg_op2[17] I3=$auto$alumacc.cc:474:replace_alu$7677.C[17] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[18] CO=$auto$alumacc.cc:474:replace_alu$7677.C[19] I0=soc.cpu.reg_op1[18] I1=soc.cpu.reg_op2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[18] I2=soc.cpu.reg_op2[18] I3=$auto$alumacc.cc:474:replace_alu$7677.C[18] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[19] CO=$auto$alumacc.cc:474:replace_alu$7677.C[20] I0=soc.cpu.reg_op1[19] I1=soc.cpu.reg_op2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[19] I2=soc.cpu.reg_op2[19] I3=$auto$alumacc.cc:474:replace_alu$7677.C[19] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[1] CO=$auto$alumacc.cc:474:replace_alu$7677.C[2] I0=soc.cpu.reg_op1[1] I1=soc.cpu.reg_op2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[1] I2=soc.cpu.reg_op2[1] I3=$auto$alumacc.cc:474:replace_alu$7677.C[1] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[20] CO=$auto$alumacc.cc:474:replace_alu$7677.C[21] I0=soc.cpu.reg_op1[20] I1=soc.cpu.reg_op2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[20] I2=soc.cpu.reg_op2[20] I3=$auto$alumacc.cc:474:replace_alu$7677.C[20] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[21] CO=$auto$alumacc.cc:474:replace_alu$7677.C[22] I0=soc.cpu.reg_op1[21] I1=soc.cpu.reg_op2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[21] I2=soc.cpu.reg_op2[21] I3=$auto$alumacc.cc:474:replace_alu$7677.C[21] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[22] CO=$auto$alumacc.cc:474:replace_alu$7677.C[23] I0=soc.cpu.reg_op1[22] I1=soc.cpu.reg_op2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[22] I2=soc.cpu.reg_op2[22] I3=$auto$alumacc.cc:474:replace_alu$7677.C[22] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[23] CO=$auto$alumacc.cc:474:replace_alu$7677.C[24] I0=soc.cpu.reg_op1[23] I1=soc.cpu.reg_op2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[23] I2=soc.cpu.reg_op2[23] I3=$auto$alumacc.cc:474:replace_alu$7677.C[23] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[24] CO=$auto$alumacc.cc:474:replace_alu$7677.C[25] I0=soc.cpu.reg_op1[24] I1=soc.cpu.reg_op2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[24] I2=soc.cpu.reg_op2[24] I3=$auto$alumacc.cc:474:replace_alu$7677.C[24] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[25] CO=$auto$alumacc.cc:474:replace_alu$7677.C[26] I0=soc.cpu.reg_op1[25] I1=soc.cpu.reg_op2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[25] I2=soc.cpu.reg_op2[25] I3=$auto$alumacc.cc:474:replace_alu$7677.C[25] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[26] CO=$auto$alumacc.cc:474:replace_alu$7677.C[27] I0=soc.cpu.reg_op1[26] I1=soc.cpu.reg_op2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[26] I2=soc.cpu.reg_op2[26] I3=$auto$alumacc.cc:474:replace_alu$7677.C[26] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[27] CO=$auto$alumacc.cc:474:replace_alu$7677.C[28] I0=soc.cpu.reg_op1[27] I1=soc.cpu.reg_op2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[27] I2=soc.cpu.reg_op2[27] I3=$auto$alumacc.cc:474:replace_alu$7677.C[27] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[28] CO=$auto$alumacc.cc:474:replace_alu$7677.C[29] I0=soc.cpu.reg_op1[28] I1=soc.cpu.reg_op2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[28] I2=soc.cpu.reg_op2[28] I3=$auto$alumacc.cc:474:replace_alu$7677.C[28] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[29] CO=$auto$alumacc.cc:474:replace_alu$7677.C[30] I0=soc.cpu.reg_op1[29] I1=soc.cpu.reg_op2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[29] I2=soc.cpu.reg_op2[29] I3=$auto$alumacc.cc:474:replace_alu$7677.C[29] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[2] CO=$auto$alumacc.cc:474:replace_alu$7677.C[3] I0=soc.cpu.reg_op1[2] I1=soc.cpu.reg_op2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[2] I2=soc.cpu.reg_op2[2] I3=$auto$alumacc.cc:474:replace_alu$7677.C[2] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[30] CO=$auto$alumacc.cc:474:replace_alu$7677.C[31] I0=soc.cpu.reg_op1[30] I1=soc.cpu.reg_op2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[30] I2=soc.cpu.reg_op2[30] I3=$auto$alumacc.cc:474:replace_alu$7677.C[30] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=soc.cpu.reg_op2[31] I3=$auto$alumacc.cc:474:replace_alu$7677.C[31] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[3] CO=$auto$alumacc.cc:474:replace_alu$7677.C[4] I0=soc.cpu.reg_op1[3] I1=soc.cpu.reg_op2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[3] I2=soc.cpu.reg_op2[3] I3=$auto$alumacc.cc:474:replace_alu$7677.C[3] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[4] CO=$auto$alumacc.cc:474:replace_alu$7677.C[5] I0=soc.cpu.reg_op1[4] I1=soc.cpu.reg_op2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[4] I2=soc.cpu.reg_op2[4] I3=$auto$alumacc.cc:474:replace_alu$7677.C[4] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[5] CO=$auto$alumacc.cc:474:replace_alu$7677.C[6] I0=soc.cpu.reg_op1[5] I1=soc.cpu.reg_op2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[5] I2=soc.cpu.reg_op2[5] I3=$auto$alumacc.cc:474:replace_alu$7677.C[5] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[6] CO=$auto$alumacc.cc:474:replace_alu$7677.C[7] I0=soc.cpu.reg_op1[6] I1=soc.cpu.reg_op2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[6] I2=soc.cpu.reg_op2[6] I3=$auto$alumacc.cc:474:replace_alu$7677.C[6] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[7] CO=$auto$alumacc.cc:474:replace_alu$7677.C[8] I0=soc.cpu.reg_op1[7] I1=soc.cpu.reg_op2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[7] I2=soc.cpu.reg_op2[7] I3=$auto$alumacc.cc:474:replace_alu$7677.C[7] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[8] CO=$auto$alumacc.cc:474:replace_alu$7677.C[9] I0=soc.cpu.reg_op1[8] I1=soc.cpu.reg_op2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[8] I2=soc.cpu.reg_op2[8] I3=$auto$alumacc.cc:474:replace_alu$7677.C[8] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7677.C[9] CO=$auto$alumacc.cc:474:replace_alu$7677.C[10] I0=soc.cpu.reg_op1[9] I1=soc.cpu.reg_op2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[9] I2=soc.cpu.reg_op2[9] I3=$auto$alumacc.cc:474:replace_alu$7677.C[9] O=$abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7680.C[1] I0=soc.cpu.reg_op1[0] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[0] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[0] I3=$true O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[10] CO=$auto$alumacc.cc:474:replace_alu$7680.C[11] I0=soc.cpu.reg_op1[10] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[10] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[10] I3=$auto$alumacc.cc:474:replace_alu$7680.C[10] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[11] CO=$auto$alumacc.cc:474:replace_alu$7680.C[12] I0=soc.cpu.reg_op1[11] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[11] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[11] I3=$auto$alumacc.cc:474:replace_alu$7680.C[11] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[12] CO=$auto$alumacc.cc:474:replace_alu$7680.C[13] I0=soc.cpu.reg_op1[12] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[12] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[12] I3=$auto$alumacc.cc:474:replace_alu$7680.C[12] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[13] CO=$auto$alumacc.cc:474:replace_alu$7680.C[14] I0=soc.cpu.reg_op1[13] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[13] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[13] I3=$auto$alumacc.cc:474:replace_alu$7680.C[13] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[14] CO=$auto$alumacc.cc:474:replace_alu$7680.C[15] I0=soc.cpu.reg_op1[14] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[14] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[14] I3=$auto$alumacc.cc:474:replace_alu$7680.C[14] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[15] CO=$auto$alumacc.cc:474:replace_alu$7680.C[16] I0=soc.cpu.reg_op1[15] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[15] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[15] I3=$auto$alumacc.cc:474:replace_alu$7680.C[15] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[16] CO=$auto$alumacc.cc:474:replace_alu$7680.C[17] I0=soc.cpu.reg_op1[16] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[16] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[16] I3=$auto$alumacc.cc:474:replace_alu$7680.C[16] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[17] CO=$auto$alumacc.cc:474:replace_alu$7680.C[18] I0=soc.cpu.reg_op1[17] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[17] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[17] I3=$auto$alumacc.cc:474:replace_alu$7680.C[17] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[18] CO=$auto$alumacc.cc:474:replace_alu$7680.C[19] I0=soc.cpu.reg_op1[18] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[18] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[18] I3=$auto$alumacc.cc:474:replace_alu$7680.C[18] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[19] CO=$auto$alumacc.cc:474:replace_alu$7680.C[20] I0=soc.cpu.reg_op1[19] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[19] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[19] I3=$auto$alumacc.cc:474:replace_alu$7680.C[19] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[1] CO=$auto$alumacc.cc:474:replace_alu$7680.C[2] I0=soc.cpu.reg_op1[1] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[1] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[1] I3=$auto$alumacc.cc:474:replace_alu$7680.C[1] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[20] CO=$auto$alumacc.cc:474:replace_alu$7680.C[21] I0=soc.cpu.reg_op1[20] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[20] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[20] I3=$auto$alumacc.cc:474:replace_alu$7680.C[20] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[21] CO=$auto$alumacc.cc:474:replace_alu$7680.C[22] I0=soc.cpu.reg_op1[21] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[21] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[21] I3=$auto$alumacc.cc:474:replace_alu$7680.C[21] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[22] CO=$auto$alumacc.cc:474:replace_alu$7680.C[23] I0=soc.cpu.reg_op1[22] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[22] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[22] I3=$auto$alumacc.cc:474:replace_alu$7680.C[22] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[23] CO=$auto$alumacc.cc:474:replace_alu$7680.C[24] I0=soc.cpu.reg_op1[23] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[23] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[23] I3=$auto$alumacc.cc:474:replace_alu$7680.C[23] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[24] CO=$auto$alumacc.cc:474:replace_alu$7680.C[25] I0=soc.cpu.reg_op1[24] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[24] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[24] I3=$auto$alumacc.cc:474:replace_alu$7680.C[24] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[25] CO=$auto$alumacc.cc:474:replace_alu$7680.C[26] I0=soc.cpu.reg_op1[25] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[25] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[25] I3=$auto$alumacc.cc:474:replace_alu$7680.C[25] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[26] CO=$auto$alumacc.cc:474:replace_alu$7680.C[27] I0=soc.cpu.reg_op1[26] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[26] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[26] I3=$auto$alumacc.cc:474:replace_alu$7680.C[26] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[27] CO=$auto$alumacc.cc:474:replace_alu$7680.C[28] I0=soc.cpu.reg_op1[27] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[27] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[27] I3=$auto$alumacc.cc:474:replace_alu$7680.C[27] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[28] CO=$auto$alumacc.cc:474:replace_alu$7680.C[29] I0=soc.cpu.reg_op1[28] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[28] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[28] I3=$auto$alumacc.cc:474:replace_alu$7680.C[28] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[29] CO=$auto$alumacc.cc:474:replace_alu$7680.C[30] I0=soc.cpu.reg_op1[29] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[29] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[29] I3=$auto$alumacc.cc:474:replace_alu$7680.C[29] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[2] CO=$auto$alumacc.cc:474:replace_alu$7680.C[3] I0=soc.cpu.reg_op1[2] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[2] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[2] I3=$auto$alumacc.cc:474:replace_alu$7680.C[2] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[30] CO=$auto$alumacc.cc:474:replace_alu$7680.C[31] I0=soc.cpu.reg_op1[30] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[30] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[30] I3=$auto$alumacc.cc:474:replace_alu$7680.C[30] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[31] CO=$abc$72829$auto$alumacc.cc:491:replace_alu$7682[31] I0=soc.cpu.reg_op1[31] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[31] I3=$auto$alumacc.cc:474:replace_alu$7680.C[31] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[3] CO=$auto$alumacc.cc:474:replace_alu$7680.C[4] I0=soc.cpu.reg_op1[3] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[3] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[3] I3=$auto$alumacc.cc:474:replace_alu$7680.C[3] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[4] CO=$auto$alumacc.cc:474:replace_alu$7680.C[5] I0=soc.cpu.reg_op1[4] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[4] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[4] I3=$auto$alumacc.cc:474:replace_alu$7680.C[4] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[5] CO=$auto$alumacc.cc:474:replace_alu$7680.C[6] I0=soc.cpu.reg_op1[5] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[5] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[5] I3=$auto$alumacc.cc:474:replace_alu$7680.C[5] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[6] CO=$auto$alumacc.cc:474:replace_alu$7680.C[7] I0=soc.cpu.reg_op1[6] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[6] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[6] I3=$auto$alumacc.cc:474:replace_alu$7680.C[6] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[7] CO=$auto$alumacc.cc:474:replace_alu$7680.C[8] I0=soc.cpu.reg_op1[7] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[7] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[7] I3=$auto$alumacc.cc:474:replace_alu$7680.C[7] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[8] CO=$auto$alumacc.cc:474:replace_alu$7680.C[9] I0=soc.cpu.reg_op1[8] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[8] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[8] I3=$auto$alumacc.cc:474:replace_alu$7680.C[8] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7680.C[9] CO=$auto$alumacc.cc:474:replace_alu$7680.C[10] I0=soc.cpu.reg_op1[9] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[9] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[9] I3=$auto$alumacc.cc:474:replace_alu$7680.C[9] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.pcpi_timeout_counter[0] CO=$auto$alumacc.cc:474:replace_alu$7687.C[2] I0=soc.cpu.pcpi_timeout_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_timeout_counter[1] I2=$true I3=soc.cpu.pcpi_timeout_counter[0] O=$auto$wreduce.cc:454:run$7244[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7687.C[2] CO=$auto$alumacc.cc:474:replace_alu$7687.C[3] I0=soc.cpu.pcpi_timeout_counter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_timeout_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7687.C[2] O=$auto$wreduce.cc:454:run$7244[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_timeout_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7687.C[3] O=$auto$wreduce.cc:454:run$7244[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[10] CO=$auto$alumacc.cc:474:replace_alu$7690.C[11] I0=soc.cpu.timer[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[10] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[11] CO=$auto$alumacc.cc:474:replace_alu$7690.C[12] I0=soc.cpu.timer[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[11] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[12] CO=$auto$alumacc.cc:474:replace_alu$7690.C[13] I0=soc.cpu.timer[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[12] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[13] CO=$auto$alumacc.cc:474:replace_alu$7690.C[14] I0=soc.cpu.timer[13] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[13] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[14] CO=$auto$alumacc.cc:474:replace_alu$7690.C[15] I0=soc.cpu.timer[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[14] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[15] CO=$auto$alumacc.cc:474:replace_alu$7690.C[16] I0=soc.cpu.timer[15] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[15] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[16] CO=$auto$alumacc.cc:474:replace_alu$7690.C[17] I0=soc.cpu.timer[16] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[16] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[16] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[17] CO=$auto$alumacc.cc:474:replace_alu$7690.C[18] I0=soc.cpu.timer[17] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[17] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[17] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[18] CO=$auto$alumacc.cc:474:replace_alu$7690.C[19] I0=soc.cpu.timer[18] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[18] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[18] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[19] CO=$auto$alumacc.cc:474:replace_alu$7690.C[20] I0=soc.cpu.timer[19] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[19] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[19] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.timer[0] CO=$auto$alumacc.cc:474:replace_alu$7690.C[2] I0=soc.cpu.timer[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[1] I2=$true I3=soc.cpu.timer[0] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[20] CO=$auto$alumacc.cc:474:replace_alu$7690.C[21] I0=soc.cpu.timer[20] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[20] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[20] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[21] CO=$auto$alumacc.cc:474:replace_alu$7690.C[22] I0=soc.cpu.timer[21] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[21] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[21] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[22] CO=$auto$alumacc.cc:474:replace_alu$7690.C[23] I0=soc.cpu.timer[22] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[22] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[22] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[23] CO=$auto$alumacc.cc:474:replace_alu$7690.C[24] I0=soc.cpu.timer[23] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[23] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[23] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[24] CO=$auto$alumacc.cc:474:replace_alu$7690.C[25] I0=soc.cpu.timer[24] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[24] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[24] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[25] CO=$auto$alumacc.cc:474:replace_alu$7690.C[26] I0=soc.cpu.timer[25] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[25] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[25] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[26] CO=$auto$alumacc.cc:474:replace_alu$7690.C[27] I0=soc.cpu.timer[26] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[26] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[26] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[27] CO=$auto$alumacc.cc:474:replace_alu$7690.C[28] I0=soc.cpu.timer[27] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[27] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[27] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[28] CO=$auto$alumacc.cc:474:replace_alu$7690.C[29] I0=soc.cpu.timer[28] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[28] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[28] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[29] CO=$auto$alumacc.cc:474:replace_alu$7690.C[30] I0=soc.cpu.timer[29] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[29] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[29] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[2] CO=$auto$alumacc.cc:474:replace_alu$7690.C[3] I0=soc.cpu.timer[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[2] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[30] CO=$auto$alumacc.cc:474:replace_alu$7690.C[31] I0=soc.cpu.timer[30] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[30] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[30] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[31] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[31] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[3] CO=$auto$alumacc.cc:474:replace_alu$7690.C[4] I0=soc.cpu.timer[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[3] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[4] CO=$auto$alumacc.cc:474:replace_alu$7690.C[5] I0=soc.cpu.timer[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[4] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[5] CO=$auto$alumacc.cc:474:replace_alu$7690.C[6] I0=soc.cpu.timer[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[5] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[6] CO=$auto$alumacc.cc:474:replace_alu$7690.C[7] I0=soc.cpu.timer[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[6] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[7] CO=$auto$alumacc.cc:474:replace_alu$7690.C[8] I0=soc.cpu.timer[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[7] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[8] CO=$auto$alumacc.cc:474:replace_alu$7690.C[9] I0=soc.cpu.timer[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[8] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7690.C[9] CO=$auto$alumacc.cc:474:replace_alu$7690.C[10] I0=soc.cpu.timer[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7690.C[9] O=$abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[10] CO=$auto$alumacc.cc:474:replace_alu$7699.C[11] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[10] I3=$auto$alumacc.cc:474:replace_alu$7699.C[10] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[11] CO=$auto$alumacc.cc:474:replace_alu$7699.C[12] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[11] I3=$auto$alumacc.cc:474:replace_alu$7699.C[11] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[12] CO=$auto$alumacc.cc:474:replace_alu$7699.C[13] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[12] I3=$auto$alumacc.cc:474:replace_alu$7699.C[12] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[13] CO=$auto$alumacc.cc:474:replace_alu$7699.C[14] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[13] I3=$auto$alumacc.cc:474:replace_alu$7699.C[13] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[14] CO=$auto$alumacc.cc:474:replace_alu$7699.C[15] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[14] I3=$auto$alumacc.cc:474:replace_alu$7699.C[14] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[15] CO=$auto$alumacc.cc:474:replace_alu$7699.C[16] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[15] I3=$auto$alumacc.cc:474:replace_alu$7699.C[15] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[16] CO=$auto$alumacc.cc:474:replace_alu$7699.C[17] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[16] I3=$auto$alumacc.cc:474:replace_alu$7699.C[16] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[17] CO=$auto$alumacc.cc:474:replace_alu$7699.C[18] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[17] I3=$auto$alumacc.cc:474:replace_alu$7699.C[17] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[18] CO=$auto$alumacc.cc:474:replace_alu$7699.C[19] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[18] I3=$auto$alumacc.cc:474:replace_alu$7699.C[18] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[19] CO=$auto$alumacc.cc:474:replace_alu$7699.C[20] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[19] I3=$auto$alumacc.cc:474:replace_alu$7699.C[19] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7699.C[2] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[1] I3=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[0] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[20] CO=$auto$alumacc.cc:474:replace_alu$7699.C[21] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[20] I3=$auto$alumacc.cc:474:replace_alu$7699.C[20] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[21] CO=$auto$alumacc.cc:474:replace_alu$7699.C[22] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[21] I3=$auto$alumacc.cc:474:replace_alu$7699.C[21] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[22] CO=$auto$alumacc.cc:474:replace_alu$7699.C[23] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[22] I3=$auto$alumacc.cc:474:replace_alu$7699.C[22] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[23] CO=$auto$alumacc.cc:474:replace_alu$7699.C[24] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[23] I3=$auto$alumacc.cc:474:replace_alu$7699.C[23] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[24] CO=$auto$alumacc.cc:474:replace_alu$7699.C[25] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[24] I3=$auto$alumacc.cc:474:replace_alu$7699.C[24] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[25] CO=$auto$alumacc.cc:474:replace_alu$7699.C[26] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[25] I3=$auto$alumacc.cc:474:replace_alu$7699.C[25] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[26] CO=$auto$alumacc.cc:474:replace_alu$7699.C[27] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[26] I3=$auto$alumacc.cc:474:replace_alu$7699.C[26] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[27] CO=$auto$alumacc.cc:474:replace_alu$7699.C[28] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[27] I3=$auto$alumacc.cc:474:replace_alu$7699.C[27] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[28] CO=$auto$alumacc.cc:474:replace_alu$7699.C[29] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[28] I3=$auto$alumacc.cc:474:replace_alu$7699.C[28] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[29] CO=$auto$alumacc.cc:474:replace_alu$7699.C[30] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[29] I3=$auto$alumacc.cc:474:replace_alu$7699.C[29] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[2] CO=$auto$alumacc.cc:474:replace_alu$7699.C[3] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[2] I3=$auto$alumacc.cc:474:replace_alu$7699.C[2] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[30] CO=$auto$alumacc.cc:474:replace_alu$7699.C[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[30] I3=$auto$alumacc.cc:474:replace_alu$7699.C[30] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_div I1=soc.cpu.pcpi_div.instr_rem I2=soc.cpu.reg_op1[31] I3=$auto$alumacc.cc:474:replace_alu$7699.C[31] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000000010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[3] CO=$auto$alumacc.cc:474:replace_alu$7699.C[4] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[3] I3=$auto$alumacc.cc:474:replace_alu$7699.C[3] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[4] CO=$auto$alumacc.cc:474:replace_alu$7699.C[5] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[4] I3=$auto$alumacc.cc:474:replace_alu$7699.C[4] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[5] CO=$auto$alumacc.cc:474:replace_alu$7699.C[6] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[5] I3=$auto$alumacc.cc:474:replace_alu$7699.C[5] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[6] CO=$auto$alumacc.cc:474:replace_alu$7699.C[7] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[6] I3=$auto$alumacc.cc:474:replace_alu$7699.C[6] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[7] CO=$auto$alumacc.cc:474:replace_alu$7699.C[8] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[7] I3=$auto$alumacc.cc:474:replace_alu$7699.C[7] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[8] CO=$auto$alumacc.cc:474:replace_alu$7699.C[9] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[8] I3=$auto$alumacc.cc:474:replace_alu$7699.C[8] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7699.C[9] CO=$auto$alumacc.cc:474:replace_alu$7699.C[10] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[9] I3=$auto$alumacc.cc:474:replace_alu$7699.C[9] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[10] CO=$auto$alumacc.cc:474:replace_alu$7702.C[11] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[10] I3=$auto$alumacc.cc:474:replace_alu$7702.C[10] O=$abc$72829$auto$wreduce.cc:454:run$7250[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[11] CO=$auto$alumacc.cc:474:replace_alu$7702.C[12] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[11] I3=$auto$alumacc.cc:474:replace_alu$7702.C[11] O=$abc$72829$auto$wreduce.cc:454:run$7250[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[12] CO=$auto$alumacc.cc:474:replace_alu$7702.C[13] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[12] I3=$auto$alumacc.cc:474:replace_alu$7702.C[12] O=$abc$72829$auto$wreduce.cc:454:run$7250[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[13] CO=$auto$alumacc.cc:474:replace_alu$7702.C[14] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[13] I3=$auto$alumacc.cc:474:replace_alu$7702.C[13] O=$abc$72829$auto$wreduce.cc:454:run$7250[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[14] CO=$auto$alumacc.cc:474:replace_alu$7702.C[15] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[14] I3=$auto$alumacc.cc:474:replace_alu$7702.C[14] O=$abc$72829$auto$wreduce.cc:454:run$7250[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[15] CO=$auto$alumacc.cc:474:replace_alu$7702.C[16] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[15] I3=$auto$alumacc.cc:474:replace_alu$7702.C[15] O=$abc$72829$auto$wreduce.cc:454:run$7250[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[16] CO=$auto$alumacc.cc:474:replace_alu$7702.C[17] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[16] I3=$auto$alumacc.cc:474:replace_alu$7702.C[16] O=$abc$72829$auto$wreduce.cc:454:run$7250[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[17] CO=$auto$alumacc.cc:474:replace_alu$7702.C[18] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[17] I3=$auto$alumacc.cc:474:replace_alu$7702.C[17] O=$abc$72829$auto$wreduce.cc:454:run$7250[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[18] CO=$auto$alumacc.cc:474:replace_alu$7702.C[19] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[18] I3=$auto$alumacc.cc:474:replace_alu$7702.C[18] O=$abc$72829$auto$wreduce.cc:454:run$7250[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[19] CO=$auto$alumacc.cc:474:replace_alu$7702.C[20] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[19] I3=$auto$alumacc.cc:474:replace_alu$7702.C[19] O=$abc$72829$auto$wreduce.cc:454:run$7250[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7702.C[2] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[1] I3=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[0] O=$abc$72829$auto$wreduce.cc:454:run$7250[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[20] CO=$auto$alumacc.cc:474:replace_alu$7702.C[21] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[20] I3=$auto$alumacc.cc:474:replace_alu$7702.C[20] O=$abc$72829$auto$wreduce.cc:454:run$7250[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[21] CO=$auto$alumacc.cc:474:replace_alu$7702.C[22] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[21] I3=$auto$alumacc.cc:474:replace_alu$7702.C[21] O=$abc$72829$auto$wreduce.cc:454:run$7250[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[22] CO=$auto$alumacc.cc:474:replace_alu$7702.C[23] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[22] I3=$auto$alumacc.cc:474:replace_alu$7702.C[22] O=$abc$72829$auto$wreduce.cc:454:run$7250[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[23] CO=$auto$alumacc.cc:474:replace_alu$7702.C[24] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[23] I3=$auto$alumacc.cc:474:replace_alu$7702.C[23] O=$abc$72829$auto$wreduce.cc:454:run$7250[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[24] CO=$auto$alumacc.cc:474:replace_alu$7702.C[25] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[24] I3=$auto$alumacc.cc:474:replace_alu$7702.C[24] O=$abc$72829$auto$wreduce.cc:454:run$7250[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[25] CO=$auto$alumacc.cc:474:replace_alu$7702.C[26] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[25] I3=$auto$alumacc.cc:474:replace_alu$7702.C[25] O=$abc$72829$auto$wreduce.cc:454:run$7250[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[26] CO=$auto$alumacc.cc:474:replace_alu$7702.C[27] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[26] I3=$auto$alumacc.cc:474:replace_alu$7702.C[26] O=$abc$72829$auto$wreduce.cc:454:run$7250[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[27] CO=$auto$alumacc.cc:474:replace_alu$7702.C[28] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[27] I3=$auto$alumacc.cc:474:replace_alu$7702.C[27] O=$abc$72829$auto$wreduce.cc:454:run$7250[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[28] CO=$auto$alumacc.cc:474:replace_alu$7702.C[29] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[28] I3=$auto$alumacc.cc:474:replace_alu$7702.C[28] O=$abc$72829$auto$wreduce.cc:454:run$7250[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[29] CO=$auto$alumacc.cc:474:replace_alu$7702.C[30] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[29] I3=$auto$alumacc.cc:474:replace_alu$7702.C[29] O=$abc$72829$auto$wreduce.cc:454:run$7250[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[2] CO=$auto$alumacc.cc:474:replace_alu$7702.C[3] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[2] I3=$auto$alumacc.cc:474:replace_alu$7702.C[2] O=$abc$72829$auto$wreduce.cc:454:run$7250[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[30] CO=$auto$alumacc.cc:474:replace_alu$7702.C[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[30] I3=$auto$alumacc.cc:474:replace_alu$7702.C[30] O=$abc$72829$auto$wreduce.cc:454:run$7250[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[31] I3=$auto$alumacc.cc:474:replace_alu$7702.C[31] O=$abc$72829$auto$wreduce.cc:454:run$7250[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[3] CO=$auto$alumacc.cc:474:replace_alu$7702.C[4] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[3] I3=$auto$alumacc.cc:474:replace_alu$7702.C[3] O=$abc$72829$auto$wreduce.cc:454:run$7250[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[4] CO=$auto$alumacc.cc:474:replace_alu$7702.C[5] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[4] I3=$auto$alumacc.cc:474:replace_alu$7702.C[4] O=$abc$72829$auto$wreduce.cc:454:run$7250[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[5] CO=$auto$alumacc.cc:474:replace_alu$7702.C[6] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[5] I3=$auto$alumacc.cc:474:replace_alu$7702.C[5] O=$abc$72829$auto$wreduce.cc:454:run$7250[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[6] CO=$auto$alumacc.cc:474:replace_alu$7702.C[7] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[6] I3=$auto$alumacc.cc:474:replace_alu$7702.C[6] O=$abc$72829$auto$wreduce.cc:454:run$7250[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[7] CO=$auto$alumacc.cc:474:replace_alu$7702.C[8] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[7] I3=$auto$alumacc.cc:474:replace_alu$7702.C[7] O=$abc$72829$auto$wreduce.cc:454:run$7250[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[8] CO=$auto$alumacc.cc:474:replace_alu$7702.C[9] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[8] I3=$auto$alumacc.cc:474:replace_alu$7702.C[8] O=$abc$72829$auto$wreduce.cc:454:run$7250[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7702.C[9] CO=$auto$alumacc.cc:474:replace_alu$7702.C[10] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[9] I3=$auto$alumacc.cc:474:replace_alu$7702.C[9] O=$abc$72829$auto$wreduce.cc:454:run$7250[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[10] CO=$auto$alumacc.cc:474:replace_alu$7705.C[11] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[10] I3=$auto$alumacc.cc:474:replace_alu$7705.C[10] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[11] CO=$auto$alumacc.cc:474:replace_alu$7705.C[12] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[11] I3=$auto$alumacc.cc:474:replace_alu$7705.C[11] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[12] CO=$auto$alumacc.cc:474:replace_alu$7705.C[13] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[12] I3=$auto$alumacc.cc:474:replace_alu$7705.C[12] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[13] CO=$auto$alumacc.cc:474:replace_alu$7705.C[14] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[13] I3=$auto$alumacc.cc:474:replace_alu$7705.C[13] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[14] CO=$auto$alumacc.cc:474:replace_alu$7705.C[15] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[14] I3=$auto$alumacc.cc:474:replace_alu$7705.C[14] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[15] CO=$auto$alumacc.cc:474:replace_alu$7705.C[16] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[15] I3=$auto$alumacc.cc:474:replace_alu$7705.C[15] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[16] CO=$auto$alumacc.cc:474:replace_alu$7705.C[17] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[16] I3=$auto$alumacc.cc:474:replace_alu$7705.C[16] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[17] CO=$auto$alumacc.cc:474:replace_alu$7705.C[18] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[17] I3=$auto$alumacc.cc:474:replace_alu$7705.C[17] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[18] CO=$auto$alumacc.cc:474:replace_alu$7705.C[19] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[18] I3=$auto$alumacc.cc:474:replace_alu$7705.C[18] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[19] CO=$auto$alumacc.cc:474:replace_alu$7705.C[20] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[19] I3=$auto$alumacc.cc:474:replace_alu$7705.C[19] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7705.C[2] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[1] I3=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[0] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[20] CO=$auto$alumacc.cc:474:replace_alu$7705.C[21] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[20] I3=$auto$alumacc.cc:474:replace_alu$7705.C[20] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[21] CO=$auto$alumacc.cc:474:replace_alu$7705.C[22] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[21] I3=$auto$alumacc.cc:474:replace_alu$7705.C[21] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[22] CO=$auto$alumacc.cc:474:replace_alu$7705.C[23] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[22] I3=$auto$alumacc.cc:474:replace_alu$7705.C[22] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[23] CO=$auto$alumacc.cc:474:replace_alu$7705.C[24] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[23] I3=$auto$alumacc.cc:474:replace_alu$7705.C[23] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[24] CO=$auto$alumacc.cc:474:replace_alu$7705.C[25] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[24] I3=$auto$alumacc.cc:474:replace_alu$7705.C[24] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[25] CO=$auto$alumacc.cc:474:replace_alu$7705.C[26] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[25] I3=$auto$alumacc.cc:474:replace_alu$7705.C[25] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[26] CO=$auto$alumacc.cc:474:replace_alu$7705.C[27] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[26] I3=$auto$alumacc.cc:474:replace_alu$7705.C[26] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[27] CO=$auto$alumacc.cc:474:replace_alu$7705.C[28] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[27] I3=$auto$alumacc.cc:474:replace_alu$7705.C[27] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[28] CO=$auto$alumacc.cc:474:replace_alu$7705.C[29] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[28] I3=$auto$alumacc.cc:474:replace_alu$7705.C[28] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[29] CO=$auto$alumacc.cc:474:replace_alu$7705.C[30] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[29] I3=$auto$alumacc.cc:474:replace_alu$7705.C[29] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[2] CO=$auto$alumacc.cc:474:replace_alu$7705.C[3] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[2] I3=$auto$alumacc.cc:474:replace_alu$7705.C[2] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[30] CO=$auto$alumacc.cc:474:replace_alu$7705.C[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[30] I3=$auto$alumacc.cc:474:replace_alu$7705.C[30] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.outsign I1=soc.cpu.pcpi_div.quotient[31] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7705.C[31] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001110011001
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[3] CO=$auto$alumacc.cc:474:replace_alu$7705.C[4] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[3] I3=$auto$alumacc.cc:474:replace_alu$7705.C[3] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[4] CO=$auto$alumacc.cc:474:replace_alu$7705.C[5] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[4] I3=$auto$alumacc.cc:474:replace_alu$7705.C[4] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[5] CO=$auto$alumacc.cc:474:replace_alu$7705.C[6] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[5] I3=$auto$alumacc.cc:474:replace_alu$7705.C[5] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[6] CO=$auto$alumacc.cc:474:replace_alu$7705.C[7] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[6] I3=$auto$alumacc.cc:474:replace_alu$7705.C[6] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[7] CO=$auto$alumacc.cc:474:replace_alu$7705.C[8] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[7] I3=$auto$alumacc.cc:474:replace_alu$7705.C[7] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[8] CO=$auto$alumacc.cc:474:replace_alu$7705.C[9] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[8] I3=$auto$alumacc.cc:474:replace_alu$7705.C[8] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7705.C[9] CO=$auto$alumacc.cc:474:replace_alu$7705.C[10] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[9] I3=$auto$alumacc.cc:474:replace_alu$7705.C[9] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[10] CO=$auto$alumacc.cc:474:replace_alu$7708.C[11] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[10] I3=$auto$alumacc.cc:474:replace_alu$7708.C[10] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[11] CO=$auto$alumacc.cc:474:replace_alu$7708.C[12] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[11] I3=$auto$alumacc.cc:474:replace_alu$7708.C[11] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[12] CO=$auto$alumacc.cc:474:replace_alu$7708.C[13] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[12] I3=$auto$alumacc.cc:474:replace_alu$7708.C[12] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[13] CO=$auto$alumacc.cc:474:replace_alu$7708.C[14] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[13] I3=$auto$alumacc.cc:474:replace_alu$7708.C[13] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[14] CO=$auto$alumacc.cc:474:replace_alu$7708.C[15] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[14] I3=$auto$alumacc.cc:474:replace_alu$7708.C[14] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[15] CO=$auto$alumacc.cc:474:replace_alu$7708.C[16] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[15] I3=$auto$alumacc.cc:474:replace_alu$7708.C[15] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[16] CO=$auto$alumacc.cc:474:replace_alu$7708.C[17] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[16] I3=$auto$alumacc.cc:474:replace_alu$7708.C[16] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[17] CO=$auto$alumacc.cc:474:replace_alu$7708.C[18] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[17] I3=$auto$alumacc.cc:474:replace_alu$7708.C[17] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[18] CO=$auto$alumacc.cc:474:replace_alu$7708.C[19] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[18] I3=$auto$alumacc.cc:474:replace_alu$7708.C[18] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[19] CO=$auto$alumacc.cc:474:replace_alu$7708.C[20] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[19] I3=$auto$alumacc.cc:474:replace_alu$7708.C[19] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7708.C[2] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[1] I3=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[0] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[20] CO=$auto$alumacc.cc:474:replace_alu$7708.C[21] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[20] I3=$auto$alumacc.cc:474:replace_alu$7708.C[20] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[21] CO=$auto$alumacc.cc:474:replace_alu$7708.C[22] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[21] I3=$auto$alumacc.cc:474:replace_alu$7708.C[21] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[22] CO=$auto$alumacc.cc:474:replace_alu$7708.C[23] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[22] I3=$auto$alumacc.cc:474:replace_alu$7708.C[22] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[23] CO=$auto$alumacc.cc:474:replace_alu$7708.C[24] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[23] I3=$auto$alumacc.cc:474:replace_alu$7708.C[23] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[24] CO=$auto$alumacc.cc:474:replace_alu$7708.C[25] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[24] I3=$auto$alumacc.cc:474:replace_alu$7708.C[24] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[25] CO=$auto$alumacc.cc:474:replace_alu$7708.C[26] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[25] I3=$auto$alumacc.cc:474:replace_alu$7708.C[25] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[26] CO=$auto$alumacc.cc:474:replace_alu$7708.C[27] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[26] I3=$auto$alumacc.cc:474:replace_alu$7708.C[26] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[27] CO=$auto$alumacc.cc:474:replace_alu$7708.C[28] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[27] I3=$auto$alumacc.cc:474:replace_alu$7708.C[27] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[28] CO=$auto$alumacc.cc:474:replace_alu$7708.C[29] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[28] I3=$auto$alumacc.cc:474:replace_alu$7708.C[28] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[29] CO=$auto$alumacc.cc:474:replace_alu$7708.C[30] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[29] I3=$auto$alumacc.cc:474:replace_alu$7708.C[29] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[2] CO=$auto$alumacc.cc:474:replace_alu$7708.C[3] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[2] I3=$auto$alumacc.cc:474:replace_alu$7708.C[2] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[30] CO=$auto$alumacc.cc:474:replace_alu$7708.C[31] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[30] I3=$auto$alumacc.cc:474:replace_alu$7708.C[30] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.outsign I1=soc.cpu.pcpi_div.dividend[31] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7708.C[31] O=$abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001110011001
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[3] CO=$auto$alumacc.cc:474:replace_alu$7708.C[4] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[3] I3=$auto$alumacc.cc:474:replace_alu$7708.C[3] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[4] CO=$auto$alumacc.cc:474:replace_alu$7708.C[5] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[4] I3=$auto$alumacc.cc:474:replace_alu$7708.C[4] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[5] CO=$auto$alumacc.cc:474:replace_alu$7708.C[6] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[5] I3=$auto$alumacc.cc:474:replace_alu$7708.C[5] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[6] CO=$auto$alumacc.cc:474:replace_alu$7708.C[7] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[6] I3=$auto$alumacc.cc:474:replace_alu$7708.C[6] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[7] CO=$auto$alumacc.cc:474:replace_alu$7708.C[8] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[7] I3=$auto$alumacc.cc:474:replace_alu$7708.C[7] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[8] CO=$auto$alumacc.cc:474:replace_alu$7708.C[9] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[8] I3=$auto$alumacc.cc:474:replace_alu$7708.C[8] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7708.C[9] CO=$auto$alumacc.cc:474:replace_alu$7708.C[10] I0=$false I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[9] I3=$auto$alumacc.cc:474:replace_alu$7708.C[9] O=$abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7711.C[1] I0=soc.cpu.pcpi_div.dividend[0] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[0] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[0] I3=$true O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[10] CO=$auto$alumacc.cc:474:replace_alu$7711.C[11] I0=soc.cpu.pcpi_div.dividend[10] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[10] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[10] I3=$auto$alumacc.cc:474:replace_alu$7711.C[10] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[11] CO=$auto$alumacc.cc:474:replace_alu$7711.C[12] I0=soc.cpu.pcpi_div.dividend[11] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[11] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[11] I3=$auto$alumacc.cc:474:replace_alu$7711.C[11] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[12] CO=$auto$alumacc.cc:474:replace_alu$7711.C[13] I0=soc.cpu.pcpi_div.dividend[12] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[12] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[12] I3=$auto$alumacc.cc:474:replace_alu$7711.C[12] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[13] CO=$auto$alumacc.cc:474:replace_alu$7711.C[14] I0=soc.cpu.pcpi_div.dividend[13] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[13] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[13] I3=$auto$alumacc.cc:474:replace_alu$7711.C[13] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[14] CO=$auto$alumacc.cc:474:replace_alu$7711.C[15] I0=soc.cpu.pcpi_div.dividend[14] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[14] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[14] I3=$auto$alumacc.cc:474:replace_alu$7711.C[14] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[15] CO=$auto$alumacc.cc:474:replace_alu$7711.C[16] I0=soc.cpu.pcpi_div.dividend[15] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[15] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[15] I3=$auto$alumacc.cc:474:replace_alu$7711.C[15] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[16] CO=$auto$alumacc.cc:474:replace_alu$7711.C[17] I0=soc.cpu.pcpi_div.dividend[16] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[16] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[16] I3=$auto$alumacc.cc:474:replace_alu$7711.C[16] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[17] CO=$auto$alumacc.cc:474:replace_alu$7711.C[18] I0=soc.cpu.pcpi_div.dividend[17] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[17] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[17] I3=$auto$alumacc.cc:474:replace_alu$7711.C[17] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[18] CO=$auto$alumacc.cc:474:replace_alu$7711.C[19] I0=soc.cpu.pcpi_div.dividend[18] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[18] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[18] I3=$auto$alumacc.cc:474:replace_alu$7711.C[18] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[19] CO=$auto$alumacc.cc:474:replace_alu$7711.C[20] I0=soc.cpu.pcpi_div.dividend[19] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[19] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[19] I3=$auto$alumacc.cc:474:replace_alu$7711.C[19] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[1] CO=$auto$alumacc.cc:474:replace_alu$7711.C[2] I0=soc.cpu.pcpi_div.dividend[1] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[1] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[1] I3=$auto$alumacc.cc:474:replace_alu$7711.C[1] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[20] CO=$auto$alumacc.cc:474:replace_alu$7711.C[21] I0=soc.cpu.pcpi_div.dividend[20] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[20] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[20] I3=$auto$alumacc.cc:474:replace_alu$7711.C[20] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[21] CO=$auto$alumacc.cc:474:replace_alu$7711.C[22] I0=soc.cpu.pcpi_div.dividend[21] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[21] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[21] I3=$auto$alumacc.cc:474:replace_alu$7711.C[21] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[22] CO=$auto$alumacc.cc:474:replace_alu$7711.C[23] I0=soc.cpu.pcpi_div.dividend[22] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[22] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[22] I3=$auto$alumacc.cc:474:replace_alu$7711.C[22] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[23] CO=$auto$alumacc.cc:474:replace_alu$7711.C[24] I0=soc.cpu.pcpi_div.dividend[23] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[23] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[23] I3=$auto$alumacc.cc:474:replace_alu$7711.C[23] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[24] CO=$auto$alumacc.cc:474:replace_alu$7711.C[25] I0=soc.cpu.pcpi_div.dividend[24] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[24] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[24] I3=$auto$alumacc.cc:474:replace_alu$7711.C[24] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[25] CO=$auto$alumacc.cc:474:replace_alu$7711.C[26] I0=soc.cpu.pcpi_div.dividend[25] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[25] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[25] I3=$auto$alumacc.cc:474:replace_alu$7711.C[25] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[26] CO=$auto$alumacc.cc:474:replace_alu$7711.C[27] I0=soc.cpu.pcpi_div.dividend[26] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[26] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[26] I3=$auto$alumacc.cc:474:replace_alu$7711.C[26] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[27] CO=$auto$alumacc.cc:474:replace_alu$7711.C[28] I0=soc.cpu.pcpi_div.dividend[27] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[27] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[27] I3=$auto$alumacc.cc:474:replace_alu$7711.C[27] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[28] CO=$auto$alumacc.cc:474:replace_alu$7711.C[29] I0=soc.cpu.pcpi_div.dividend[28] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[28] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[28] I3=$auto$alumacc.cc:474:replace_alu$7711.C[28] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[29] CO=$auto$alumacc.cc:474:replace_alu$7711.C[30] I0=soc.cpu.pcpi_div.dividend[29] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[29] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[29] I3=$auto$alumacc.cc:474:replace_alu$7711.C[29] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[2] CO=$auto$alumacc.cc:474:replace_alu$7711.C[3] I0=soc.cpu.pcpi_div.dividend[2] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[2] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[2] I3=$auto$alumacc.cc:474:replace_alu$7711.C[2] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[30] CO=$auto$alumacc.cc:474:replace_alu$7711.C[31] I0=soc.cpu.pcpi_div.dividend[30] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[30] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[30] I3=$auto$alumacc.cc:474:replace_alu$7711.C[30] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[31] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[31] I3=$auto$alumacc.cc:474:replace_alu$7711.C[31] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[3] CO=$auto$alumacc.cc:474:replace_alu$7711.C[4] I0=soc.cpu.pcpi_div.dividend[3] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[3] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[3] I3=$auto$alumacc.cc:474:replace_alu$7711.C[3] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[4] CO=$auto$alumacc.cc:474:replace_alu$7711.C[5] I0=soc.cpu.pcpi_div.dividend[4] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[4] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[4] I3=$auto$alumacc.cc:474:replace_alu$7711.C[4] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[5] CO=$auto$alumacc.cc:474:replace_alu$7711.C[6] I0=soc.cpu.pcpi_div.dividend[5] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[5] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[5] I3=$auto$alumacc.cc:474:replace_alu$7711.C[5] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[6] CO=$auto$alumacc.cc:474:replace_alu$7711.C[7] I0=soc.cpu.pcpi_div.dividend[6] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[6] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[6] I3=$auto$alumacc.cc:474:replace_alu$7711.C[6] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[7] CO=$auto$alumacc.cc:474:replace_alu$7711.C[8] I0=soc.cpu.pcpi_div.dividend[7] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[7] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[7] I3=$auto$alumacc.cc:474:replace_alu$7711.C[7] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[8] CO=$auto$alumacc.cc:474:replace_alu$7711.C[9] I0=soc.cpu.pcpi_div.dividend[8] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[8] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[8] I3=$auto$alumacc.cc:474:replace_alu$7711.C[8] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7711.C[9] CO=$auto$alumacc.cc:474:replace_alu$7711.C[10] I0=soc.cpu.pcpi_div.dividend[9] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[9] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[9] I3=$auto$alumacc.cc:474:replace_alu$7711.C[9] O=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7714.C[1] I0=soc.spimemio.xfer.dummy_count[0] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7714.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.dummy_count[0] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7714.BB[0] I3=$true O=$abc$72829$techmap\soc.spimemio.xfer.$procmux$5926_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[1] CO=$auto$alumacc.cc:474:replace_alu$7714.C[2] I0=soc.spimemio.xfer.dummy_count[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.dummy_count[1] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7714.C[1] O=$abc$72829$techmap\soc.spimemio.xfer.$procmux$5926_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7714.C[2] CO=$auto$alumacc.cc:474:replace_alu$7714.C[3] I0=soc.spimemio.xfer.dummy_count[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.dummy_count[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7714.C[2] O=$abc$72829$techmap\soc.spimemio.xfer.$procmux$5926_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.dummy_count[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7714.C[3] O=$abc$72829$techmap\soc.spimemio.xfer.$procmux$5926_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7717.C[1] I0=soc.spimemio.xfer.count[1] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7717.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:524|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=soc.spimemio.xfer.flash_clk I1=soc.spimemio.xfer.count[1] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7717.BB[0] I3=$true O=$abc$72829$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:524|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011100110010011
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7717.C[1] CO=$auto$alumacc.cc:474:replace_alu$7717.C[2] I0=soc.spimemio.xfer.count[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:524|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.count[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7717.C[1] O=$abc$72829$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$139_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:524|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.count[3] I2=soc.spimemio.xfer.flash_clk I3=$auto$alumacc.cc:474:replace_alu$7717.C[2] O=$abc$72829$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:524|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001001101100011
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7723.C[1] I0=soc.spimemio.xfer.count[0] I1=$abc$72829$auto$alumacc.cc:474:replace_alu$7717.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=soc.spimemio.xfer.flash_clk I1=soc.spimemio.xfer.count[0] I2=$abc$72829$auto$alumacc.cc:474:replace_alu$7717.BB[0] I3=$true O=$abc$72829$techmap\soc.spimemio.xfer.$3\next_count[3:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011100110010011
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7723.C[1] CO=$auto$alumacc.cc:474:replace_alu$7723.C[2] I0=soc.spimemio.xfer.count[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=soc.spimemio.xfer.flash_clk I1=soc.spimemio.xfer.count[1] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7723.C[1] O=$abc$72829$techmap\soc.spimemio.xfer.$3\next_count[3:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011100110010011
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7723.C[2] CO=$auto$alumacc.cc:474:replace_alu$7723.C[3] I0=soc.spimemio.xfer.count[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.count[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7723.C[2] O=$abc$72829$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$120_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.count[3] I2=soc.spimemio.xfer.flash_clk I3=$auto$alumacc.cc:474:replace_alu$7723.C[3] O=$abc$72829$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001001101100011
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7726.C[10] CO=$auto$alumacc.cc:474:replace_alu$7726.C[11] I0=$false I1=soc.spimemio.rd_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[12] I3=$auto$alumacc.cc:474:replace_alu$7726.C[10] O=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7726.C[11] CO=$auto$alumacc.cc:474:replace_alu$7726.C[12] I0=$false I1=soc.spimemio.rd_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[13] I3=$auto$alumacc.cc:474:replace_alu$7726.C[11] O=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7726.C[12] CO=$auto$alumacc.cc:474:replace_alu$7726.C[13] I0=$false I1=soc.spimemio.rd_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[14] I3=$auto$alumacc.cc:474:replace_alu$7726.C[12] O=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7726.C[13] CO=$auto$alumacc.cc:474:replace_alu$7726.C[14] I0=$false I1=soc.spimemio.rd_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[15] I3=$auto$alumacc.cc:474:replace_alu$7726.C[13] O=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7726.C[14] CO=$auto$alumacc.cc:474:replace_alu$7726.C[15] I0=$false I1=soc.spimemio.rd_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[16] I3=$auto$alumacc.cc:474:replace_alu$7726.C[14] O=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7726.C[15] CO=$auto$alumacc.cc:474:replace_alu$7726.C[16] I0=$false I1=soc.spimemio.rd_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[17] I3=$auto$alumacc.cc:474:replace_alu$7726.C[15] O=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7726.C[16] CO=$auto$alumacc.cc:474:replace_alu$7726.C[17] I0=$false I1=soc.spimemio.rd_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[18] I3=$auto$alumacc.cc:474:replace_alu$7726.C[16] O=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7726.C[17] CO=$auto$alumacc.cc:474:replace_alu$7726.C[18] I0=$false I1=soc.spimemio.rd_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[19] I3=$auto$alumacc.cc:474:replace_alu$7726.C[17] O=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7726.C[18] CO=$auto$alumacc.cc:474:replace_alu$7726.C[19] I0=$false I1=soc.spimemio.rd_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[20] I3=$auto$alumacc.cc:474:replace_alu$7726.C[18] O=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7726.C[19] CO=$auto$alumacc.cc:474:replace_alu$7726.C[20] I0=$false I1=soc.spimemio.rd_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[21] I3=$auto$alumacc.cc:474:replace_alu$7726.C[19] O=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.spimemio.rd_addr[2] CO=$auto$alumacc.cc:474:replace_alu$7726.C[2] I0=$false I1=soc.spimemio.rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[3] I3=soc.spimemio.rd_addr[2] O=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7726.C[20] CO=$auto$alumacc.cc:474:replace_alu$7726.C[21] I0=$false I1=soc.spimemio.rd_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[22] I3=$auto$alumacc.cc:474:replace_alu$7726.C[20] O=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7726.C[21] CO=$abc$72829$auto$alumacc.cc:474:replace_alu$7726.C[22] I0=$false I1=soc.spimemio.rd_addr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[23] I3=$auto$alumacc.cc:474:replace_alu$7726.C[21] O=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7726.C[2] CO=$auto$alumacc.cc:474:replace_alu$7726.C[3] I0=$false I1=soc.spimemio.rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[4] I3=$auto$alumacc.cc:474:replace_alu$7726.C[2] O=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7726.C[3] CO=$auto$alumacc.cc:474:replace_alu$7726.C[4] I0=$false I1=soc.spimemio.rd_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[5] I3=$auto$alumacc.cc:474:replace_alu$7726.C[3] O=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7726.C[4] CO=$auto$alumacc.cc:474:replace_alu$7726.C[5] I0=$false I1=soc.spimemio.rd_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[6] I3=$auto$alumacc.cc:474:replace_alu$7726.C[4] O=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7726.C[5] CO=$auto$alumacc.cc:474:replace_alu$7726.C[6] I0=$false I1=soc.spimemio.rd_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[7] I3=$auto$alumacc.cc:474:replace_alu$7726.C[5] O=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7726.C[6] CO=$auto$alumacc.cc:474:replace_alu$7726.C[7] I0=$false I1=soc.spimemio.rd_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[8] I3=$auto$alumacc.cc:474:replace_alu$7726.C[6] O=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7726.C[7] CO=$auto$alumacc.cc:474:replace_alu$7726.C[8] I0=$false I1=soc.spimemio.rd_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[9] I3=$auto$alumacc.cc:474:replace_alu$7726.C[7] O=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7726.C[8] CO=$auto$alumacc.cc:474:replace_alu$7726.C[9] I0=$false I1=soc.spimemio.rd_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[10] I3=$auto$alumacc.cc:474:replace_alu$7726.C[8] O=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7726.C[9] CO=$auto$alumacc.cc:474:replace_alu$7726.C[10] I0=$false I1=soc.spimemio.rd_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[11] I3=$auto$alumacc.cc:474:replace_alu$7726.C[9] O=$abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_bitcnt[0] CO=$auto$alumacc.cc:474:replace_alu$7729.C[2] I0=soc.simpleuart.send_bitcnt[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_bitcnt[1] I2=$true I3=soc.simpleuart.send_bitcnt[0] O=$abc$72829$techmap\soc.simpleuart.$procmux$5801_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7729.C[2] CO=$auto$alumacc.cc:474:replace_alu$7729.C[3] I0=soc.simpleuart.send_bitcnt[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_bitcnt[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7729.C[2] O=$abc$72829$techmap\soc.simpleuart.$procmux$5801_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$abc$72829$techmap\soc.simpleuart.$procmux$5796_Y I1=soc.simpleuart.send_bitcnt[3] I2=$abc$72829$new_n5993_ I3=$auto$alumacc.cc:474:replace_alu$7729.C[3] O=$abc$72829$techmap\soc.simpleuart.$procmux$5807_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111110111
.gate SB_CARRY CI=soc.simpleuart.recv_state[0] CO=$auto$alumacc.cc:474:replace_alu$7732.C[2] I0=$false I1=soc.simpleuart.recv_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_state[1] I3=soc.simpleuart.recv_state[0] O=$abc$72829$techmap\soc.simpleuart.$add$simpleuart.v:99$171_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7732.C[2] CO=$auto$alumacc.cc:474:replace_alu$7732.C[3] I0=$false I1=soc.simpleuart.recv_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$57887[1]_new_ I1=$false I2=soc.simpleuart.recv_state[2] I3=$auto$alumacc.cc:474:replace_alu$7732.C[2] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5868.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16163_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_state[3] I3=$auto$alumacc.cc:474:replace_alu$7732.C[3] O=$abc$72829$techmap\soc.simpleuart.$add$simpleuart.v:99$171_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[10] CO=$auto$alumacc.cc:474:replace_alu$7735.C[11] I0=$false I1=soc.simpleuart.recv_divcnt[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[10] I3=$auto$alumacc.cc:474:replace_alu$7735.C[10] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[11] CO=$auto$alumacc.cc:474:replace_alu$7735.C[12] I0=$false I1=soc.simpleuart.recv_divcnt[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[11] I3=$auto$alumacc.cc:474:replace_alu$7735.C[11] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[12] CO=$auto$alumacc.cc:474:replace_alu$7735.C[13] I0=$false I1=soc.simpleuart.recv_divcnt[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[12] I3=$auto$alumacc.cc:474:replace_alu$7735.C[12] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[13] CO=$auto$alumacc.cc:474:replace_alu$7735.C[14] I0=$false I1=soc.simpleuart.recv_divcnt[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[13] I3=$auto$alumacc.cc:474:replace_alu$7735.C[13] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[14] CO=$auto$alumacc.cc:474:replace_alu$7735.C[15] I0=$false I1=soc.simpleuart.recv_divcnt[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[14] I3=$auto$alumacc.cc:474:replace_alu$7735.C[14] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[15] CO=$auto$alumacc.cc:474:replace_alu$7735.C[16] I0=$false I1=soc.simpleuart.recv_divcnt[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[15] I3=$auto$alumacc.cc:474:replace_alu$7735.C[15] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[16] CO=$auto$alumacc.cc:474:replace_alu$7735.C[17] I0=$false I1=soc.simpleuart.recv_divcnt[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[16] I3=$auto$alumacc.cc:474:replace_alu$7735.C[16] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[17] CO=$auto$alumacc.cc:474:replace_alu$7735.C[18] I0=$false I1=soc.simpleuart.recv_divcnt[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[17] I3=$auto$alumacc.cc:474:replace_alu$7735.C[17] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[18] CO=$auto$alumacc.cc:474:replace_alu$7735.C[19] I0=$false I1=soc.simpleuart.recv_divcnt[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[18] I3=$auto$alumacc.cc:474:replace_alu$7735.C[18] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[19] CO=$auto$alumacc.cc:474:replace_alu$7735.C[20] I0=$false I1=soc.simpleuart.recv_divcnt[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[19] I3=$auto$alumacc.cc:474:replace_alu$7735.C[19] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt[0] CO=$auto$alumacc.cc:474:replace_alu$7735.C[2] I0=$false I1=soc.simpleuart.recv_divcnt[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[1] I3=soc.simpleuart.recv_divcnt[0] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[20] CO=$auto$alumacc.cc:474:replace_alu$7735.C[21] I0=$false I1=soc.simpleuart.recv_divcnt[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[20] I3=$auto$alumacc.cc:474:replace_alu$7735.C[20] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[21] CO=$auto$alumacc.cc:474:replace_alu$7735.C[22] I0=$false I1=soc.simpleuart.recv_divcnt[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[21] I3=$auto$alumacc.cc:474:replace_alu$7735.C[21] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[22] CO=$auto$alumacc.cc:474:replace_alu$7735.C[23] I0=$false I1=soc.simpleuart.recv_divcnt[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[22] I3=$auto$alumacc.cc:474:replace_alu$7735.C[22] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[23] CO=$auto$alumacc.cc:474:replace_alu$7735.C[24] I0=$false I1=soc.simpleuart.recv_divcnt[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[23] I3=$auto$alumacc.cc:474:replace_alu$7735.C[23] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[24] CO=$auto$alumacc.cc:474:replace_alu$7735.C[25] I0=$false I1=soc.simpleuart.recv_divcnt[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[24] I3=$auto$alumacc.cc:474:replace_alu$7735.C[24] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[25] CO=$auto$alumacc.cc:474:replace_alu$7735.C[26] I0=$false I1=soc.simpleuart.recv_divcnt[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[25] I3=$auto$alumacc.cc:474:replace_alu$7735.C[25] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[26] CO=$auto$alumacc.cc:474:replace_alu$7735.C[27] I0=$false I1=soc.simpleuart.recv_divcnt[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[26] I3=$auto$alumacc.cc:474:replace_alu$7735.C[26] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[27] CO=$auto$alumacc.cc:474:replace_alu$7735.C[28] I0=$false I1=soc.simpleuart.recv_divcnt[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[27] I3=$auto$alumacc.cc:474:replace_alu$7735.C[27] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[28] CO=$auto$alumacc.cc:474:replace_alu$7735.C[29] I0=$false I1=soc.simpleuart.recv_divcnt[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[28] I3=$auto$alumacc.cc:474:replace_alu$7735.C[28] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[29] CO=$auto$alumacc.cc:474:replace_alu$7735.C[30] I0=$false I1=soc.simpleuart.recv_divcnt[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[29] I3=$auto$alumacc.cc:474:replace_alu$7735.C[29] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[2] CO=$auto$alumacc.cc:474:replace_alu$7735.C[3] I0=$false I1=soc.simpleuart.recv_divcnt[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[2] I3=$auto$alumacc.cc:474:replace_alu$7735.C[2] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[30] CO=$auto$alumacc.cc:474:replace_alu$7735.C[31] I0=$false I1=soc.simpleuart.recv_divcnt[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[30] I3=$auto$alumacc.cc:474:replace_alu$7735.C[30] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n8732_ I2=soc.simpleuart.recv_divcnt[31] I3=$auto$alumacc.cc:474:replace_alu$7735.C[31] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001100110000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[3] CO=$auto$alumacc.cc:474:replace_alu$7735.C[4] I0=$false I1=soc.simpleuart.recv_divcnt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[3] I3=$auto$alumacc.cc:474:replace_alu$7735.C[3] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[4] CO=$auto$alumacc.cc:474:replace_alu$7735.C[5] I0=$false I1=soc.simpleuart.recv_divcnt[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[4] I3=$auto$alumacc.cc:474:replace_alu$7735.C[4] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[5] CO=$auto$alumacc.cc:474:replace_alu$7735.C[6] I0=$false I1=soc.simpleuart.recv_divcnt[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[5] I3=$auto$alumacc.cc:474:replace_alu$7735.C[5] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[6] CO=$auto$alumacc.cc:474:replace_alu$7735.C[7] I0=$false I1=soc.simpleuart.recv_divcnt[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[6] I3=$auto$alumacc.cc:474:replace_alu$7735.C[6] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[7] CO=$auto$alumacc.cc:474:replace_alu$7735.C[8] I0=$false I1=soc.simpleuart.recv_divcnt[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[7] I3=$auto$alumacc.cc:474:replace_alu$7735.C[7] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[8] CO=$auto$alumacc.cc:474:replace_alu$7735.C[9] I0=$false I1=soc.simpleuart.recv_divcnt[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[8] I3=$auto$alumacc.cc:474:replace_alu$7735.C[8] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7735.C[9] CO=$auto$alumacc.cc:474:replace_alu$7735.C[10] I0=$false I1=soc.simpleuart.recv_divcnt[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n8732_ I1=$false I2=soc.simpleuart.recv_divcnt[9] I3=$auto$alumacc.cc:474:replace_alu$7735.C[9] O=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[10] CO=$auto$alumacc.cc:474:replace_alu$7738.C[11] I0=$false I1=soc.simpleuart.send_divcnt[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[10] I3=$auto$alumacc.cc:474:replace_alu$7738.C[10] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[11] CO=$auto$alumacc.cc:474:replace_alu$7738.C[12] I0=$false I1=soc.simpleuart.send_divcnt[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[11] I3=$auto$alumacc.cc:474:replace_alu$7738.C[11] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[12] CO=$auto$alumacc.cc:474:replace_alu$7738.C[13] I0=$false I1=soc.simpleuart.send_divcnt[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[12] I3=$auto$alumacc.cc:474:replace_alu$7738.C[12] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[13] CO=$auto$alumacc.cc:474:replace_alu$7738.C[14] I0=$false I1=soc.simpleuart.send_divcnt[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[13] I3=$auto$alumacc.cc:474:replace_alu$7738.C[13] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[14] CO=$auto$alumacc.cc:474:replace_alu$7738.C[15] I0=$false I1=soc.simpleuart.send_divcnt[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[14] I3=$auto$alumacc.cc:474:replace_alu$7738.C[14] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[15] CO=$auto$alumacc.cc:474:replace_alu$7738.C[16] I0=$false I1=soc.simpleuart.send_divcnt[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[15] I3=$auto$alumacc.cc:474:replace_alu$7738.C[15] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[16] CO=$auto$alumacc.cc:474:replace_alu$7738.C[17] I0=$false I1=soc.simpleuart.send_divcnt[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[16] I3=$auto$alumacc.cc:474:replace_alu$7738.C[16] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[17] CO=$auto$alumacc.cc:474:replace_alu$7738.C[18] I0=$false I1=soc.simpleuart.send_divcnt[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[17] I3=$auto$alumacc.cc:474:replace_alu$7738.C[17] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[18] CO=$auto$alumacc.cc:474:replace_alu$7738.C[19] I0=$false I1=soc.simpleuart.send_divcnt[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[18] I3=$auto$alumacc.cc:474:replace_alu$7738.C[18] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[19] CO=$auto$alumacc.cc:474:replace_alu$7738.C[20] I0=$false I1=soc.simpleuart.send_divcnt[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[19] I3=$auto$alumacc.cc:474:replace_alu$7738.C[19] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=soc.simpleuart.send_divcnt[0] CO=$auto$alumacc.cc:474:replace_alu$7738.C[2] I0=$false I1=soc.simpleuart.send_divcnt[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[1] I3=soc.simpleuart.send_divcnt[0] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[20] CO=$auto$alumacc.cc:474:replace_alu$7738.C[21] I0=$false I1=soc.simpleuart.send_divcnt[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[20] I3=$auto$alumacc.cc:474:replace_alu$7738.C[20] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[21] CO=$auto$alumacc.cc:474:replace_alu$7738.C[22] I0=$false I1=soc.simpleuart.send_divcnt[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[21] I3=$auto$alumacc.cc:474:replace_alu$7738.C[21] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[22] CO=$auto$alumacc.cc:474:replace_alu$7738.C[23] I0=$false I1=soc.simpleuart.send_divcnt[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[22] I3=$auto$alumacc.cc:474:replace_alu$7738.C[22] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[23] CO=$auto$alumacc.cc:474:replace_alu$7738.C[24] I0=$false I1=soc.simpleuart.send_divcnt[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[23] I3=$auto$alumacc.cc:474:replace_alu$7738.C[23] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[24] CO=$auto$alumacc.cc:474:replace_alu$7738.C[25] I0=$false I1=soc.simpleuart.send_divcnt[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[24] I3=$auto$alumacc.cc:474:replace_alu$7738.C[24] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[25] CO=$auto$alumacc.cc:474:replace_alu$7738.C[26] I0=$false I1=soc.simpleuart.send_divcnt[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[25] I3=$auto$alumacc.cc:474:replace_alu$7738.C[25] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[26] CO=$auto$alumacc.cc:474:replace_alu$7738.C[27] I0=$false I1=soc.simpleuart.send_divcnt[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[26] I3=$auto$alumacc.cc:474:replace_alu$7738.C[26] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[27] CO=$auto$alumacc.cc:474:replace_alu$7738.C[28] I0=$false I1=soc.simpleuart.send_divcnt[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[27] I3=$auto$alumacc.cc:474:replace_alu$7738.C[27] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[28] CO=$auto$alumacc.cc:474:replace_alu$7738.C[29] I0=$false I1=soc.simpleuart.send_divcnt[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[28] I3=$auto$alumacc.cc:474:replace_alu$7738.C[28] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[29] CO=$auto$alumacc.cc:474:replace_alu$7738.C[30] I0=$false I1=soc.simpleuart.send_divcnt[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[29] I3=$auto$alumacc.cc:474:replace_alu$7738.C[29] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[2] CO=$auto$alumacc.cc:474:replace_alu$7738.C[3] I0=$false I1=soc.simpleuart.send_divcnt[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[2] I3=$auto$alumacc.cc:474:replace_alu$7738.C[2] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[30] CO=$auto$alumacc.cc:474:replace_alu$7738.C[31] I0=$false I1=soc.simpleuart.send_divcnt[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[30] I3=$auto$alumacc.cc:474:replace_alu$7738.C[30] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=$false I1=$abc$72829$new_n5992_ I2=soc.simpleuart.send_divcnt[31] I3=$auto$alumacc.cc:474:replace_alu$7738.C[31] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110011000000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[3] CO=$auto$alumacc.cc:474:replace_alu$7738.C[4] I0=$false I1=soc.simpleuart.send_divcnt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[3] I3=$auto$alumacc.cc:474:replace_alu$7738.C[3] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[4] CO=$auto$alumacc.cc:474:replace_alu$7738.C[5] I0=$false I1=soc.simpleuart.send_divcnt[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[4] I3=$auto$alumacc.cc:474:replace_alu$7738.C[4] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[5] CO=$auto$alumacc.cc:474:replace_alu$7738.C[6] I0=$false I1=soc.simpleuart.send_divcnt[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[5] I3=$auto$alumacc.cc:474:replace_alu$7738.C[5] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[6] CO=$auto$alumacc.cc:474:replace_alu$7738.C[7] I0=$false I1=soc.simpleuart.send_divcnt[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[6] I3=$auto$alumacc.cc:474:replace_alu$7738.C[6] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[7] CO=$auto$alumacc.cc:474:replace_alu$7738.C[8] I0=$false I1=soc.simpleuart.send_divcnt[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[7] I3=$auto$alumacc.cc:474:replace_alu$7738.C[7] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[8] CO=$auto$alumacc.cc:474:replace_alu$7738.C[9] I0=$false I1=soc.simpleuart.send_divcnt[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[8] I3=$auto$alumacc.cc:474:replace_alu$7738.C[8] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7738.C[9] CO=$auto$alumacc.cc:474:replace_alu$7738.C[10] I0=$false I1=soc.simpleuart.send_divcnt[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$72829$new_n5992_ I1=$false I2=soc.simpleuart.send_divcnt[9] I3=$auto$alumacc.cc:474:replace_alu$7738.C[9] O=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=soc.cpu.pcpi_mul.mul_counter[0] CO=$auto$alumacc.cc:474:replace_alu$7741.C[2] I0=soc.cpu.pcpi_mul.mul_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[1] I2=$true I3=soc.cpu.pcpi_mul.mul_counter[0] O=$auto$wreduce.cc:454:run$7258[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[2] CO=$auto$alumacc.cc:474:replace_alu$7741.C[3] I0=soc.cpu.pcpi_mul.mul_counter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7741.C[2] O=$auto$wreduce.cc:454:run$7258[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[3] CO=$auto$alumacc.cc:474:replace_alu$7741.C[4] I0=soc.cpu.pcpi_mul.mul_counter[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7741.C[3] O=$auto$wreduce.cc:454:run$7258[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[4] CO=$auto$alumacc.cc:474:replace_alu$7741.C[5] I0=soc.cpu.pcpi_mul.mul_counter[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7741.C[4] O=$auto$wreduce.cc:454:run$7258[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7741.C[5] CO=$auto$alumacc.cc:474:replace_alu$7741.C[6] I0=soc.cpu.pcpi_mul.mul_counter[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7741.C[5] O=$abc$72829$auto$wreduce.cc:454:run$7258[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7741.C[6] O=$auto$wreduce.cc:454:run$7258[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$14280.C[2] I0=$abc$72829$auto$maccmap.cc:111:fulladd$14277[1] I1=$abc$72829$auto$maccmap.cc:112:fulladd$14278[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$14277[1] I2=$abc$72829$auto$maccmap.cc:112:fulladd$14278[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$14280.C[2] CO=$auto$maccmap.cc:240:synth$14280.C[3] I0=$abc$72829$auto$maccmap.cc:111:fulladd$14277[2] I1=$abc$72829$auto$maccmap.cc:112:fulladd$14278[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$14277[2] I2=$abc$72829$auto$maccmap.cc:112:fulladd$14278[1] I3=$auto$maccmap.cc:240:synth$14280.C[2] O=soc.cpu.pcpi_mul.next_rd[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$14280.C[3] CO=$auto$maccmap.cc:240:synth$14280.C[4] I0=$abc$72829$auto$maccmap.cc:111:fulladd$14277[3] I1=$abc$72829$auto$maccmap.cc:112:fulladd$14278[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$14277[3] I2=$abc$72829$auto$maccmap.cc:112:fulladd$14278[2] I3=$auto$maccmap.cc:240:synth$14280.C[3] O=soc.cpu.pcpi_mul.next_rd[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$maccmap.cc:112:fulladd$14278[3] I3=$auto$maccmap.cc:240:synth$14280.C[4] O=soc.cpu.pcpi_mul.next_rdt[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$25987.C[2] I0=$abc$72829$auto$maccmap.cc:111:fulladd$25984[1] I1=$abc$72829$auto$maccmap.cc:112:fulladd$25985[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$25984[1] I2=$abc$72829$auto$maccmap.cc:112:fulladd$25985[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$25987.C[2] CO=$auto$maccmap.cc:240:synth$25987.C[3] I0=$abc$72829$auto$maccmap.cc:111:fulladd$25984[2] I1=$abc$72829$auto$maccmap.cc:112:fulladd$25985[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$25984[2] I2=$abc$72829$auto$maccmap.cc:112:fulladd$25985[1] I3=$auto$maccmap.cc:240:synth$25987.C[2] O=soc.cpu.pcpi_mul.next_rd[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$25987.C[3] CO=$auto$maccmap.cc:240:synth$25987.C[4] I0=$abc$72829$auto$maccmap.cc:111:fulladd$25984[3] I1=$abc$72829$auto$maccmap.cc:112:fulladd$25985[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$25984[3] I2=$abc$72829$auto$maccmap.cc:112:fulladd$25985[2] I3=$auto$maccmap.cc:240:synth$25987.C[3] O=soc.cpu.pcpi_mul.next_rd[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$maccmap.cc:112:fulladd$25985[3] I3=$auto$maccmap.cc:240:synth$25987.C[4] O=soc.cpu.pcpi_mul.next_rdt[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$25994.C[2] I0=$abc$72829$auto$maccmap.cc:111:fulladd$25991[1] I1=$abc$72829$auto$maccmap.cc:112:fulladd$25992[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$25991[1] I2=$abc$72829$auto$maccmap.cc:112:fulladd$25992[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$25994.C[2] CO=$auto$maccmap.cc:240:synth$25994.C[3] I0=$abc$72829$auto$maccmap.cc:111:fulladd$25991[2] I1=$abc$72829$auto$maccmap.cc:112:fulladd$25992[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$25991[2] I2=$abc$72829$auto$maccmap.cc:112:fulladd$25992[1] I3=$auto$maccmap.cc:240:synth$25994.C[2] O=soc.cpu.pcpi_mul.next_rd[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$25994.C[3] CO=$auto$maccmap.cc:240:synth$25994.C[4] I0=$abc$72829$auto$maccmap.cc:111:fulladd$25991[3] I1=$abc$72829$auto$maccmap.cc:112:fulladd$25992[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$25991[3] I2=$abc$72829$auto$maccmap.cc:112:fulladd$25992[2] I3=$auto$maccmap.cc:240:synth$25994.C[3] O=soc.cpu.pcpi_mul.next_rd[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$maccmap.cc:112:fulladd$25992[3] I3=$auto$maccmap.cc:240:synth$25994.C[4] O=soc.cpu.pcpi_mul.next_rdt[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$26023.C[2] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26020[1] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26021[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26020[1] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26021[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26023.C[2] CO=$auto$maccmap.cc:240:synth$26023.C[3] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26020[2] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26021[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26020[2] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26021[1] I3=$auto$maccmap.cc:240:synth$26023.C[2] O=soc.cpu.pcpi_mul.next_rd[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26023.C[3] CO=$auto$maccmap.cc:240:synth$26023.C[4] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26020[3] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26021[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26020[3] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26021[2] I3=$auto$maccmap.cc:240:synth$26023.C[3] O=soc.cpu.pcpi_mul.next_rd[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$maccmap.cc:112:fulladd$26021[3] I3=$auto$maccmap.cc:240:synth$26023.C[4] O=soc.cpu.pcpi_mul.next_rdt[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$26030.C[2] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26027[1] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26028[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26027[1] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26028[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26030.C[2] CO=$auto$maccmap.cc:240:synth$26030.C[3] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26027[2] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26028[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26027[2] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26028[1] I3=$auto$maccmap.cc:240:synth$26030.C[2] O=soc.cpu.pcpi_mul.next_rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26030.C[3] CO=$auto$maccmap.cc:240:synth$26030.C[4] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26027[3] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26028[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26027[3] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26028[2] I3=$auto$maccmap.cc:240:synth$26030.C[3] O=soc.cpu.pcpi_mul.next_rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$maccmap.cc:112:fulladd$26028[3] I3=$auto$maccmap.cc:240:synth$26030.C[4] O=soc.cpu.pcpi_mul.next_rdt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$26038.C[2] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26035[1] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26036[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26035[1] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26036[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26038.C[2] CO=$auto$maccmap.cc:240:synth$26038.C[3] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26035[2] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26036[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26035[2] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26036[1] I3=$auto$maccmap.cc:240:synth$26038.C[2] O=soc.cpu.pcpi_mul.next_rd[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26038.C[3] CO=$auto$maccmap.cc:240:synth$26038.C[4] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26035[3] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26036[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26035[3] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26036[2] I3=$auto$maccmap.cc:240:synth$26038.C[3] O=soc.cpu.pcpi_mul.next_rd[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$maccmap.cc:112:fulladd$26036[3] I3=$auto$maccmap.cc:240:synth$26038.C[4] O=soc.cpu.pcpi_mul.next_rdt[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$26045.C[2] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26042[1] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26043[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26042[1] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26043[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26045.C[2] CO=$auto$maccmap.cc:240:synth$26045.C[3] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26042[2] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26043[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26042[2] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26043[1] I3=$auto$maccmap.cc:240:synth$26045.C[2] O=soc.cpu.pcpi_mul.next_rd[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26042[3] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26043[2] I3=$auto$maccmap.cc:240:synth$26045.C[3] O=soc.cpu.pcpi_mul.next_rd[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$26052.C[2] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26049[1] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26050[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26049[1] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26050[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26052.C[2] CO=$auto$maccmap.cc:240:synth$26052.C[3] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26049[2] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26050[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26049[2] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26050[1] I3=$auto$maccmap.cc:240:synth$26052.C[2] O=soc.cpu.pcpi_mul.next_rd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26052.C[3] CO=$auto$maccmap.cc:240:synth$26052.C[4] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26049[3] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26050[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26049[3] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26050[2] I3=$auto$maccmap.cc:240:synth$26052.C[3] O=soc.cpu.pcpi_mul.next_rd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$maccmap.cc:112:fulladd$26050[3] I3=$auto$maccmap.cc:240:synth$26052.C[4] O=soc.cpu.pcpi_mul.next_rdt[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$26060.C[2] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26057[1] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26058[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26057[1] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26058[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26060.C[2] CO=$auto$maccmap.cc:240:synth$26060.C[3] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26057[2] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26058[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26057[2] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26058[1] I3=$auto$maccmap.cc:240:synth$26060.C[2] O=soc.cpu.pcpi_mul.next_rd[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26060.C[3] CO=$auto$maccmap.cc:240:synth$26060.C[4] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26057[3] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26058[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26057[3] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26058[2] I3=$auto$maccmap.cc:240:synth$26060.C[3] O=soc.cpu.pcpi_mul.next_rd[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$maccmap.cc:112:fulladd$26058[3] I3=$auto$maccmap.cc:240:synth$26060.C[4] O=soc.cpu.pcpi_mul.next_rdt[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$26085.C[2] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26082[1] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26083[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26082[1] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26083[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26085.C[2] CO=$auto$maccmap.cc:240:synth$26085.C[3] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26082[2] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26083[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26082[2] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26083[1] I3=$auto$maccmap.cc:240:synth$26085.C[2] O=soc.cpu.pcpi_mul.next_rd[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26085.C[3] CO=$auto$maccmap.cc:240:synth$26085.C[4] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26082[3] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26083[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26082[3] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26083[2] I3=$auto$maccmap.cc:240:synth$26085.C[3] O=soc.cpu.pcpi_mul.next_rd[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$maccmap.cc:112:fulladd$26083[3] I3=$auto$maccmap.cc:240:synth$26085.C[4] O=soc.cpu.pcpi_mul.next_rdt[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$26092.C[2] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26089[1] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26090[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26089[1] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26090[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26092.C[2] CO=$auto$maccmap.cc:240:synth$26092.C[3] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26089[2] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26090[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26089[2] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26090[1] I3=$auto$maccmap.cc:240:synth$26092.C[2] O=soc.cpu.pcpi_mul.next_rd[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26092.C[3] CO=$auto$maccmap.cc:240:synth$26092.C[4] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26089[3] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26090[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26089[3] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26090[2] I3=$auto$maccmap.cc:240:synth$26092.C[3] O=soc.cpu.pcpi_mul.next_rd[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$maccmap.cc:112:fulladd$26090[3] I3=$auto$maccmap.cc:240:synth$26092.C[4] O=soc.cpu.pcpi_mul.next_rdt[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$26100.C[2] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26097[1] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26098[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26097[1] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26098[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26100.C[2] CO=$auto$maccmap.cc:240:synth$26100.C[3] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26097[2] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26098[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26097[2] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26098[1] I3=$auto$maccmap.cc:240:synth$26100.C[2] O=soc.cpu.pcpi_mul.next_rd[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26100.C[3] CO=$auto$maccmap.cc:240:synth$26100.C[4] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26097[3] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26098[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26097[3] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26098[2] I3=$auto$maccmap.cc:240:synth$26100.C[3] O=soc.cpu.pcpi_mul.next_rd[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$maccmap.cc:112:fulladd$26098[3] I3=$auto$maccmap.cc:240:synth$26100.C[4] O=soc.cpu.pcpi_mul.next_rdt[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$26127.C[2] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26124[1] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26125[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26124[1] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26125[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26127.C[2] CO=$auto$maccmap.cc:240:synth$26127.C[3] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26124[2] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26125[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26124[2] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26125[1] I3=$auto$maccmap.cc:240:synth$26127.C[2] O=soc.cpu.pcpi_mul.next_rd[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26127.C[3] CO=$auto$maccmap.cc:240:synth$26127.C[4] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26124[3] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26125[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26124[3] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26125[2] I3=$auto$maccmap.cc:240:synth$26127.C[3] O=soc.cpu.pcpi_mul.next_rd[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$maccmap.cc:112:fulladd$26125[3] I3=$auto$maccmap.cc:240:synth$26127.C[4] O=soc.cpu.pcpi_mul.next_rdt[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$26134.C[2] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26131[1] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26132[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26131[1] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26132[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26134.C[2] CO=$auto$maccmap.cc:240:synth$26134.C[3] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26131[2] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26132[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26131[2] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26132[1] I3=$auto$maccmap.cc:240:synth$26134.C[2] O=soc.cpu.pcpi_mul.next_rd[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26134.C[3] CO=$auto$maccmap.cc:240:synth$26134.C[4] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26131[3] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26132[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26131[3] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26132[2] I3=$auto$maccmap.cc:240:synth$26134.C[3] O=soc.cpu.pcpi_mul.next_rd[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$maccmap.cc:112:fulladd$26132[3] I3=$auto$maccmap.cc:240:synth$26134.C[4] O=soc.cpu.pcpi_mul.next_rdt[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$26142.C[2] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26139[1] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26140[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26139[1] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26140[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26142.C[2] CO=$auto$maccmap.cc:240:synth$26142.C[3] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26139[2] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26140[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26139[2] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26140[1] I3=$auto$maccmap.cc:240:synth$26142.C[2] O=soc.cpu.pcpi_mul.next_rd[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26142.C[3] CO=$auto$maccmap.cc:240:synth$26142.C[4] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26139[3] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26140[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26139[3] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26140[2] I3=$auto$maccmap.cc:240:synth$26142.C[3] O=soc.cpu.pcpi_mul.next_rd[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$maccmap.cc:112:fulladd$26140[3] I3=$auto$maccmap.cc:240:synth$26142.C[4] O=soc.cpu.pcpi_mul.next_rdt[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$26149.C[2] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26146[1] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26147[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26146[1] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26147[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26149.C[2] CO=$auto$maccmap.cc:240:synth$26149.C[3] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26146[2] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26147[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26146[2] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26147[1] I3=$auto$maccmap.cc:240:synth$26149.C[2] O=soc.cpu.pcpi_mul.next_rd[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$26149.C[3] CO=$auto$maccmap.cc:240:synth$26149.C[4] I0=$abc$72829$auto$maccmap.cc:111:fulladd$26146[3] I1=$abc$72829$auto$maccmap.cc:112:fulladd$26147[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$72829$auto$maccmap.cc:111:fulladd$26146[3] I2=$abc$72829$auto$maccmap.cc:112:fulladd$26147[2] I3=$auto$maccmap.cc:240:synth$26149.C[3] O=soc.cpu.pcpi_mul.next_rd[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$72829$auto$maccmap.cc:112:fulladd$26147[3] I3=$auto$maccmap.cc:240:synth$26149.C[4] O=soc.cpu.pcpi_mul.next_rdt[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFESS C=clk_16mhz D=$abc$72829$procmux$6820_Y E=resetn Q=iomem_ready S=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[0] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[0] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[1] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[2] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[3] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[4] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[5] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[6] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[7] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[8] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[8] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[9] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[9] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[10] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[10] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[11] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[11] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[12] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[12] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[13] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[13] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[14] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[14] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[15] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[15] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[16] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[16] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[17] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[17] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[18] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[18] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[19] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[19] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[20] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[20] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[21] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[21] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[22] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[22] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[23] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[23] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[24] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[24] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[25] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[25] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[26] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[26] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[27] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[27] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[28] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[28] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[29] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[29] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[30] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[30] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$procmux$6799_Y[31] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=iomem_rdata[31] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38904 Q=pwm_connectorIF[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38904 Q=pwm_connectorIF[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38904 Q=pwm_connectorIF[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38904 Q=pwm_connectorIF[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38904 Q=pwm_connectorIF[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38904 Q=pwm_connectorIF[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38904 Q=pwm_connectorIF[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38904 Q=pwm_connectorIF[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39168 Q=pwm_connectorIF[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39168 Q=pwm_connectorIF[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39168 Q=pwm_connectorIF[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39168 Q=pwm_connectorIF[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[12] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39168 Q=pwm_connectorIF[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[13] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39168 Q=pwm_connectorIF[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[14] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39168 Q=pwm_connectorIF[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[15] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39168 Q=pwm_connectorIF[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39432 Q=pwm_connectorIF[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39432 Q=pwm_connectorIF[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39432 Q=pwm_connectorIF[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39432 Q=pwm_connectorIF[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39432 Q=pwm_connectorIF[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39432 Q=pwm_connectorIF[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39432 Q=pwm_connectorIF[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[23] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39432 Q=pwm_connectorIF[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[24] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39696 Q=pwm_connectorIF[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[25] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39696 Q=pwm_connectorIF[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[26] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39696 Q=pwm_connectorIF[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[27] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39696 Q=pwm_connectorIF[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[28] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39696 Q=pwm_connectorIF[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[29] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39696 Q=pwm_connectorIF[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[30] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39696 Q=pwm_connectorIF[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39696 Q=pwm_connectorIF[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39960 Q=pwm_connectorIB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39960 Q=pwm_connectorIB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39960 Q=pwm_connectorIB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39960 Q=pwm_connectorIB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39960 Q=pwm_connectorIB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39960 Q=pwm_connectorIB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39960 Q=pwm_connectorIB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39960 Q=pwm_connectorIB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40224 Q=pwm_connectorIB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40224 Q=pwm_connectorIB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40224 Q=pwm_connectorIB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40224 Q=pwm_connectorIB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[12] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40224 Q=pwm_connectorIB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[13] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40224 Q=pwm_connectorIB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[14] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40224 Q=pwm_connectorIB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[15] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40224 Q=pwm_connectorIB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40488 Q=pwm_connectorIB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40488 Q=pwm_connectorIB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40488 Q=pwm_connectorIB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40488 Q=pwm_connectorIB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40488 Q=pwm_connectorIB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40488 Q=pwm_connectorIB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40488 Q=pwm_connectorIB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[23] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40488 Q=pwm_connectorIB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[24] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40752 Q=pwm_connectorIB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[25] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40752 Q=pwm_connectorIB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[26] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40752 Q=pwm_connectorIB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[27] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40752 Q=pwm_connectorIB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[28] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40752 Q=pwm_connectorIB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[29] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40752 Q=pwm_connectorIB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[30] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40752 Q=pwm_connectorIB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40752 Q=pwm_connectorIB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41016 Q=pwm_connectorDF[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41016 Q=pwm_connectorDF[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41016 Q=pwm_connectorDF[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41016 Q=pwm_connectorDF[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41016 Q=pwm_connectorDF[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41016 Q=pwm_connectorDF[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41016 Q=pwm_connectorDF[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41016 Q=pwm_connectorDF[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41280 Q=pwm_connectorDF[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41280 Q=pwm_connectorDF[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41280 Q=pwm_connectorDF[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41280 Q=pwm_connectorDF[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[12] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41280 Q=pwm_connectorDF[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[13] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41280 Q=pwm_connectorDF[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[14] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41280 Q=pwm_connectorDF[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[15] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41280 Q=pwm_connectorDF[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41544 Q=pwm_connectorDF[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41544 Q=pwm_connectorDF[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41544 Q=pwm_connectorDF[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41544 Q=pwm_connectorDF[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41544 Q=pwm_connectorDF[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41544 Q=pwm_connectorDF[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41544 Q=pwm_connectorDF[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[23] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41544 Q=pwm_connectorDF[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[24] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41808 Q=pwm_connectorDF[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[25] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41808 Q=pwm_connectorDF[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[26] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41808 Q=pwm_connectorDF[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[27] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41808 Q=pwm_connectorDF[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[28] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41808 Q=pwm_connectorDF[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[29] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41808 Q=pwm_connectorDF[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[30] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41808 Q=pwm_connectorDF[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41808 Q=pwm_connectorDF[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42072 Q=pwm_connectorDB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42072 Q=pwm_connectorDB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42072 Q=pwm_connectorDB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42072 Q=pwm_connectorDB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42072 Q=pwm_connectorDB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42072 Q=pwm_connectorDB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42072 Q=pwm_connectorDB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42072 Q=pwm_connectorDB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42336 Q=pwm_connectorDB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42336 Q=pwm_connectorDB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42336 Q=pwm_connectorDB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42336 Q=pwm_connectorDB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[12] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42336 Q=pwm_connectorDB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[13] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42336 Q=pwm_connectorDB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[14] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42336 Q=pwm_connectorDB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[15] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42336 Q=pwm_connectorDB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42600 Q=pwm_connectorDB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42600 Q=pwm_connectorDB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42600 Q=pwm_connectorDB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42600 Q=pwm_connectorDB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42600 Q=pwm_connectorDB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42600 Q=pwm_connectorDB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42600 Q=pwm_connectorDB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[23] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42600 Q=pwm_connectorDB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[24] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42864 Q=pwm_connectorDB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[25] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42864 Q=pwm_connectorDB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[26] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42864 Q=pwm_connectorDB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[27] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42864 Q=pwm_connectorDB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[28] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42864 Q=pwm_connectorDB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[29] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42864 Q=pwm_connectorDB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[30] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42864 Q=pwm_connectorDB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42864 Q=pwm_connectorDB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43128 Q=pin_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$simplemap.cc:168:logic_reduce$11764 E=resetn Q=writeEncoderI R=$abc$72829$auto$rtlil.cc:1981:NotGate$71289
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$simplemap.cc:168:logic_reduce$11764 E=resetn Q=writeEncoderD R=$abc$72829$auto$rtlil.cc:1981:NotGate$71291
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43173 Q=encoderDataI[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43173 Q=encoderDataI[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43173 Q=encoderDataI[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43173 Q=encoderDataI[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43173 Q=encoderDataI[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43173 Q=encoderDataI[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43173 Q=encoderDataI[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43173 Q=encoderDataI[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43437 Q=encoderDataI[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43437 Q=encoderDataI[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43437 Q=encoderDataI[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43437 Q=encoderDataI[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[12] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43437 Q=encoderDataI[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[13] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43437 Q=encoderDataI[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[14] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43437 Q=encoderDataI[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[15] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43437 Q=encoderDataI[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43701 Q=encoderDataI[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43701 Q=encoderDataI[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43701 Q=encoderDataI[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43701 Q=encoderDataI[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43701 Q=encoderDataI[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43701 Q=encoderDataI[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43701 Q=encoderDataI[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[23] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43701 Q=encoderDataI[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[24] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43965 Q=encoderDataI[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[25] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43965 Q=encoderDataI[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[26] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43965 Q=encoderDataI[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[27] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43965 Q=encoderDataI[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[28] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43965 Q=encoderDataI[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[29] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43965 Q=encoderDataI[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[30] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43965 Q=encoderDataI[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43965 Q=encoderDataI[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44229 Q=encoderDataD[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44229 Q=encoderDataD[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44229 Q=encoderDataD[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44229 Q=encoderDataD[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44229 Q=encoderDataD[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44229 Q=encoderDataD[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44229 Q=encoderDataD[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44229 Q=encoderDataD[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44493 Q=encoderDataD[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44493 Q=encoderDataD[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44493 Q=encoderDataD[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44493 Q=encoderDataD[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[12] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44493 Q=encoderDataD[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[13] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44493 Q=encoderDataD[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[14] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44493 Q=encoderDataD[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[15] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44493 Q=encoderDataD[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44757 Q=encoderDataD[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44757 Q=encoderDataD[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44757 Q=encoderDataD[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44757 Q=encoderDataD[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44757 Q=encoderDataD[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44757 Q=encoderDataD[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44757 Q=encoderDataD[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[23] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44757 Q=encoderDataD[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[24] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$45021 Q=encoderDataD[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[25] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$45021 Q=encoderDataD[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[26] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$45021 Q=encoderDataD[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[27] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$45021 Q=encoderDataD[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[28] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$45021 Q=encoderDataD[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[29] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$45021 Q=encoderDataD[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[30] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$45021 Q=encoderDataD[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$45021 Q=encoderDataD[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:131|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][0] Q=reset_cnt[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:69|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][1] Q=reset_cnt[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:69|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][2] Q=reset_cnt[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:69|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][3] Q=reset_cnt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:69|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][4] Q=reset_cnt[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:69|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][5] Q=reset_cnt[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:69|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmIF.$procmux$2711_Y[0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45258 Q=pwmIF.count_temp[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmIF.$procmux$2711_Y[1] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45258 Q=pwmIF.count_temp[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmIF.$procmux$2711_Y[2] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45258 Q=pwmIF.count_temp[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmIF.$procmux$2711_Y[3] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45258 Q=pwmIF.count_temp[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmIF.$procmux$2711_Y[4] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45258 Q=pwmIF.count_temp[4] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmIF.$procmux$2711_Y[5] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45258 Q=pwmIF.count_temp[5] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmIF.$procmux$2711_Y[6] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45258 Q=pwmIF.count_temp[6] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmIF.$procmux$2711_Y[7] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45258 Q=pwmIF.count_temp[7] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmIF.$procmux$2711_Y[8] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45258 Q=pwmIF.count_temp[8] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmIF.$procmux$2711_Y[9] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45258 Q=pwmIF.count_temp[9] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=clk_16mhz D=$abc$72829$techmap\pwmIF.$procmux$2724_Y Q=pwmIF.pwm_counter S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmIF.$procmux$2703_Y[0] Q=pwmIF.counterI[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmIF.$procmux$2703_Y[1] Q=pwmIF.counterI[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmIF.$procmux$2703_Y[2] Q=pwmIF.counterI[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmIF.$procmux$2703_Y[3] Q=pwmIF.counterI[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmIF.$procmux$2703_Y[4] Q=pwmIF.counterI[4] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmIF.$procmux$2703_Y[5] Q=pwmIF.counterI[5] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmIF.$procmux$2703_Y[6] Q=pwmIF.counterI[6] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmIF.$3\state[0:0] Q=pwmIF.state R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:232|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmIB.$procmux$2711_Y[0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45378 Q=pwmIB.count_temp[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmIB.$procmux$2711_Y[1] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45378 Q=pwmIB.count_temp[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmIB.$procmux$2711_Y[2] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45378 Q=pwmIB.count_temp[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmIB.$procmux$2711_Y[3] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45378 Q=pwmIB.count_temp[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmIB.$procmux$2711_Y[4] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45378 Q=pwmIB.count_temp[4] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmIB.$procmux$2711_Y[5] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45378 Q=pwmIB.count_temp[5] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmIB.$procmux$2711_Y[6] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45378 Q=pwmIB.count_temp[6] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmIB.$procmux$2711_Y[7] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45378 Q=pwmIB.count_temp[7] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmIB.$procmux$2711_Y[8] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45378 Q=pwmIB.count_temp[8] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmIB.$procmux$2711_Y[9] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45378 Q=pwmIB.count_temp[9] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=clk_16mhz D=$abc$72829$techmap\pwmIB.$procmux$2724_Y Q=pwmIB.pwm_counter S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmIB.$procmux$2703_Y[0] Q=pwmIB.counterI[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmIB.$procmux$2703_Y[1] Q=pwmIB.counterI[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmIB.$procmux$2703_Y[2] Q=pwmIB.counterI[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmIB.$procmux$2703_Y[3] Q=pwmIB.counterI[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmIB.$procmux$2703_Y[4] Q=pwmIB.counterI[4] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmIB.$procmux$2703_Y[5] Q=pwmIB.counterI[5] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmIB.$procmux$2703_Y[6] Q=pwmIB.counterI[6] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmIB.$3\state[0:0] Q=pwmIB.state R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:239|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$auto$fsm_map.cc:170:map_fsm$7756[0] Q=soc.cpu.cpu_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$auto$fsm_map.cc:170:map_fsm$7756[1] Q=soc.cpu.cpu_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$auto$fsm_map.cc:170:map_fsm$7756[2] Q=soc.cpu.cpu_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$auto$fsm_map.cc:170:map_fsm$7756[3] Q=soc.cpu.cpu_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$auto$fsm_map.cc:170:map_fsm$7756[4] Q=soc.cpu.cpu_state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$auto$fsm_map.cc:170:map_fsm$7756[5] Q=soc.cpu.cpu_state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmDF.$procmux$2711_Y[0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45498 Q=pwmDF.count_temp[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmDF.$procmux$2711_Y[1] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45498 Q=pwmDF.count_temp[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmDF.$procmux$2711_Y[2] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45498 Q=pwmDF.count_temp[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmDF.$procmux$2711_Y[3] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45498 Q=pwmDF.count_temp[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmDF.$procmux$2711_Y[4] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45498 Q=pwmDF.count_temp[4] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmDF.$procmux$2711_Y[5] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45498 Q=pwmDF.count_temp[5] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmDF.$procmux$2711_Y[6] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45498 Q=pwmDF.count_temp[6] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmDF.$procmux$2711_Y[7] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45498 Q=pwmDF.count_temp[7] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmDF.$procmux$2711_Y[8] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45498 Q=pwmDF.count_temp[8] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmDF.$procmux$2711_Y[9] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45498 Q=pwmDF.count_temp[9] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=clk_16mhz D=$abc$72829$techmap\pwmDF.$procmux$2724_Y Q=pwmDF.pwm_counter S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmDF.$procmux$2703_Y[0] Q=pwmDF.counterI[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmDF.$procmux$2703_Y[1] Q=pwmDF.counterI[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmDF.$procmux$2703_Y[2] Q=pwmDF.counterI[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmDF.$procmux$2703_Y[3] Q=pwmDF.counterI[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmDF.$procmux$2703_Y[4] Q=pwmDF.counterI[4] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmDF.$procmux$2703_Y[5] Q=pwmDF.counterI[5] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmDF.$procmux$2703_Y[6] Q=pwmDF.counterI[6] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmDF.$3\state[0:0] Q=pwmDF.state R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:246|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmDB.$procmux$2711_Y[0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45618 Q=pwmDB.count_temp[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmDB.$procmux$2711_Y[1] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45618 Q=pwmDB.count_temp[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmDB.$procmux$2711_Y[2] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45618 Q=pwmDB.count_temp[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmDB.$procmux$2711_Y[3] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45618 Q=pwmDB.count_temp[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmDB.$procmux$2711_Y[4] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45618 Q=pwmDB.count_temp[4] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmDB.$procmux$2711_Y[5] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45618 Q=pwmDB.count_temp[5] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmDB.$procmux$2711_Y[6] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45618 Q=pwmDB.count_temp[6] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmDB.$procmux$2711_Y[7] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45618 Q=pwmDB.count_temp[7] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmDB.$procmux$2711_Y[8] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45618 Q=pwmDB.count_temp[8] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\pwmDB.$procmux$2711_Y[9] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45618 Q=pwmDB.count_temp[9] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=clk_16mhz D=$abc$72829$techmap\pwmDB.$procmux$2724_Y Q=pwmDB.pwm_counter S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmDB.$procmux$2703_Y[0] Q=pwmDB.counterI[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmDB.$procmux$2703_Y[1] Q=pwmDB.counterI[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmDB.$procmux$2703_Y[2] Q=pwmDB.counterI[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmDB.$procmux$2703_Y[3] Q=pwmDB.counterI[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmDB.$procmux$2703_Y[4] Q=pwmDB.counterI[4] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmDB.$procmux$2703_Y[5] Q=pwmDB.counterI[5] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmDB.$procmux$2703_Y[6] Q=pwmDB.counterI[6] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\pwmDB.$3\state[0:0] Q=pwmDB.state R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:253|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=pinEncoderIF E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45738 Q=encoderL.pinEncoderFPrev
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2670_Y[0] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$45775 Q=encoderL.encoderCounter[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2670_Y[1] Q=encoderL.encoderCounter[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2670_Y[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$45775 Q=encoderL.encoderCounter[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2670_Y[3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$45775 Q=encoderL.encoderCounter[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[0] Q=encoderL.encoderCount[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[1] Q=encoderL.encoderCount[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[2] Q=encoderL.encoderCount[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[3] Q=encoderL.encoderCount[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[4] Q=encoderL.encoderCount[4] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[5] Q=encoderL.encoderCount[5] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[6] Q=encoderL.encoderCount[6] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[7] Q=encoderL.encoderCount[7] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[8] Q=encoderL.encoderCount[8] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[9] Q=encoderL.encoderCount[9] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[10] Q=encoderL.encoderCount[10] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[11] Q=encoderL.encoderCount[11] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[12] Q=encoderL.encoderCount[12] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[13] Q=encoderL.encoderCount[13] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[14] Q=encoderL.encoderCount[14] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[15] Q=encoderL.encoderCount[15] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[16] Q=encoderL.encoderCount[16] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[17] Q=encoderL.encoderCount[17] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[18] Q=encoderL.encoderCount[18] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[19] Q=encoderL.encoderCount[19] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[20] Q=encoderL.encoderCount[20] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[21] Q=encoderL.encoderCount[21] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[22] Q=encoderL.encoderCount[22] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[23] Q=encoderL.encoderCount[23] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[24] Q=encoderL.encoderCount[24] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[25] Q=encoderL.encoderCount[25] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[26] Q=encoderL.encoderCount[26] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[27] Q=encoderL.encoderCount[27] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[28] Q=encoderL.encoderCount[28] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[29] Q=encoderL.encoderCount[29] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[30] Q=encoderL.encoderCount[30] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderL.$procmux$2683_Y[31] Q=encoderL.encoderCount[31] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:260|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=pinEncoderDF E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45849 Q=encoderR.pinEncoderFPrev
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2670_Y[0] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$45886 Q=encoderR.encoderCounter[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2670_Y[1] Q=encoderR.encoderCounter[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2670_Y[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$45886 Q=encoderR.encoderCounter[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2670_Y[3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$45886 Q=encoderR.encoderCounter[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[0] Q=encoderR.encoderCount[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[1] Q=encoderR.encoderCount[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[2] Q=encoderR.encoderCount[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[3] Q=encoderR.encoderCount[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[4] Q=encoderR.encoderCount[4] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[5] Q=encoderR.encoderCount[5] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[6] Q=encoderR.encoderCount[6] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[7] Q=encoderR.encoderCount[7] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[8] Q=encoderR.encoderCount[8] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[9] Q=encoderR.encoderCount[9] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[10] Q=encoderR.encoderCount[10] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[11] Q=encoderR.encoderCount[11] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[12] Q=encoderR.encoderCount[12] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[13] Q=encoderR.encoderCount[13] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[14] Q=encoderR.encoderCount[14] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[15] Q=encoderR.encoderCount[15] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[16] Q=encoderR.encoderCount[16] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[17] Q=encoderR.encoderCount[17] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[18] Q=encoderR.encoderCount[18] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[19] Q=encoderR.encoderCount[19] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[20] Q=encoderR.encoderCount[20] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[21] Q=encoderR.encoderCount[21] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[22] Q=encoderR.encoderCount[22] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[23] Q=encoderR.encoderCount[23] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[24] Q=encoderR.encoderCount[24] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[25] Q=encoderR.encoderCount[25] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[26] Q=encoderR.encoderCount[26] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[27] Q=encoderR.encoderCount[27] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[28] Q=encoderR.encoderCount[28] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[29] Q=encoderR.encoderCount[29] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[30] Q=encoderR.encoderCount[30] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\encoderR.$procmux$2683_Y[31] Q=encoderR.encoderCount[31] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:270|encoder.v:20|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.$0\ram_ready[0:0] Q=soc.ram_ready
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:188|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=soc.cpu.cpuregs.wen Q=$abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15] R=$abc$72829$auto$simplemap.cc:256:simplemap_eqne$21977
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.$logic_and$picosoc.v:189$1219_Y Q=soc.cpu.last_mem_valid R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$5551_Y Q=soc.cpu.mem_la_firstword_reg R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[0] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[1] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[2] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[3] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[4] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[5] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[6] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][7] Q=soc.cpu.mem_rdata_q[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][8] Q=soc.cpu.mem_rdata_q[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][9] Q=soc.cpu.mem_rdata_q[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][10] Q=soc.cpu.mem_rdata_q[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][11] Q=soc.cpu.mem_rdata_q[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][12] Q=soc.cpu.mem_rdata_q[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][13] Q=soc.cpu.mem_rdata_q[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][14] Q=soc.cpu.mem_rdata_q[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][15] Q=soc.cpu.mem_rdata_q[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][16] Q=soc.cpu.mem_rdata_q[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][17] Q=soc.cpu.mem_rdata_q[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][18] Q=soc.cpu.mem_rdata_q[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][19] Q=soc.cpu.mem_rdata_q[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][20] Q=soc.cpu.mem_rdata_q[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][21] Q=soc.cpu.mem_rdata_q[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][22] Q=soc.cpu.mem_rdata_q[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][23] Q=soc.cpu.mem_rdata_q[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][24] Q=soc.cpu.mem_rdata_q[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][25] Q=soc.cpu.mem_rdata_q[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][26] Q=soc.cpu.mem_rdata_q[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][27] Q=soc.cpu.mem_rdata_q[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][28] Q=soc.cpu.mem_rdata_q[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][29] Q=soc.cpu.mem_rdata_q[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][30] Q=soc.cpu.mem_rdata_q[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_rdata_q[31:0][31] Q=soc.cpu.mem_rdata_q[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[16] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$46082 Q=soc.cpu.mem_16bit_buffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[17] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$46082 Q=soc.cpu.mem_16bit_buffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[18] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$46082 Q=soc.cpu.mem_16bit_buffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[19] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$46082 Q=soc.cpu.mem_16bit_buffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[20] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$46082 Q=soc.cpu.mem_16bit_buffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[21] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$46082 Q=soc.cpu.mem_16bit_buffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[22] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$46082 Q=soc.cpu.mem_16bit_buffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[23] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$46082 Q=soc.cpu.mem_16bit_buffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[24] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$46082 Q=soc.cpu.mem_16bit_buffer[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[25] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$46082 Q=soc.cpu.mem_16bit_buffer[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[26] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$46082 Q=soc.cpu.mem_16bit_buffer[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[27] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$46082 Q=soc.cpu.mem_16bit_buffer[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[28] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$46082 Q=soc.cpu.mem_16bit_buffer[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[29] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$46082 Q=soc.cpu.mem_16bit_buffer[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[30] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$46082 Q=soc.cpu.mem_16bit_buffer[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[31] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$46082 Q=soc.cpu.mem_16bit_buffer[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$5207_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47504 Q=soc.cpu.prefetched_high_word R=soc.cpu.clear_prefetched_high_word
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_la_read E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47532 Q=soc.cpu.mem_la_secondword R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$46004[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16523_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47554 Q=soc.cpu.mem_state[0] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$46004[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16524_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47554 Q=soc.cpu.mem_state[1] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$46004[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_wstrb[3:0][0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$46076 Q=soc.cpu.mem_wstrb[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_wstrb[3:0][1] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$46076 Q=soc.cpu.mem_wstrb[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_wstrb[3:0][2] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$46076 Q=soc.cpu.mem_wstrb[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\mem_wstrb[3:0][3] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$46076 Q=soc.cpu.mem_wstrb[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[0] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[8] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[9] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[10] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[11] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[12] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[13] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[14] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[15] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[16] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[17] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[18] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[19] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[20] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[21] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[22] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[23] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[24] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[25] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[26] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[27] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[28] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[29] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[30] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[31] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619 Q=soc.cpu.mem_wdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[8] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[9] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[10] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[11] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[12] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[13] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[14] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[15] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[16] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[17] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[18] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[19] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[20] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[21] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[22] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[23] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[24] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[25] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[26] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[27] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[28] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[29] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[30] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[31] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227 Q=soc.cpu.mem_addr[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$5283.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16346_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48838 Q=soc.cpu.mem_valid R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$46004[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4675_Y Q=soc.cpu.is_compare R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\is_alu_reg_reg[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.is_alu_reg_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\is_alu_reg_imm[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.is_alu_reg_imm
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4632_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48854 Q=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\is_sltiu_bltu_sltu[0:0] Q=soc.cpu.is_sltiu_bltu_sltu
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\is_slti_blt_slt[0:0] Q=soc.cpu.is_slti_blt_slt
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\is_sb_sh_sw[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.is_sb_sh_sw
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\is_slli_srli_srai[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.is_slli_srli_srai
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\is_lb_lh_lw_lbu_lhu[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.is_lb_lh_lw_lbu_lhu
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0] Q=soc.cpu.is_lui_auipc_jal
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=clk_16mhz D=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14785[1] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.compressed_instr S=$abc$72829$auto$rtlil.cc:1981:NotGate$71653
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][1] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][2] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][3] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][4] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][5] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][6] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][7] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][8] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][9] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][10] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][11] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[12] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][13] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][14] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][15] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][16] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][17] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][18] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][19] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_imm_uj[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16921_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16922_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[1] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16923_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[2] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16924_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[3] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16925_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[4] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16926_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[5] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16927_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[6] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16928_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[7] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16929_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[8] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16930_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[9] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16931_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[10] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16932_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[11] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16933_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[12] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16934_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[13] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16935_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[14] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16936_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[15] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16937_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[16] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16938_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[17] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16939_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[18] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16940_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[19] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16941_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[20] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16942_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[21] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16943_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[22] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16944_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[23] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16945_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[24] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16946_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[25] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16947_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[26] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16948_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[27] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16949_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[28] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16950_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[29] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16951_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[30] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4680.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16952_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.decoded_imm[31] R=$abc$72829$auto$rtlil.cc:1981:NotGate$71711
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0] Q=soc.cpu.decoded_rs2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1] Q=soc.cpu.decoded_rs2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2] Q=soc.cpu.decoded_rs2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3] Q=soc.cpu.decoded_rs2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4] Q=soc.cpu.decoded_rs2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$false E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_rs2[5] R=$abc$72829$auto$rtlil.cc:1981:NotGate$72317
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0] Q=soc.cpu.decoded_rs1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1] Q=soc.cpu.decoded_rs1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2] Q=soc.cpu.decoded_rs1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3] Q=soc.cpu.decoded_rs1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4] Q=soc.cpu.decoded_rs1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4444_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_rs1[5] R=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14788
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_rd[5:0][0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_rd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_rd[5:0][1] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_rd[5:0][2] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_rd[5:0][3] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoded_rd[5:0][4] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.decoded_rd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\instr_timer[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.instr_timer
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\instr_waitirq[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.instr_waitirq
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\instr_maskirq[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.instr_maskirq
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\instr_retirq[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.instr_retirq
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\instr_setq[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.instr_setq
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\instr_getq[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.instr_getq
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\instr_ecall_ebreak[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.instr_ecall_ebreak
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\instr_rdinstrh[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.instr_rdinstrh
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\instr_rdinstr[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.instr_rdinstr
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\instr_rdcycleh[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.instr_rdcycleh
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\instr_rdcycle[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.instr_rdcycle
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1058$2304_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391 Q=soc.cpu.instr_and R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1057$2300_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391 Q=soc.cpu.instr_or R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1056$2296_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391 Q=soc.cpu.instr_sra R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1055$2292_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391 Q=soc.cpu.instr_srl R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1054$2288_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391 Q=soc.cpu.instr_xor R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1053$2284_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391 Q=soc.cpu.instr_sltu R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1052$2280_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391 Q=soc.cpu.instr_slt R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1051$2276_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391 Q=soc.cpu.instr_sll R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1050$2272_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391 Q=soc.cpu.instr_sub R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1049$2268_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391 Q=soc.cpu.instr_add R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\instr_srai[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.instr_srai
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\instr_srli[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.instr_srli
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\instr_slli[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.instr_slli
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1043$2252_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391 Q=soc.cpu.instr_andi R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1042$2250_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391 Q=soc.cpu.instr_ori R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1041$2248_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391 Q=soc.cpu.instr_xori R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1040$2246_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391 Q=soc.cpu.instr_sltiu R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1039$2244_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391 Q=soc.cpu.instr_slti R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1038$2242_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391 Q=soc.cpu.instr_addi R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\instr_sw[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.instr_sw
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\instr_sh[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.instr_sh
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\instr_sb[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.instr_sb
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\instr_lhu[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.instr_lhu
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\instr_lbu[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.instr_lbu
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\instr_lw[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.instr_lw
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\instr_lh[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.instr_lh
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\instr_lb[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.instr_lb
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1026$2224_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391 Q=soc.cpu.instr_bgeu R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1025$2222_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391 Q=soc.cpu.instr_bltu R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1024$2220_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391 Q=soc.cpu.instr_bge R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1023$2218_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391 Q=soc.cpu.instr_blt R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1022$2216_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391 Q=soc.cpu.instr_bne R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1021$2214_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391 Q=soc.cpu.instr_beq R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\instr_jalr[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.instr_jalr
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\instr_jal[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.instr_jal
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\instr_auipc[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.instr_auipc
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\instr_lui[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842 Q=soc.cpu.instr_lui
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.pcpi_insn[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[1] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.pcpi_insn[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[2] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.pcpi_insn[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[3] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.pcpi_insn[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[4] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.pcpi_insn[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[5] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.pcpi_insn[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[6] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.pcpi_insn[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[12] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.pcpi_insn[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[13] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.pcpi_insn[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[14] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.pcpi_insn[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[25] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.pcpi_insn[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[26] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.pcpi_insn[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[27] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.pcpi_insn[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[28] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.pcpi_insn[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[29] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.pcpi_insn[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[30] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.pcpi_insn[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[31] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869 Q=soc.cpu.pcpi_insn[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0] Q=soc.cpu.clear_prefetched_high_word_q S=$abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1277$2432_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[0] Q=soc.cpu.alu_out_q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[1] Q=soc.cpu.alu_out_q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[2] Q=soc.cpu.alu_out_q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[3] Q=soc.cpu.alu_out_q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[4] Q=soc.cpu.alu_out_q[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[5] Q=soc.cpu.alu_out_q[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[6] Q=soc.cpu.alu_out_q[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[7] Q=soc.cpu.alu_out_q[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[8] Q=soc.cpu.alu_out_q[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[9] Q=soc.cpu.alu_out_q[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[10] Q=soc.cpu.alu_out_q[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[11] Q=soc.cpu.alu_out_q[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[12] Q=soc.cpu.alu_out_q[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[13] Q=soc.cpu.alu_out_q[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[14] Q=soc.cpu.alu_out_q[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[15] Q=soc.cpu.alu_out_q[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[16] Q=soc.cpu.alu_out_q[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[17] Q=soc.cpu.alu_out_q[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[18] Q=soc.cpu.alu_out_q[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[19] Q=soc.cpu.alu_out_q[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[20] Q=soc.cpu.alu_out_q[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[21] Q=soc.cpu.alu_out_q[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[22] Q=soc.cpu.alu_out_q[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[23] Q=soc.cpu.alu_out_q[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[24] Q=soc.cpu.alu_out_q[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[25] Q=soc.cpu.alu_out_q[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[26] Q=soc.cpu.alu_out_q[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[27] Q=soc.cpu.alu_out_q[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[28] Q=soc.cpu.alu_out_q[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[29] Q=soc.cpu.alu_out_q[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[30] Q=soc.cpu.alu_out_q[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[31] Q=soc.cpu.alu_out_q[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$3305_Y Q=soc.cpu.do_waitirq R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:1401$2470_Y Q=soc.cpu.pcpi_timeout R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=clk_16mhz D=$abc$72829$auto$simplemap.cc:309:simplemap_lut$70749[0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49781 Q=soc.cpu.pcpi_timeout_counter[0] S=$abc$72829$auto$rtlil.cc:1981:NotGate$71929
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7244[1] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49781 Q=soc.cpu.pcpi_timeout_counter[1] S=$abc$72829$auto$rtlil.cc:1981:NotGate$71929
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7244[2] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49781 Q=soc.cpu.pcpi_timeout_counter[2] S=$abc$72829$auto$rtlil.cc:1981:NotGate$71929
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7244[3] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49781 Q=soc.cpu.pcpi_timeout_counter[3] S=$abc$72829$auto$rtlil.cc:1981:NotGate$71929
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3552.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16114_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49817 Q=soc.cpu.latched_rd[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3552.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16115_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49817 Q=soc.cpu.latched_rd[1] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3552.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16116_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49817 Q=soc.cpu.latched_rd[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3552.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16117_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49817 Q=soc.cpu.latched_rd[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3552.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16118_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49817 Q=soc.cpu.latched_rd[4] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3552.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16119_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49817 Q=soc.cpu.latched_rd[5] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3578.$and$/usr/local/bin/../share/yosys/techmap.v:434$16330_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49871 Q=soc.cpu.latched_is_lb R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3591.$and$/usr/local/bin/../share/yosys/techmap.v:434$16330_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49871 Q=soc.cpu.latched_is_lh R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.compressed_instr E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$49916 Q=soc.cpu.latched_compr
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3649.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16346_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49817 Q=soc.cpu.latched_branch R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3685.$and$/usr/local/bin/../share/yosys/techmap.v:434$16330_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49931 Q=soc.cpu.latched_stalu R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3692.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19399_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49940 Q=soc.cpu.latched_store S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$49970 Q=soc.cpu.irq_state[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$3748_Y[1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$49970 Q=soc.cpu.irq_state[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$3316_Y Q=soc.cpu.decoder_pseudo_trigger R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\decoder_trigger[0:0] Q=soc.cpu.decoder_trigger
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$2\set_mem_do_wdata[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49999 Q=soc.cpu.mem_do_wdata R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$50008 Q=soc.cpu.mem_do_rdata R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4040_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50043 Q=soc.cpu.mem_do_rinst S=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$50019[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1551$2533_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50139 Q=soc.cpu.mem_do_prefetch R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$50001[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32652 E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50164 Q=soc.cpu.mem_wordsize[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$simplemap.cc:127:simplemap_reduce$32648 E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50164 Q=soc.cpu.mem_wordsize[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[0] Q=soc.cpu.timer[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[1] Q=soc.cpu.timer[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[2] Q=soc.cpu.timer[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[3] Q=soc.cpu.timer[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[4] Q=soc.cpu.timer[4] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[5] Q=soc.cpu.timer[5] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[6] Q=soc.cpu.timer[6] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[7] Q=soc.cpu.timer[7] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[8] Q=soc.cpu.timer[8] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[9] Q=soc.cpu.timer[9] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[10] Q=soc.cpu.timer[10] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[11] Q=soc.cpu.timer[11] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[12] Q=soc.cpu.timer[12] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[13] Q=soc.cpu.timer[13] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[14] Q=soc.cpu.timer[14] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[15] Q=soc.cpu.timer[15] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[16] Q=soc.cpu.timer[16] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[17] Q=soc.cpu.timer[17] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[18] Q=soc.cpu.timer[18] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[19] Q=soc.cpu.timer[19] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[20] Q=soc.cpu.timer[20] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[21] Q=soc.cpu.timer[21] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[22] Q=soc.cpu.timer[22] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[23] Q=soc.cpu.timer[23] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[24] Q=soc.cpu.timer[24] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[25] Q=soc.cpu.timer[25] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[26] Q=soc.cpu.timer[26] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[27] Q=soc.cpu.timer[27] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[28] Q=soc.cpu.timer[28] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[29] Q=soc.cpu.timer[29] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[30] Q=soc.cpu.timer[30] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4112_Y[31] Q=soc.cpu.timer[31] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][0] Q=soc.cpu.irq_pending[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$2798.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16329_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$50187 Q=soc.cpu.irq_pending[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$0\irq_pending[31:0][2] Q=soc.cpu.irq_pending[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[4] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[5] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[6] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[7] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][8] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[8] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][9] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[9] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][10] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[10] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][11] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[11] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][12] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[12] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][13] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[13] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][14] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[14] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][15] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[15] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][16] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[16] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][17] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[17] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][18] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[18] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][19] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[19] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][20] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[20] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][21] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[21] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][22] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[22] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][23] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[23] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][24] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[24] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][25] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[25] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][26] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[26] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][27] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[27] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][28] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[28] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][29] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[29] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][30] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[30] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$5\next_irq_pending[31:0][31] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220 Q=soc.cpu.irq_pending[31] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[0] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[0] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[1] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[2] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[3] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[4] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[5] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[6] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[7] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[8] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[8] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[9] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[9] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[10] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[10] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[11] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[11] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[12] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[12] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[13] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[13] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[14] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[14] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[15] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[15] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[16] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[16] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[17] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[17] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[18] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[18] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[19] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[19] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[20] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[20] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[21] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[21] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[22] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[22] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[23] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[23] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[24] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[24] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[25] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[25] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[26] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[26] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[27] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[27] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[28] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[28] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[29] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[29] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[30] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[30] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[31] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945 Q=soc.cpu.irq_mask[31] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4149.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16332_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$51724 Q=soc.cpu.irq_active R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.irq_active E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.irq_delay R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[0] Q=soc.cpu.reg_out[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[1] Q=soc.cpu.reg_out[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[2] Q=soc.cpu.reg_out[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[3] Q=soc.cpu.reg_out[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[4] Q=soc.cpu.reg_out[4] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[5] Q=soc.cpu.reg_out[5] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[6] Q=soc.cpu.reg_out[6] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[7] Q=soc.cpu.reg_out[7] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[8] Q=soc.cpu.reg_out[8] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[9] Q=soc.cpu.reg_out[9] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[10] Q=soc.cpu.reg_out[10] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[11] Q=soc.cpu.reg_out[11] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[12] Q=soc.cpu.reg_out[12] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[13] Q=soc.cpu.reg_out[13] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[14] Q=soc.cpu.reg_out[14] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[15] Q=soc.cpu.reg_out[15] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[16] Q=soc.cpu.reg_out[16] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[17] Q=soc.cpu.reg_out[17] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[18] Q=soc.cpu.reg_out[18] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[19] Q=soc.cpu.reg_out[19] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[20] Q=soc.cpu.reg_out[20] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[21] Q=soc.cpu.reg_out[21] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[22] Q=soc.cpu.reg_out[22] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[23] Q=soc.cpu.reg_out[23] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[24] Q=soc.cpu.reg_out[24] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[25] Q=soc.cpu.reg_out[25] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[26] Q=soc.cpu.reg_out[26] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[27] Q=soc.cpu.reg_out[27] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[28] Q=soc.cpu.reg_out[28] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[29] Q=soc.cpu.reg_out[29] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[30] Q=soc.cpu.reg_out[30] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[31] Q=soc.cpu.reg_out[31] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[0] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[8] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[9] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[10] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[11] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[12] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[13] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[14] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[15] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[16] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[17] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[18] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[19] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[20] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[21] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[22] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[23] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[24] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[25] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[26] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[27] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[28] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[29] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[30] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15981_Y[31] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807 Q=soc.cpu.reg_op2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18220_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18221_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18222_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18223_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18224_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18225_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18226_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18227_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18228_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18229_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18230_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18231_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18232_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18233_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18234_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18235_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18236_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18237_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18238_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18239_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18240_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18241_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18242_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18243_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18244_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18245_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18246_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18247_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18248_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18249_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18250_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.cpu.$procmux$4209.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18251_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415 Q=soc.cpu.reg_op1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[1] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[2] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[3] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[4] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[4] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[5] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[5] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[6] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[6] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[7] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[7] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[8] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[8] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[9] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[9] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[10] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[10] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[11] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[11] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[12] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[12] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[13] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[13] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[14] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[14] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[15] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[15] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[16] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[16] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[17] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[17] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[18] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[18] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[19] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[19] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[20] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[20] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[21] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[21] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[22] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[22] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[23] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[23] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[24] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[24] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[25] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[25] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[26] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[26] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[27] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[27] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[28] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[28] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[29] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[29] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[30] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[30] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4268_Y[31] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_next_pc[31] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7652.BB[0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[1] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[2] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[3] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[4] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[4] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[5] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[5] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[6] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[6] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[7] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[7] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[8] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[8] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[9] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[9] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[10] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[10] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[11] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[11] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[12] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[12] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[13] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[13] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[14] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[14] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[15] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[15] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[16] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[16] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[17] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[17] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[18] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[18] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[19] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[19] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[20] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[20] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[21] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[21] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[22] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[22] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[23] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[23] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[24] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[24] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[25] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[25] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[26] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[26] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[27] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[27] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[28] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[28] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[29] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[29] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[30] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[30] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895 Q=soc.cpu.reg_pc[31] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$simplemap.cc:309:simplemap_lut$70725[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[4] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[5] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[6] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[7] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[8] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[8] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[9] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[9] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[10] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[10] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[11] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[11] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[12] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[12] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[13] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[13] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[14] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[14] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[15] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[15] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[16] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[16] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[17] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[17] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[18] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[18] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[19] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[19] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[20] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[20] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[21] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[21] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[22] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[22] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[23] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[23] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[24] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[24] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[25] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[25] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[26] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[26] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[27] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[27] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[28] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[28] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[29] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[29] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[30] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[30] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[31] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[31] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[32] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[32] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[33] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[33] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[34] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[34] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[35] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[35] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[36] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[36] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[37] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[37] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[38] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[38] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[39] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[39] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[40] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[40] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[41] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[41] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[42] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[42] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[43] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[43] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[44] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[44] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[45] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[45] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[46] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[46] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[47] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[47] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[48] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[48] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[49] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[49] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[50] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[50] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[51] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[51] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[52] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[52] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[53] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[53] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[54] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[54] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[55] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[55] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[56] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[56] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[57] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[57] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[58] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[58] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[59] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[59] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[60] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[60] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[61] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[61] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[62] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[62] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[63] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785 Q=soc.cpu.count_instr[63] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$auto$simplemap.cc:309:simplemap_lut$70706[2] Q=soc.cpu.count_cycle[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[1] Q=soc.cpu.count_cycle[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[2] Q=soc.cpu.count_cycle[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[3] Q=soc.cpu.count_cycle[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[4] Q=soc.cpu.count_cycle[4] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[5] Q=soc.cpu.count_cycle[5] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[6] Q=soc.cpu.count_cycle[6] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[7] Q=soc.cpu.count_cycle[7] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[8] Q=soc.cpu.count_cycle[8] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[9] Q=soc.cpu.count_cycle[9] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[10] Q=soc.cpu.count_cycle[10] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[11] Q=soc.cpu.count_cycle[11] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[12] Q=soc.cpu.count_cycle[12] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[13] Q=soc.cpu.count_cycle[13] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[14] Q=soc.cpu.count_cycle[14] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[15] Q=soc.cpu.count_cycle[15] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[16] Q=soc.cpu.count_cycle[16] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[17] Q=soc.cpu.count_cycle[17] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[18] Q=soc.cpu.count_cycle[18] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[19] Q=soc.cpu.count_cycle[19] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[20] Q=soc.cpu.count_cycle[20] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[21] Q=soc.cpu.count_cycle[21] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[22] Q=soc.cpu.count_cycle[22] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[23] Q=soc.cpu.count_cycle[23] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[24] Q=soc.cpu.count_cycle[24] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[25] Q=soc.cpu.count_cycle[25] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[26] Q=soc.cpu.count_cycle[26] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[27] Q=soc.cpu.count_cycle[27] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[28] Q=soc.cpu.count_cycle[28] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[29] Q=soc.cpu.count_cycle[29] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[30] Q=soc.cpu.count_cycle[30] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[31] Q=soc.cpu.count_cycle[31] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[32] Q=soc.cpu.count_cycle[32] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[33] Q=soc.cpu.count_cycle[33] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[34] Q=soc.cpu.count_cycle[34] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[35] Q=soc.cpu.count_cycle[35] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[36] Q=soc.cpu.count_cycle[36] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[37] Q=soc.cpu.count_cycle[37] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[38] Q=soc.cpu.count_cycle[38] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[39] Q=soc.cpu.count_cycle[39] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[40] Q=soc.cpu.count_cycle[40] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[41] Q=soc.cpu.count_cycle[41] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[42] Q=soc.cpu.count_cycle[42] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[43] Q=soc.cpu.count_cycle[43] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[44] Q=soc.cpu.count_cycle[44] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[45] Q=soc.cpu.count_cycle[45] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[46] Q=soc.cpu.count_cycle[46] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[47] Q=soc.cpu.count_cycle[47] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[48] Q=soc.cpu.count_cycle[48] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[49] Q=soc.cpu.count_cycle[49] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[50] Q=soc.cpu.count_cycle[50] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[51] Q=soc.cpu.count_cycle[51] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[52] Q=soc.cpu.count_cycle[52] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[53] Q=soc.cpu.count_cycle[53] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[54] Q=soc.cpu.count_cycle[54] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[55] Q=soc.cpu.count_cycle[55] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[56] Q=soc.cpu.count_cycle[56] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[57] Q=soc.cpu.count_cycle[57] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[58] Q=soc.cpu.count_cycle[58] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[59] Q=soc.cpu.count_cycle[59] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[60] Q=soc.cpu.count_cycle[60] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[61] Q=soc.cpu.count_cycle[61] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[62] Q=soc.cpu.count_cycle[62] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[63] Q=soc.cpu.count_cycle[63] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.$procmux$4342_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57381 Q=soc.cpu.pcpi_valid R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=soc.cpu.cpu_state[0] Q=soc.cpu.trap R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57385 Q=soc.simpleuart.cfg_divider[0] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57385 Q=soc.simpleuart.cfg_divider[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57385 Q=soc.simpleuart.cfg_divider[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57385 Q=soc.simpleuart.cfg_divider[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57385 Q=soc.simpleuart.cfg_divider[4] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57385 Q=soc.simpleuart.cfg_divider[5] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[6] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57385 Q=soc.simpleuart.cfg_divider[6] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[7] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57385 Q=soc.simpleuart.cfg_divider[7] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57457 Q=soc.simpleuart.cfg_divider[8] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57457 Q=soc.simpleuart.cfg_divider[9] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57457 Q=soc.simpleuart.cfg_divider[10] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57457 Q=soc.simpleuart.cfg_divider[11] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[12] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57457 Q=soc.simpleuart.cfg_divider[12] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[13] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57457 Q=soc.simpleuart.cfg_divider[13] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[14] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57457 Q=soc.simpleuart.cfg_divider[14] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[15] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57457 Q=soc.simpleuart.cfg_divider[15] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57529 Q=soc.simpleuart.cfg_divider[16] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57529 Q=soc.simpleuart.cfg_divider[17] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57529 Q=soc.simpleuart.cfg_divider[18] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57529 Q=soc.simpleuart.cfg_divider[19] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57529 Q=soc.simpleuart.cfg_divider[20] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57529 Q=soc.simpleuart.cfg_divider[21] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57529 Q=soc.simpleuart.cfg_divider[22] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[23] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57529 Q=soc.simpleuart.cfg_divider[23] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[24] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57601 Q=soc.simpleuart.cfg_divider[24] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[25] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57601 Q=soc.simpleuart.cfg_divider[25] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[26] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57601 Q=soc.simpleuart.cfg_divider[26] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[27] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57601 Q=soc.simpleuart.cfg_divider[27] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[28] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57601 Q=soc.simpleuart.cfg_divider[28] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[29] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57601 Q=soc.simpleuart.cfg_divider[29] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[30] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57601 Q=soc.simpleuart.cfg_divider[30] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57601 Q=soc.simpleuart.cfg_divider[31] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5840_Y Q=soc.simpleuart.recv_buf_valid R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[0] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57694 Q=soc.simpleuart.recv_buf_data[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57694 Q=soc.simpleuart.recv_buf_data[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57694 Q=soc.simpleuart.recv_buf_data[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57694 Q=soc.simpleuart.recv_buf_data[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57694 Q=soc.simpleuart.recv_buf_data[4] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57694 Q=soc.simpleuart.recv_buf_data[5] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57694 Q=soc.simpleuart.recv_buf_data[6] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57694 Q=soc.simpleuart.recv_buf_data[7] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57894 Q=soc.simpleuart.recv_pattern[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57894 Q=soc.simpleuart.recv_pattern[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57894 Q=soc.simpleuart.recv_pattern[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57894 Q=soc.simpleuart.recv_pattern[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57894 Q=soc.simpleuart.recv_pattern[4] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57894 Q=soc.simpleuart.recv_pattern[5] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57894 Q=soc.simpleuart.recv_pattern[6] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=uart_in E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57894 Q=soc.simpleuart.recv_pattern[7] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[0] Q=soc.simpleuart.recv_divcnt[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[1] Q=soc.simpleuart.recv_divcnt[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[2] Q=soc.simpleuart.recv_divcnt[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[3] Q=soc.simpleuart.recv_divcnt[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[4] Q=soc.simpleuart.recv_divcnt[4] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[5] Q=soc.simpleuart.recv_divcnt[5] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[6] Q=soc.simpleuart.recv_divcnt[6] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[7] Q=soc.simpleuart.recv_divcnt[7] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[8] Q=soc.simpleuart.recv_divcnt[8] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[9] Q=soc.simpleuart.recv_divcnt[9] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[10] Q=soc.simpleuart.recv_divcnt[10] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[11] Q=soc.simpleuart.recv_divcnt[11] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[12] Q=soc.simpleuart.recv_divcnt[12] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[13] Q=soc.simpleuart.recv_divcnt[13] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[14] Q=soc.simpleuart.recv_divcnt[14] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[15] Q=soc.simpleuart.recv_divcnt[15] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[16] Q=soc.simpleuart.recv_divcnt[16] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[17] Q=soc.simpleuart.recv_divcnt[17] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[18] Q=soc.simpleuart.recv_divcnt[18] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[19] Q=soc.simpleuart.recv_divcnt[19] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[20] Q=soc.simpleuart.recv_divcnt[20] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[21] Q=soc.simpleuart.recv_divcnt[21] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[22] Q=soc.simpleuart.recv_divcnt[22] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[23] Q=soc.simpleuart.recv_divcnt[23] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[24] Q=soc.simpleuart.recv_divcnt[24] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[25] Q=soc.simpleuart.recv_divcnt[25] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[26] Q=soc.simpleuart.recv_divcnt[26] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[27] Q=soc.simpleuart.recv_divcnt[27] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[28] Q=soc.simpleuart.recv_divcnt[28] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[29] Q=soc.simpleuart.recv_divcnt[29] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[30] Q=soc.simpleuart.recv_divcnt[30] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5826.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18216_Y[31] Q=soc.simpleuart.recv_divcnt[31] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5868.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16163_Y[0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57873 Q=soc.simpleuart.recv_state[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5868.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16163_Y[1] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57873 Q=soc.simpleuart.recv_state[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5868.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16163_Y[2] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57873 Q=soc.simpleuart.recv_state[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.simpleuart.$procmux$5868.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16163_Y[3] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57873 Q=soc.simpleuart.recv_state[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5796_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58121 Q=soc.simpleuart.send_dummy S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[0] Q=soc.simpleuart.send_divcnt[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[1] Q=soc.simpleuart.send_divcnt[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[2] Q=soc.simpleuart.send_divcnt[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[3] Q=soc.simpleuart.send_divcnt[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[4] Q=soc.simpleuart.send_divcnt[4] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[5] Q=soc.simpleuart.send_divcnt[5] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[6] Q=soc.simpleuart.send_divcnt[6] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[7] Q=soc.simpleuart.send_divcnt[7] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[8] Q=soc.simpleuart.send_divcnt[8] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[9] Q=soc.simpleuart.send_divcnt[9] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[10] Q=soc.simpleuart.send_divcnt[10] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[11] Q=soc.simpleuart.send_divcnt[11] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[12] Q=soc.simpleuart.send_divcnt[12] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[13] Q=soc.simpleuart.send_divcnt[13] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[14] Q=soc.simpleuart.send_divcnt[14] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[15] Q=soc.simpleuart.send_divcnt[15] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[16] Q=soc.simpleuart.send_divcnt[16] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[17] Q=soc.simpleuart.send_divcnt[17] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[18] Q=soc.simpleuart.send_divcnt[18] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[19] Q=soc.simpleuart.send_divcnt[19] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[20] Q=soc.simpleuart.send_divcnt[20] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[21] Q=soc.simpleuart.send_divcnt[21] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[22] Q=soc.simpleuart.send_divcnt[22] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[23] Q=soc.simpleuart.send_divcnt[23] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[24] Q=soc.simpleuart.send_divcnt[24] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[25] Q=soc.simpleuart.send_divcnt[25] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[26] Q=soc.simpleuart.send_divcnt[26] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[27] Q=soc.simpleuart.send_divcnt[27] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[28] Q=soc.simpleuart.send_divcnt[28] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[29] Q=soc.simpleuart.send_divcnt[29] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[30] Q=soc.simpleuart.send_divcnt[30] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5788_Y[31] Q=soc.simpleuart.send_divcnt[31] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5807_Y[0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58133 Q=soc.simpleuart.send_bitcnt[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5807_Y[1] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58133 Q=soc.simpleuart.send_bitcnt[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5807_Y[2] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58133 Q=soc.simpleuart.send_bitcnt[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5807_Y[3] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58133 Q=soc.simpleuart.send_bitcnt[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5818_Y[0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58133 Q=uart_out S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5818_Y[1] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58133 Q=soc.simpleuart.send_pattern[1] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5818_Y[2] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58133 Q=soc.simpleuart.send_pattern[2] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5818_Y[3] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58133 Q=soc.simpleuart.send_pattern[3] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5818_Y[4] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58133 Q=soc.simpleuart.send_pattern[4] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5818_Y[5] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58133 Q=soc.simpleuart.send_pattern[5] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5818_Y[6] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58133 Q=soc.simpleuart.send_pattern[6] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5818_Y[7] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58133 Q=soc.simpleuart.send_pattern[7] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$72829$techmap\soc.simpleuart.$procmux$5818_Y[8] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58133 Q=soc.simpleuart.send_pattern[8] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$true E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58133 Q=soc.simpleuart.send_pattern[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58329 Q=soc.spimemio.config_do[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58329 Q=soc.spimemio.config_do[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58329 Q=soc.spimemio.config_do[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58329 Q=soc.spimemio.config_do[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58329 Q=soc.spimemio.config_clk R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58329 Q=soc.spimemio.config_csb R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58383 Q=soc.spimemio.config_oe[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58383 Q=soc.spimemio.config_oe[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58383 Q=soc.spimemio.config_oe[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58383 Q=soc.spimemio.config_oe[3] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58419 Q=soc.spimemio.config_dummy[0] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58419 Q=soc.spimemio.config_dummy[1] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58419 Q=soc.spimemio.config_dummy[2] R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58419 Q=soc.spimemio.config_dummy[3] S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58419 Q=soc.spimemio.config_cont R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58419 Q=soc.spimemio.config_qspi R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58419 Q=soc.spimemio.config_ddr R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58482 Q=soc.spimemio.config_en S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$logic_or$spimemio.v:100$67_Y Q=soc.spimemio.softreset S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFNSR C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0] Q=soc.spimemio.xfer_io3_90 R=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0] Q=soc.spimemio.xfer_io2_90 R=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6190.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16329_Y Q=soc.spimemio.xfer_io1_90 R=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6138.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16329_Y Q=soc.spimemio.xfer_io0_90 R=$abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$procmux$6325_Y[0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58491 Q=soc.spimemio.state[0] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$procmux$6325_Y[1] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58491 Q=soc.spimemio.state[1] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$procmux$6325_Y[2] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58491 Q=soc.spimemio.state[2] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$procmux$6325_Y[3] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58491 Q=soc.spimemio.state[3] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$procmux$6340_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58559 Q=soc.spimemio.rd_inc R=soc.spimemio.jump
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.rd_inc E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58581 Q=soc.spimemio.rd_wait R=soc.spimemio.valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$procmux$6356_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58585 Q=soc.spimemio.rd_valid R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_addr[0] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58624 Q=soc.spimemio.rd_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_addr[1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58624 Q=soc.spimemio.rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rd_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rd_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rd_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][8] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rd_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][9] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rd_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][10] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rd_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][11] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rd_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][12] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rd_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][13] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rd_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][14] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rd_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][15] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rd_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][16] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rd_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][17] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rd_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][18] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rd_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][19] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rd_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][20] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rd_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][21] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rd_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][22] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rd_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$0\rd_addr[23:0][23] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rd_addr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[0] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59096 Q=soc.spimemio.buffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59096 Q=soc.spimemio.buffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59096 Q=soc.spimemio.buffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59096 Q=soc.spimemio.buffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59096 Q=soc.spimemio.buffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59096 Q=soc.spimemio.buffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59096 Q=soc.spimemio.buffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59096 Q=soc.spimemio.buffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[0] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59248 Q=soc.spimemio.buffer[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59248 Q=soc.spimemio.buffer[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59248 Q=soc.spimemio.buffer[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59248 Q=soc.spimemio.buffer[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59248 Q=soc.spimemio.buffer[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59248 Q=soc.spimemio.buffer[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59248 Q=soc.spimemio.buffer[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59248 Q=soc.spimemio.buffer[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[0] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59400 Q=soc.spimemio.buffer[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59400 Q=soc.spimemio.buffer[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59400 Q=soc.spimemio.buffer[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59400 Q=soc.spimemio.buffer[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59400 Q=soc.spimemio.buffer[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59400 Q=soc.spimemio.buffer[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59400 Q=soc.spimemio.buffer[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59400 Q=soc.spimemio.buffer[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$procmux$6356_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59563 Q=soc.spimemio.din_rd R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$procmux$6434_Y Q=soc.spimemio.din_ddr R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$procmux$6453_Y Q=soc.spimemio.din_qspi R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23352_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$59567 Q=soc.spimemio.din_tag[0] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23353_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$59567 Q=soc.spimemio.din_tag[1] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23354_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$59567 Q=soc.spimemio.din_tag[2] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23355_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$59567 Q=soc.spimemio.din_tag[3] R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23328_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59618 Q=soc.spimemio.din_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23329_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59618 Q=soc.spimemio.din_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23330_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59618 Q=soc.spimemio.din_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23331_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59618 Q=soc.spimemio.din_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23332_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59618 Q=soc.spimemio.din_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23333_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59618 Q=soc.spimemio.din_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23334_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59618 Q=soc.spimemio.din_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$23335_Y E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59618 Q=soc.spimemio.din_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap$techmap\soc.spimemio.$procmux$6370.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16342_Y Q=soc.spimemio.din_valid R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.$procmux$6273_Y Q=soc.spimemio.xfer_resetn R=$abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[0] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[8] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[9] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[10] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[11] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[12] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[13] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[14] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[15] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[16] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[17] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[18] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[19] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[20] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[21] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[22] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[23] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[0] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678 Q=soc.spimemio.rdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14349 Q=soc.cpu.pcpi_div.instr_remu R=$abc$72829$auto$rtlil.cc:1981:NotGate$72693
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14359 Q=soc.cpu.pcpi_div.instr_rem R=$abc$72829$auto$rtlil.cc:1981:NotGate$72693
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14369 Q=soc.cpu.pcpi_div.instr_divu R=$abc$72829$auto$rtlil.cc:1981:NotGate$72693
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14829 Q=soc.cpu.pcpi_div.instr_div R=$abc$72829$auto$rtlil.cc:1981:NotGate$72693
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_wait_q[0:0] Q=soc.cpu.pcpi_div.pcpi_wait_q
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_wait[0:0] Q=soc.cpu.pcpi_div.pcpi_wait
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\outsign[0:0] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60378 Q=soc.cpu.pcpi_div.outsign
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.start E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$60382 Q=soc.cpu.pcpi_div.running R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[0] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[1] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[2] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[3] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[4] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[5] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[6] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[8] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[7] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[9] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[8] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[10] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[9] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[11] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[10] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[12] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[11] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[13] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[12] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[14] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[13] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[15] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[14] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[16] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[15] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[17] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[16] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[18] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[17] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[19] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[18] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[20] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[19] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[21] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[20] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[22] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[21] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[23] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[22] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[24] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[23] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[25] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[24] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[26] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[25] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[27] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[26] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[28] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[27] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[29] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[28] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[30] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[29] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[31] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[30] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.pcpi_div.start E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.quotient_msk[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[0] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[0] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[1] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[2] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[3] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[4] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[5] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[6] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[7] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[8] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[8] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[9] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[9] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[10] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[10] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[11] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[11] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[12] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[12] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[13] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[13] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[14] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[14] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[15] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[15] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[16] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[16] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[17] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[17] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[18] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[18] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[19] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[19] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[20] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[20] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[21] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[21] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[22] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[22] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[23] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[23] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[24] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[24] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[25] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[25] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[26] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[26] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[27] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[27] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[28] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[28] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[29] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[29] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[30] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[30] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1101_Y[31] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.quotient[31] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[0] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[1] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[2] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[3] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[4] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[5] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[6] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[8] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[7] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[9] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[8] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[10] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[9] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[11] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[10] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[12] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[11] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[13] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[12] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[14] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[13] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[15] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[14] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[16] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[15] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[17] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[16] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[18] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[17] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[19] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[18] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[20] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[19] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[21] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[20] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[22] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[21] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[23] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[22] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[24] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[23] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[25] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[24] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[26] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[25] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[27] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[26] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[28] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[27] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[29] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[28] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[30] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[29] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[31] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[30] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][31] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][32] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][33] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][34] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][35] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][36] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][37] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][38] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][39] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][40] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][41] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][42] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][43] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][44] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][45] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][46] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][47] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][48] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][49] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][50] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][51] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][52] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][53] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][54] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][55] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][56] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][57] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][58] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][59] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][60] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][61] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[62] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412 Q=soc.cpu.pcpi_div.divisor[62] R=$abc$72829$auto$rtlil.cc:1981:NotGate$72703
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][0] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][8] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][9] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][10] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][11] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][12] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][13] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][14] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][15] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][16] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][17] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][18] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][19] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][20] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][21] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][22] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][23] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][24] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][25] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][26] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][27] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][28] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][29] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][30] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][31] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130 Q=soc.cpu.pcpi_div.dividend[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][0] Q=soc.cpu.pcpi_div.pcpi_rd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][1] Q=soc.cpu.pcpi_div.pcpi_rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][2] Q=soc.cpu.pcpi_div.pcpi_rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][3] Q=soc.cpu.pcpi_div.pcpi_rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][4] Q=soc.cpu.pcpi_div.pcpi_rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][5] Q=soc.cpu.pcpi_div.pcpi_rd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][6] Q=soc.cpu.pcpi_div.pcpi_rd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][7] Q=soc.cpu.pcpi_div.pcpi_rd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][8] Q=soc.cpu.pcpi_div.pcpi_rd[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][9] Q=soc.cpu.pcpi_div.pcpi_rd[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][10] Q=soc.cpu.pcpi_div.pcpi_rd[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][11] Q=soc.cpu.pcpi_div.pcpi_rd[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][12] Q=soc.cpu.pcpi_div.pcpi_rd[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][13] Q=soc.cpu.pcpi_div.pcpi_rd[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][14] Q=soc.cpu.pcpi_div.pcpi_rd[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][15] Q=soc.cpu.pcpi_div.pcpi_rd[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][16] Q=soc.cpu.pcpi_div.pcpi_rd[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][17] Q=soc.cpu.pcpi_div.pcpi_rd[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][18] Q=soc.cpu.pcpi_div.pcpi_rd[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][19] Q=soc.cpu.pcpi_div.pcpi_rd[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][20] Q=soc.cpu.pcpi_div.pcpi_rd[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][21] Q=soc.cpu.pcpi_div.pcpi_rd[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][22] Q=soc.cpu.pcpi_div.pcpi_rd[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][23] Q=soc.cpu.pcpi_div.pcpi_rd[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][24] Q=soc.cpu.pcpi_div.pcpi_rd[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][25] Q=soc.cpu.pcpi_div.pcpi_rd[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][26] Q=soc.cpu.pcpi_div.pcpi_rd[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][27] Q=soc.cpu.pcpi_div.pcpi_rd[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][28] Q=soc.cpu.pcpi_div.pcpi_rd[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][29] Q=soc.cpu.pcpi_div.pcpi_rd[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][30] Q=soc.cpu.pcpi_div.pcpi_rd[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][31] Q=soc.cpu.pcpi_div.pcpi_rd[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5605_Y Q=soc.cpu.pcpi_div.pcpi_wr R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.pcpi_mul.pcpi_wait Q=soc.cpu.pcpi_mul.pcpi_wait_q
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14317 Q=soc.cpu.pcpi_mul.instr_mulhu R=$abc$72829$auto$rtlil.cc:1981:NotGate$72705
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14327 Q=soc.cpu.pcpi_mul.instr_mulhsu R=$abc$72829$auto$rtlil.cc:1981:NotGate$72705
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$auto$simplemap.cc:309:simplemap_lut$14337 Q=soc.cpu.pcpi_mul.instr_mulh R=$abc$72829$auto$rtlil.cc:1981:NotGate$72705
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_mul.$procmux$5772_Y Q=soc.cpu.pcpi_mul.instr_mul R=$abc$72829$auto$rtlil.cc:1981:NotGate$72705
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.pcpi_mul.instr_any_mul Q=soc.cpu.pcpi_mul.pcpi_wait
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_mul.$procmux$5705_Y Q=soc.cpu.pcpi_mul.mul_finish R=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_mul.$procmux$5713_Y Q=soc.cpu.pcpi_mul.mul_waiting S=$abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$simplemap.cc:309:simplemap_lut$70977[0] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[0] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7258[1] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[1] S=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7258[2] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[2] S=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7258[3] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[3] S=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7258[4] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[4] S=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.cpu.pcpi_mul.$0\mul_counter[6:0][5] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$auto$wreduce.cc:454:run$7258[6] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[6] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[3] E=resetn Q=soc.cpu.pcpi_mul.rdx[4] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[7] E=resetn Q=soc.cpu.pcpi_mul.rdx[8] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[11] E=resetn Q=soc.cpu.pcpi_mul.rdx[12] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[15] E=resetn Q=soc.cpu.pcpi_mul.rdx[16] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[19] E=resetn Q=soc.cpu.pcpi_mul.rdx[20] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[23] E=resetn Q=soc.cpu.pcpi_mul.rdx[24] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[27] E=resetn Q=soc.cpu.pcpi_mul.rdx[28] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[31] E=resetn Q=soc.cpu.pcpi_mul.rdx[32] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[35] E=resetn Q=soc.cpu.pcpi_mul.rdx[36] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[39] E=resetn Q=soc.cpu.pcpi_mul.rdx[40] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[43] E=resetn Q=soc.cpu.pcpi_mul.rdx[44] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[47] E=resetn Q=soc.cpu.pcpi_mul.rdx[48] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[51] E=resetn Q=soc.cpu.pcpi_mul.rdx[52] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[55] E=resetn Q=soc.cpu.pcpi_mul.rdx[56] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[59] E=resetn Q=soc.cpu.pcpi_mul.rdx[60] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[0] E=resetn Q=soc.cpu.pcpi_mul.rd[0] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[1] E=resetn Q=soc.cpu.pcpi_mul.rd[1] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[2] E=resetn Q=soc.cpu.pcpi_mul.rd[2] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[3] E=resetn Q=soc.cpu.pcpi_mul.rd[3] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[4] E=resetn Q=soc.cpu.pcpi_mul.rd[4] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[5] E=resetn Q=soc.cpu.pcpi_mul.rd[5] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[6] E=resetn Q=soc.cpu.pcpi_mul.rd[6] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[7] E=resetn Q=soc.cpu.pcpi_mul.rd[7] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[8] E=resetn Q=soc.cpu.pcpi_mul.rd[8] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[9] E=resetn Q=soc.cpu.pcpi_mul.rd[9] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[10] E=resetn Q=soc.cpu.pcpi_mul.rd[10] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[11] E=resetn Q=soc.cpu.pcpi_mul.rd[11] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[12] E=resetn Q=soc.cpu.pcpi_mul.rd[12] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[13] E=resetn Q=soc.cpu.pcpi_mul.rd[13] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[14] E=resetn Q=soc.cpu.pcpi_mul.rd[14] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[15] E=resetn Q=soc.cpu.pcpi_mul.rd[15] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[16] E=resetn Q=soc.cpu.pcpi_mul.rd[16] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[17] E=resetn Q=soc.cpu.pcpi_mul.rd[17] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[18] E=resetn Q=soc.cpu.pcpi_mul.rd[18] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[19] E=resetn Q=soc.cpu.pcpi_mul.rd[19] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[20] E=resetn Q=soc.cpu.pcpi_mul.rd[20] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[21] E=resetn Q=soc.cpu.pcpi_mul.rd[21] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[22] E=resetn Q=soc.cpu.pcpi_mul.rd[22] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[23] E=resetn Q=soc.cpu.pcpi_mul.rd[23] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[24] E=resetn Q=soc.cpu.pcpi_mul.rd[24] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[25] E=resetn Q=soc.cpu.pcpi_mul.rd[25] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[26] E=resetn Q=soc.cpu.pcpi_mul.rd[26] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[27] E=resetn Q=soc.cpu.pcpi_mul.rd[27] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[28] E=resetn Q=soc.cpu.pcpi_mul.rd[28] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[29] E=resetn Q=soc.cpu.pcpi_mul.rd[29] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[30] E=resetn Q=soc.cpu.pcpi_mul.rd[30] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[31] E=resetn Q=soc.cpu.pcpi_mul.rd[31] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[32] E=resetn Q=soc.cpu.pcpi_mul.rd[32] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[33] E=resetn Q=soc.cpu.pcpi_mul.rd[33] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[34] E=resetn Q=soc.cpu.pcpi_mul.rd[34] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[35] E=resetn Q=soc.cpu.pcpi_mul.rd[35] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[36] E=resetn Q=soc.cpu.pcpi_mul.rd[36] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[37] E=resetn Q=soc.cpu.pcpi_mul.rd[37] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[38] E=resetn Q=soc.cpu.pcpi_mul.rd[38] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[39] E=resetn Q=soc.cpu.pcpi_mul.rd[39] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[40] E=resetn Q=soc.cpu.pcpi_mul.rd[40] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[41] E=resetn Q=soc.cpu.pcpi_mul.rd[41] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[42] E=resetn Q=soc.cpu.pcpi_mul.rd[42] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[43] E=resetn Q=soc.cpu.pcpi_mul.rd[43] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[44] E=resetn Q=soc.cpu.pcpi_mul.rd[44] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[45] E=resetn Q=soc.cpu.pcpi_mul.rd[45] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[46] E=resetn Q=soc.cpu.pcpi_mul.rd[46] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[47] E=resetn Q=soc.cpu.pcpi_mul.rd[47] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[48] E=resetn Q=soc.cpu.pcpi_mul.rd[48] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[49] E=resetn Q=soc.cpu.pcpi_mul.rd[49] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[50] E=resetn Q=soc.cpu.pcpi_mul.rd[50] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[51] E=resetn Q=soc.cpu.pcpi_mul.rd[51] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[52] E=resetn Q=soc.cpu.pcpi_mul.rd[52] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[53] E=resetn Q=soc.cpu.pcpi_mul.rd[53] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[54] E=resetn Q=soc.cpu.pcpi_mul.rd[54] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[55] E=resetn Q=soc.cpu.pcpi_mul.rd[55] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[56] E=resetn Q=soc.cpu.pcpi_mul.rd[56] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[57] E=resetn Q=soc.cpu.pcpi_mul.rd[57] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[58] E=resetn Q=soc.cpu.pcpi_mul.rd[58] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[59] E=resetn Q=soc.cpu.pcpi_mul.rd[59] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[60] E=resetn Q=soc.cpu.pcpi_mul.rd[60] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[61] E=resetn Q=soc.cpu.pcpi_mul.rd[61] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[62] E=resetn Q=soc.cpu.pcpi_mul.rd[62] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[63] E=resetn Q=soc.cpu.pcpi_mul.rd[63] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.reg_op2[0] E=resetn Q=soc.cpu.pcpi_mul.rs2[0] R=$abc$72829$auto$rtlil.cc:1981:NotGate$72719
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[1] E=resetn Q=soc.cpu.pcpi_mul.rs2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[2] E=resetn Q=soc.cpu.pcpi_mul.rs2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[3] E=resetn Q=soc.cpu.pcpi_mul.rs2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[4] E=resetn Q=soc.cpu.pcpi_mul.rs2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[5] E=resetn Q=soc.cpu.pcpi_mul.rs2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[6] E=resetn Q=soc.cpu.pcpi_mul.rs2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[7] E=resetn Q=soc.cpu.pcpi_mul.rs2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[8] E=resetn Q=soc.cpu.pcpi_mul.rs2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[9] E=resetn Q=soc.cpu.pcpi_mul.rs2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[10] E=resetn Q=soc.cpu.pcpi_mul.rs2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[11] E=resetn Q=soc.cpu.pcpi_mul.rs2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[12] E=resetn Q=soc.cpu.pcpi_mul.rs2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[13] E=resetn Q=soc.cpu.pcpi_mul.rs2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[14] E=resetn Q=soc.cpu.pcpi_mul.rs2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[15] E=resetn Q=soc.cpu.pcpi_mul.rs2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[16] E=resetn Q=soc.cpu.pcpi_mul.rs2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[17] E=resetn Q=soc.cpu.pcpi_mul.rs2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[18] E=resetn Q=soc.cpu.pcpi_mul.rs2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[19] E=resetn Q=soc.cpu.pcpi_mul.rs2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[20] E=resetn Q=soc.cpu.pcpi_mul.rs2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[21] E=resetn Q=soc.cpu.pcpi_mul.rs2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[22] E=resetn Q=soc.cpu.pcpi_mul.rs2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[23] E=resetn Q=soc.cpu.pcpi_mul.rs2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[24] E=resetn Q=soc.cpu.pcpi_mul.rs2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[25] E=resetn Q=soc.cpu.pcpi_mul.rs2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[26] E=resetn Q=soc.cpu.pcpi_mul.rs2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[27] E=resetn Q=soc.cpu.pcpi_mul.rs2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[28] E=resetn Q=soc.cpu.pcpi_mul.rs2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[29] E=resetn Q=soc.cpu.pcpi_mul.rs2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[30] E=resetn Q=soc.cpu.pcpi_mul.rs2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[31] E=resetn Q=soc.cpu.pcpi_mul.rs2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[32] E=resetn Q=soc.cpu.pcpi_mul.rs2[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[33] E=resetn Q=soc.cpu.pcpi_mul.rs2[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[34] E=resetn Q=soc.cpu.pcpi_mul.rs2[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[35] E=resetn Q=soc.cpu.pcpi_mul.rs2[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[36] E=resetn Q=soc.cpu.pcpi_mul.rs2[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[37] E=resetn Q=soc.cpu.pcpi_mul.rs2[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[38] E=resetn Q=soc.cpu.pcpi_mul.rs2[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[39] E=resetn Q=soc.cpu.pcpi_mul.rs2[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[40] E=resetn Q=soc.cpu.pcpi_mul.rs2[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[41] E=resetn Q=soc.cpu.pcpi_mul.rs2[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[42] E=resetn Q=soc.cpu.pcpi_mul.rs2[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[43] E=resetn Q=soc.cpu.pcpi_mul.rs2[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[44] E=resetn Q=soc.cpu.pcpi_mul.rs2[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[45] E=resetn Q=soc.cpu.pcpi_mul.rs2[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[46] E=resetn Q=soc.cpu.pcpi_mul.rs2[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[47] E=resetn Q=soc.cpu.pcpi_mul.rs2[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[48] E=resetn Q=soc.cpu.pcpi_mul.rs2[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[49] E=resetn Q=soc.cpu.pcpi_mul.rs2[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[50] E=resetn Q=soc.cpu.pcpi_mul.rs2[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[51] E=resetn Q=soc.cpu.pcpi_mul.rs2[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[52] E=resetn Q=soc.cpu.pcpi_mul.rs2[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[53] E=resetn Q=soc.cpu.pcpi_mul.rs2[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[54] E=resetn Q=soc.cpu.pcpi_mul.rs2[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[55] E=resetn Q=soc.cpu.pcpi_mul.rs2[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[56] E=resetn Q=soc.cpu.pcpi_mul.rs2[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[57] E=resetn Q=soc.cpu.pcpi_mul.rs2[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[58] E=resetn Q=soc.cpu.pcpi_mul.rs2[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[59] E=resetn Q=soc.cpu.pcpi_mul.rs2[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[60] E=resetn Q=soc.cpu.pcpi_mul.rs2[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[61] E=resetn Q=soc.cpu.pcpi_mul.rs2[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[62] E=resetn Q=soc.cpu.pcpi_mul.rs2[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7255[63] E=resetn Q=soc.cpu.pcpi_mul.rs2[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[0] E=resetn Q=soc.cpu.pcpi_mul.rs1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[1] E=resetn Q=soc.cpu.pcpi_mul.rs1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[2] E=resetn Q=soc.cpu.pcpi_mul.rs1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[3] E=resetn Q=soc.cpu.pcpi_mul.rs1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[4] E=resetn Q=soc.cpu.pcpi_mul.rs1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[5] E=resetn Q=soc.cpu.pcpi_mul.rs1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[6] E=resetn Q=soc.cpu.pcpi_mul.rs1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[7] E=resetn Q=soc.cpu.pcpi_mul.rs1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[8] E=resetn Q=soc.cpu.pcpi_mul.rs1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[9] E=resetn Q=soc.cpu.pcpi_mul.rs1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[10] E=resetn Q=soc.cpu.pcpi_mul.rs1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[11] E=resetn Q=soc.cpu.pcpi_mul.rs1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[12] E=resetn Q=soc.cpu.pcpi_mul.rs1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[13] E=resetn Q=soc.cpu.pcpi_mul.rs1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[14] E=resetn Q=soc.cpu.pcpi_mul.rs1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[15] E=resetn Q=soc.cpu.pcpi_mul.rs1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[16] E=resetn Q=soc.cpu.pcpi_mul.rs1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[17] E=resetn Q=soc.cpu.pcpi_mul.rs1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[18] E=resetn Q=soc.cpu.pcpi_mul.rs1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[19] E=resetn Q=soc.cpu.pcpi_mul.rs1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[20] E=resetn Q=soc.cpu.pcpi_mul.rs1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[21] E=resetn Q=soc.cpu.pcpi_mul.rs1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[22] E=resetn Q=soc.cpu.pcpi_mul.rs1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[23] E=resetn Q=soc.cpu.pcpi_mul.rs1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[24] E=resetn Q=soc.cpu.pcpi_mul.rs1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[25] E=resetn Q=soc.cpu.pcpi_mul.rs1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[26] E=resetn Q=soc.cpu.pcpi_mul.rs1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[27] E=resetn Q=soc.cpu.pcpi_mul.rs1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[28] E=resetn Q=soc.cpu.pcpi_mul.rs1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[29] E=resetn Q=soc.cpu.pcpi_mul.rs1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[30] E=resetn Q=soc.cpu.pcpi_mul.rs1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[31] E=resetn Q=soc.cpu.pcpi_mul.rs1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[32] E=resetn Q=soc.cpu.pcpi_mul.rs1[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[33] E=resetn Q=soc.cpu.pcpi_mul.rs1[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[34] E=resetn Q=soc.cpu.pcpi_mul.rs1[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[35] E=resetn Q=soc.cpu.pcpi_mul.rs1[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[36] E=resetn Q=soc.cpu.pcpi_mul.rs1[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[37] E=resetn Q=soc.cpu.pcpi_mul.rs1[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[38] E=resetn Q=soc.cpu.pcpi_mul.rs1[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[39] E=resetn Q=soc.cpu.pcpi_mul.rs1[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[40] E=resetn Q=soc.cpu.pcpi_mul.rs1[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[41] E=resetn Q=soc.cpu.pcpi_mul.rs1[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[42] E=resetn Q=soc.cpu.pcpi_mul.rs1[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[43] E=resetn Q=soc.cpu.pcpi_mul.rs1[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[44] E=resetn Q=soc.cpu.pcpi_mul.rs1[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[45] E=resetn Q=soc.cpu.pcpi_mul.rs1[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[46] E=resetn Q=soc.cpu.pcpi_mul.rs1[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[47] E=resetn Q=soc.cpu.pcpi_mul.rs1[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[48] E=resetn Q=soc.cpu.pcpi_mul.rs1[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[49] E=resetn Q=soc.cpu.pcpi_mul.rs1[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[50] E=resetn Q=soc.cpu.pcpi_mul.rs1[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[51] E=resetn Q=soc.cpu.pcpi_mul.rs1[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[52] E=resetn Q=soc.cpu.pcpi_mul.rs1[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[53] E=resetn Q=soc.cpu.pcpi_mul.rs1[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[54] E=resetn Q=soc.cpu.pcpi_mul.rs1[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[55] E=resetn Q=soc.cpu.pcpi_mul.rs1[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[56] E=resetn Q=soc.cpu.pcpi_mul.rs1[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[57] E=resetn Q=soc.cpu.pcpi_mul.rs1[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[58] E=resetn Q=soc.cpu.pcpi_mul.rs1[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[59] E=resetn Q=soc.cpu.pcpi_mul.rs1[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[60] E=resetn Q=soc.cpu.pcpi_mul.rs1[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[61] E=resetn Q=soc.cpu.pcpi_mul.rs1[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7257[62] E=resetn Q=soc.cpu.pcpi_mul.rs1[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7256[63] E=resetn Q=soc.cpu.pcpi_mul.rs1[63] R=$abc$72829$auto$rtlil.cc:1981:NotGate$72719
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[1] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[2] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[3] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[4] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[5] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[6] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[7] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[8] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[9] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[10] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[11] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[12] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[13] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[14] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[15] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[16] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[17] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[18] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[19] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[20] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[21] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[22] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[23] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[24] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[25] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[26] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[27] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[28] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[29] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[30] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7260[31] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_rd[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494 Q=soc.cpu.pcpi_mul.pcpi_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[0] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[1] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[2] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[3] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[4] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[5] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[6] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[7] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[8] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[9] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[10] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[11] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[12] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[13] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[14] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[15] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8353[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=soc.cpu.cpuregs.wen Q=$abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15] R=$abc$72829$auto$simplemap.cc:256:simplemap_eqne$26308
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[16] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[17] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[18] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[19] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[20] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[21] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[22] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[23] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[24] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[25] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[26] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[27] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[28] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[29] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[30] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[31] Q=$abc$72829$auto$memory_bram.cc:838:replace_cell$8436[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.spimemio.xfer.xfer_tag[0] Q=soc.spimemio.xfer.xfer_tag_q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.spimemio.xfer.xfer_tag[1] Q=soc.spimemio.xfer.xfer_tag_q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.spimemio.xfer.xfer_tag[2] Q=soc.spimemio.xfer.xfer_tag_q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.spimemio.xfer.xfer_tag[3] Q=soc.spimemio.xfer.xfer_tag_q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.spimemio.xfer.xfer_ddr Q=soc.spimemio.xfer.xfer_ddr_q
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk_16mhz D=$abc$72829$auto$wreduce.cc:454:run$7269[0] Q=soc.spimemio.xfer.last_fetch S=$abc$72829$auto$rtlil.cc:1981:NotGate$72723
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk_16mhz D=soc.spimemio.xfer.next_fetch Q=soc.spimemio.xfer.fetch S=$abc$72829$auto$rtlil.cc:1981:NotGate$72723
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_tag[0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66686 Q=soc.spimemio.xfer.xfer_tag[0] R=$abc$72829$auto$rtlil.cc:1981:NotGate$72723
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_tag[1] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66686 Q=soc.spimemio.xfer.xfer_tag[1] R=$abc$72829$auto$rtlil.cc:1981:NotGate$72723
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_tag[2] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66686 Q=soc.spimemio.xfer.xfer_tag[2] R=$abc$72829$auto$rtlil.cc:1981:NotGate$72723
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_tag[3] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66686 Q=soc.spimemio.xfer.xfer_tag[3] R=$abc$72829$auto$rtlil.cc:1981:NotGate$72723
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_rd E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66686 Q=soc.spimemio.xfer.xfer_rd R=$abc$72829$auto$rtlil.cc:1981:NotGate$72723
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_qspi E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66686 Q=soc.spimemio.xfer.xfer_qspi R=$abc$72829$auto$rtlil.cc:1981:NotGate$72723
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.xfer.$procmux$5928_Y[0] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66740 Q=soc.spimemio.xfer.dummy_count[0] R=$abc$72829$auto$rtlil.cc:1981:NotGate$72723
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.xfer.$procmux$5928_Y[1] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66740 Q=soc.spimemio.xfer.dummy_count[1] R=$abc$72829$auto$rtlil.cc:1981:NotGate$72723
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.xfer.$procmux$5928_Y[2] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66740 Q=soc.spimemio.xfer.dummy_count[2] R=$abc$72829$auto$rtlil.cc:1981:NotGate$72723
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.xfer.$procmux$5928_Y[3] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66740 Q=soc.spimemio.xfer.dummy_count[3] R=$abc$72829$auto$rtlil.cc:1981:NotGate$72723
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.xfer.$procmux$5938_Y[0] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$66831 Q=soc.spimemio.xfer.count[0] R=$abc$72829$auto$rtlil.cc:1981:NotGate$72723
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.xfer.$procmux$5938_Y[1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$66882 Q=soc.spimemio.xfer.count[1] R=$abc$72829$auto$rtlil.cc:1981:NotGate$72723
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.xfer.$procmux$5938_Y[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$66882 Q=soc.spimemio.xfer.count[2] R=$abc$72829$auto$rtlil.cc:1981:NotGate$72723
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.xfer.$procmux$5938_Y[3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$66882 Q=soc.spimemio.xfer.count[3] R=$abc$72829$auto$rtlil.cc:1981:NotGate$72723
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[0] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67034 Q=soc.spimemio.xfer.ibuffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67034 Q=soc.spimemio.xfer.ibuffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67155 Q=soc.spimemio.xfer.ibuffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67155 Q=soc.spimemio.xfer.ibuffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67155 Q=soc.spimemio.xfer.ibuffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67155 Q=soc.spimemio.xfer.ibuffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67155 Q=soc.spimemio.xfer.ibuffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67155 Q=soc.spimemio.xfer.ibuffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.xfer.$0\obuffer[7:0][0] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67575 Q=soc.spimemio.xfer.obuffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.xfer.$0\obuffer[7:0][1] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67575 Q=soc.spimemio.xfer.obuffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.xfer.$0\obuffer[7:0][2] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67712 Q=soc.spimemio.xfer.obuffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.xfer.$0\obuffer[7:0][3] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67712 Q=soc.spimemio.xfer.obuffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.xfer.$0\obuffer[7:0][4] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67712 Q=soc.spimemio.xfer.obuffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.xfer.$0\obuffer[7:0][5] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67712 Q=soc.spimemio.xfer.obuffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.xfer.$0\obuffer[7:0][6] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67712 Q=soc.spimemio.xfer.obuffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.xfer.$0\obuffer[7:0][7] E=$abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67712 Q=soc.spimemio.xfer.obuffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.xfer.din_ddr E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66686 Q=soc.spimemio.xfer.xfer_ddr R=$abc$72829$auto$rtlil.cc:1981:NotGate$72723
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.xfer.din_dspi E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66686 Q=soc.spimemio.xfer.xfer_dspi R=$abc$72829$auto$rtlil.cc:1981:NotGate$72723
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$72829$techmap\soc.spimemio.xfer.$procmux$5976_Y E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66805 Q=soc.spimemio.xfer.flash_clk R=$abc$72829$auto$rtlil.cc:1981:NotGate$72723
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$rtlil.cc:1981:NotGate$72723 E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66686 Q=soc.spimemio.xfer.flash_csb
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:285|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$72829$auto$simplemap.cc:309:simplemap_lut$70421[2] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][1] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][2] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][3] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][4] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][5] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][6] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][7] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][8] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][9] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][10] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][11] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][12] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][13] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][14] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][15] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][16] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][17] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][18] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][19] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][20] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][21] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][22] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][23] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][24] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][25] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][26] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][27] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][28] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][29] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][30] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][31] E=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167 Q=clock.counterO[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$72829$auto$simplemap.cc:309:simplemap_lut$70402[2] Q=clock.counterI[0] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[1] Q=clock.counterI[1] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[2] Q=clock.counterI[2] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[3] Q=clock.counterI[3] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[4] Q=clock.counterI[4] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[5] Q=clock.counterI[5] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[6] Q=clock.counterI[6] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[7] Q=clock.counterI[7] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[8] Q=clock.counterI[8] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[9] Q=clock.counterI[9] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[10] Q=clock.counterI[10] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[11] Q=clock.counterI[11] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[12] Q=clock.counterI[12] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[13] Q=clock.counterI[13] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[14] Q=clock.counterI[14] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[15] Q=clock.counterI[15] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[16] Q=clock.counterI[16] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[17] Q=clock.counterI[17] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[18] Q=clock.counterI[18] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[19] Q=clock.counterI[19] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[20] Q=clock.counterI[20] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[21] Q=clock.counterI[21] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[22] Q=clock.counterI[22] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[23] Q=clock.counterI[23] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[24] Q=clock.counterI[24] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[25] Q=clock.counterI[25] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[26] Q=clock.counterI[26] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[27] Q=clock.counterI[27] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[28] Q=clock.counterI[28] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[29] Q=clock.counterI[29] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[30] Q=clock.counterI[30] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1136_Y[31] Q=clock.counterI[31] R=$abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:226|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_IO D_IN_0=flash_io0_di D_OUT_0=flash_io0_do OUTPUT_ENABLE=flash_io0_oe PACKAGE_PIN=flash_io0
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:82"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=flash_io1_di D_OUT_0=flash_io1_do OUTPUT_ENABLE=flash_io1_oe PACKAGE_PIN=flash_io1
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:82"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=flash_io2_di D_OUT_0=flash_io2_do OUTPUT_ENABLE=flash_io2_oe PACKAGE_PIN=flash_io2
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:82"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=flash_io3_di D_OUT_0=flash_io3_do OUTPUT_ENABLE=flash_io3_oe PACKAGE_PIN=flash_io3
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:82"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_RAM40_4K MASK[0]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[1]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[2]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[3]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[4]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[5]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[6]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[7]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[8]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[9]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[10]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[11]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[12]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[13]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[14]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[15]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 RADDR[0]=$abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_16mhz RCLKE=$true RDATA[0]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[0] RDATA[1]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[1] RDATA[2]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[2] RDATA[3]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[3] RDATA[4]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[4] RDATA[5]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[5] RDATA[6]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[6] RDATA[7]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[7] RDATA[8]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[8] RDATA[9]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[9] RDATA[10]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[10] RDATA[11]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[11] RDATA[12]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[12] RDATA[13]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[13] RDATA[14]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[14] RDATA[15]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8356[15] RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_16mhz WCLKE=soc.cpu.cpuregs.wen WDATA[0]=soc.cpu.cpuregs.wdata[0] WDATA[1]=soc.cpu.cpuregs.wdata[1] WDATA[2]=soc.cpu.cpuregs.wdata[2] WDATA[3]=soc.cpu.cpuregs.wdata[3] WDATA[4]=soc.cpu.cpuregs.wdata[4] WDATA[5]=soc.cpu.cpuregs.wdata[5] WDATA[6]=soc.cpu.cpuregs.wdata[6] WDATA[7]=soc.cpu.cpuregs.wdata[7] WDATA[8]=soc.cpu.cpuregs.wdata[8] WDATA[9]=soc.cpu.cpuregs.wdata[9] WDATA[10]=soc.cpu.cpuregs.wdata[10] WDATA[11]=soc.cpu.cpuregs.wdata[11] WDATA[12]=soc.cpu.cpuregs.wdata[12] WDATA[13]=soc.cpu.cpuregs.wdata[13] WDATA[14]=soc.cpu.cpuregs.wdata[14] WDATA[15]=soc.cpu.cpuregs.wdata[15] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[1]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[2]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[3]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[4]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[5]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[6]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[7]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[8]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[9]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[10]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[11]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[12]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[13]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[14]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[15]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 RADDR[0]=$abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0] RADDR[1]=$abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1] RADDR[2]=$abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2] RADDR[3]=$abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3] RADDR[4]=$abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_16mhz RCLKE=$true RDATA[0]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[0] RDATA[1]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[1] RDATA[2]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[2] RDATA[3]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[3] RDATA[4]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[4] RDATA[5]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[5] RDATA[6]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[6] RDATA[7]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[7] RDATA[8]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[8] RDATA[9]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[9] RDATA[10]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[10] RDATA[11]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[11] RDATA[12]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[12] RDATA[13]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[13] RDATA[14]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[14] RDATA[15]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8395[15] RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_16mhz WCLKE=soc.cpu.cpuregs.wen WDATA[0]=soc.cpu.cpuregs.wdata[0] WDATA[1]=soc.cpu.cpuregs.wdata[1] WDATA[2]=soc.cpu.cpuregs.wdata[2] WDATA[3]=soc.cpu.cpuregs.wdata[3] WDATA[4]=soc.cpu.cpuregs.wdata[4] WDATA[5]=soc.cpu.cpuregs.wdata[5] WDATA[6]=soc.cpu.cpuregs.wdata[6] WDATA[7]=soc.cpu.cpuregs.wdata[7] WDATA[8]=soc.cpu.cpuregs.wdata[8] WDATA[9]=soc.cpu.cpuregs.wdata[9] WDATA[10]=soc.cpu.cpuregs.wdata[10] WDATA[11]=soc.cpu.cpuregs.wdata[11] WDATA[12]=soc.cpu.cpuregs.wdata[12] WDATA[13]=soc.cpu.cpuregs.wdata[13] WDATA[14]=soc.cpu.cpuregs.wdata[14] WDATA[15]=soc.cpu.cpuregs.wdata[15] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[1]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[2]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[3]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[4]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[5]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[6]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[7]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[8]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[9]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[10]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[11]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[12]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[13]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[14]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[15]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 RADDR[0]=$abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_16mhz RCLKE=$true RDATA[0]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[0] RDATA[1]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[1] RDATA[2]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[2] RDATA[3]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[3] RDATA[4]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[4] RDATA[5]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[5] RDATA[6]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[6] RDATA[7]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[7] RDATA[8]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[8] RDATA[9]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[9] RDATA[10]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[10] RDATA[11]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[11] RDATA[12]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[12] RDATA[13]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[13] RDATA[14]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[14] RDATA[15]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8439[15] RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_16mhz WCLKE=soc.cpu.cpuregs.wen WDATA[0]=soc.cpu.cpuregs.wdata[16] WDATA[1]=soc.cpu.cpuregs.wdata[17] WDATA[2]=soc.cpu.cpuregs.wdata[18] WDATA[3]=soc.cpu.cpuregs.wdata[19] WDATA[4]=soc.cpu.cpuregs.wdata[20] WDATA[5]=soc.cpu.cpuregs.wdata[21] WDATA[6]=soc.cpu.cpuregs.wdata[22] WDATA[7]=soc.cpu.cpuregs.wdata[23] WDATA[8]=soc.cpu.cpuregs.wdata[24] WDATA[9]=soc.cpu.cpuregs.wdata[25] WDATA[10]=soc.cpu.cpuregs.wdata[26] WDATA[11]=soc.cpu.cpuregs.wdata[27] WDATA[12]=soc.cpu.cpuregs.wdata[28] WDATA[13]=soc.cpu.cpuregs.wdata[29] WDATA[14]=soc.cpu.cpuregs.wdata[30] WDATA[15]=soc.cpu.cpuregs.wdata[31] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[1]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[2]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[3]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[4]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[5]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[6]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[7]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[8]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[9]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[10]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[11]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[12]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[13]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[14]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 MASK[15]=$abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582 RADDR[0]=$abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0] RADDR[1]=$abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1] RADDR[2]=$abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2] RADDR[3]=$abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3] RADDR[4]=$abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_16mhz RCLKE=$true RDATA[0]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[0] RDATA[1]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[1] RDATA[2]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[2] RDATA[3]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[3] RDATA[4]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[4] RDATA[5]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[5] RDATA[6]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[6] RDATA[7]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[7] RDATA[8]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[8] RDATA[9]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[9] RDATA[10]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[10] RDATA[11]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[11] RDATA[12]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[12] RDATA[13]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[13] RDATA[14]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[14] RDATA[15]=$abc$72829$auto$memory_bram.cc:926:replace_cell$8478[15] RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_16mhz WCLKE=soc.cpu.cpuregs.wen WDATA[0]=soc.cpu.cpuregs.wdata[16] WDATA[1]=soc.cpu.cpuregs.wdata[17] WDATA[2]=soc.cpu.cpuregs.wdata[18] WDATA[3]=soc.cpu.cpuregs.wdata[19] WDATA[4]=soc.cpu.cpuregs.wdata[20] WDATA[5]=soc.cpu.cpuregs.wdata[21] WDATA[6]=soc.cpu.cpuregs.wdata[22] WDATA[7]=soc.cpu.cpuregs.wdata[23] WDATA[8]=soc.cpu.cpuregs.wdata[24] WDATA[9]=soc.cpu.cpuregs.wdata[25] WDATA[10]=soc.cpu.cpuregs.wdata[26] WDATA[11]=soc.cpu.cpuregs.wdata[27] WDATA[12]=soc.cpu.cpuregs.wdata[28] WDATA[13]=soc.cpu.cpuregs.wdata[29] WDATA[14]=soc.cpu.cpuregs.wdata[30] WDATA[15]=soc.cpu.cpuregs.wdata[31] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8541\soc.memory.mem.0.0.0.A1DATA_16[0] RDATA[1]=$techmap8541\soc.memory.mem.0.0.0.A1DATA_16[1] RDATA[2]=$techmap8541\soc.memory.mem.0.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[0] RDATA[4]=$techmap8541\soc.memory.mem.0.0.0.A1DATA_16[4] RDATA[5]=$techmap8541\soc.memory.mem.0.0.0.A1DATA_16[5] RDATA[6]=$techmap8541\soc.memory.mem.0.0.0.A1DATA_16[6] RDATA[7]=$techmap8541\soc.memory.mem.0.0.0.A1DATA_16[7] RDATA[8]=$techmap8541\soc.memory.mem.0.0.0.A1DATA_16[8] RDATA[9]=$techmap8541\soc.memory.mem.0.0.0.A1DATA_16[9] RDATA[10]=$techmap8541\soc.memory.mem.0.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[1] RDATA[12]=$techmap8541\soc.memory.mem.0.0.0.A1DATA_16[12] RDATA[13]=$techmap8541\soc.memory.mem.0.0.0.A1DATA_16[13] RDATA[14]=$techmap8541\soc.memory.mem.0.0.0.A1DATA_16[14] RDATA[15]=$techmap8541\soc.memory.mem.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[0] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[0] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[1] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8542\soc.memory.mem.1.0.0.A1DATA_16[0] RDATA[1]=$techmap8542\soc.memory.mem.1.0.0.A1DATA_16[1] RDATA[2]=$techmap8542\soc.memory.mem.1.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[2] RDATA[4]=$techmap8542\soc.memory.mem.1.0.0.A1DATA_16[4] RDATA[5]=$techmap8542\soc.memory.mem.1.0.0.A1DATA_16[5] RDATA[6]=$techmap8542\soc.memory.mem.1.0.0.A1DATA_16[6] RDATA[7]=$techmap8542\soc.memory.mem.1.0.0.A1DATA_16[7] RDATA[8]=$techmap8542\soc.memory.mem.1.0.0.A1DATA_16[8] RDATA[9]=$techmap8542\soc.memory.mem.1.0.0.A1DATA_16[9] RDATA[10]=$techmap8542\soc.memory.mem.1.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[3] RDATA[12]=$techmap8542\soc.memory.mem.1.0.0.A1DATA_16[12] RDATA[13]=$techmap8542\soc.memory.mem.1.0.0.A1DATA_16[13] RDATA[14]=$techmap8542\soc.memory.mem.1.0.0.A1DATA_16[14] RDATA[15]=$techmap8542\soc.memory.mem.1.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[0] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[2] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[3] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8548\soc.memory.mem.10.0.0.A1DATA_16[0] RDATA[1]=$techmap8548\soc.memory.mem.10.0.0.A1DATA_16[1] RDATA[2]=$techmap8548\soc.memory.mem.10.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[20] RDATA[4]=$techmap8548\soc.memory.mem.10.0.0.A1DATA_16[4] RDATA[5]=$techmap8548\soc.memory.mem.10.0.0.A1DATA_16[5] RDATA[6]=$techmap8548\soc.memory.mem.10.0.0.A1DATA_16[6] RDATA[7]=$techmap8548\soc.memory.mem.10.0.0.A1DATA_16[7] RDATA[8]=$techmap8548\soc.memory.mem.10.0.0.A1DATA_16[8] RDATA[9]=$techmap8548\soc.memory.mem.10.0.0.A1DATA_16[9] RDATA[10]=$techmap8548\soc.memory.mem.10.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[21] RDATA[12]=$techmap8548\soc.memory.mem.10.0.0.A1DATA_16[12] RDATA[13]=$techmap8548\soc.memory.mem.10.0.0.A1DATA_16[13] RDATA[14]=$techmap8548\soc.memory.mem.10.0.0.A1DATA_16[14] RDATA[15]=$techmap8548\soc.memory.mem.10.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[2] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[20] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[21] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8549\soc.memory.mem.11.0.0.A1DATA_16[0] RDATA[1]=$techmap8549\soc.memory.mem.11.0.0.A1DATA_16[1] RDATA[2]=$techmap8549\soc.memory.mem.11.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[22] RDATA[4]=$techmap8549\soc.memory.mem.11.0.0.A1DATA_16[4] RDATA[5]=$techmap8549\soc.memory.mem.11.0.0.A1DATA_16[5] RDATA[6]=$techmap8549\soc.memory.mem.11.0.0.A1DATA_16[6] RDATA[7]=$techmap8549\soc.memory.mem.11.0.0.A1DATA_16[7] RDATA[8]=$techmap8549\soc.memory.mem.11.0.0.A1DATA_16[8] RDATA[9]=$techmap8549\soc.memory.mem.11.0.0.A1DATA_16[9] RDATA[10]=$techmap8549\soc.memory.mem.11.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[23] RDATA[12]=$techmap8549\soc.memory.mem.11.0.0.A1DATA_16[12] RDATA[13]=$techmap8549\soc.memory.mem.11.0.0.A1DATA_16[13] RDATA[14]=$techmap8549\soc.memory.mem.11.0.0.A1DATA_16[14] RDATA[15]=$techmap8549\soc.memory.mem.11.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[2] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[22] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[23] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8550\soc.memory.mem.12.0.0.A1DATA_16[0] RDATA[1]=$techmap8550\soc.memory.mem.12.0.0.A1DATA_16[1] RDATA[2]=$techmap8550\soc.memory.mem.12.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[24] RDATA[4]=$techmap8550\soc.memory.mem.12.0.0.A1DATA_16[4] RDATA[5]=$techmap8550\soc.memory.mem.12.0.0.A1DATA_16[5] RDATA[6]=$techmap8550\soc.memory.mem.12.0.0.A1DATA_16[6] RDATA[7]=$techmap8550\soc.memory.mem.12.0.0.A1DATA_16[7] RDATA[8]=$techmap8550\soc.memory.mem.12.0.0.A1DATA_16[8] RDATA[9]=$techmap8550\soc.memory.mem.12.0.0.A1DATA_16[9] RDATA[10]=$techmap8550\soc.memory.mem.12.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[25] RDATA[12]=$techmap8550\soc.memory.mem.12.0.0.A1DATA_16[12] RDATA[13]=$techmap8550\soc.memory.mem.12.0.0.A1DATA_16[13] RDATA[14]=$techmap8550\soc.memory.mem.12.0.0.A1DATA_16[14] RDATA[15]=$techmap8550\soc.memory.mem.12.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[3] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[24] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[25] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8551\soc.memory.mem.13.0.0.A1DATA_16[0] RDATA[1]=$techmap8551\soc.memory.mem.13.0.0.A1DATA_16[1] RDATA[2]=$techmap8551\soc.memory.mem.13.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[26] RDATA[4]=$techmap8551\soc.memory.mem.13.0.0.A1DATA_16[4] RDATA[5]=$techmap8551\soc.memory.mem.13.0.0.A1DATA_16[5] RDATA[6]=$techmap8551\soc.memory.mem.13.0.0.A1DATA_16[6] RDATA[7]=$techmap8551\soc.memory.mem.13.0.0.A1DATA_16[7] RDATA[8]=$techmap8551\soc.memory.mem.13.0.0.A1DATA_16[8] RDATA[9]=$techmap8551\soc.memory.mem.13.0.0.A1DATA_16[9] RDATA[10]=$techmap8551\soc.memory.mem.13.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[27] RDATA[12]=$techmap8551\soc.memory.mem.13.0.0.A1DATA_16[12] RDATA[13]=$techmap8551\soc.memory.mem.13.0.0.A1DATA_16[13] RDATA[14]=$techmap8551\soc.memory.mem.13.0.0.A1DATA_16[14] RDATA[15]=$techmap8551\soc.memory.mem.13.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[3] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[26] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[27] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8552\soc.memory.mem.14.0.0.A1DATA_16[0] RDATA[1]=$techmap8552\soc.memory.mem.14.0.0.A1DATA_16[1] RDATA[2]=$techmap8552\soc.memory.mem.14.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[28] RDATA[4]=$techmap8552\soc.memory.mem.14.0.0.A1DATA_16[4] RDATA[5]=$techmap8552\soc.memory.mem.14.0.0.A1DATA_16[5] RDATA[6]=$techmap8552\soc.memory.mem.14.0.0.A1DATA_16[6] RDATA[7]=$techmap8552\soc.memory.mem.14.0.0.A1DATA_16[7] RDATA[8]=$techmap8552\soc.memory.mem.14.0.0.A1DATA_16[8] RDATA[9]=$techmap8552\soc.memory.mem.14.0.0.A1DATA_16[9] RDATA[10]=$techmap8552\soc.memory.mem.14.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[29] RDATA[12]=$techmap8552\soc.memory.mem.14.0.0.A1DATA_16[12] RDATA[13]=$techmap8552\soc.memory.mem.14.0.0.A1DATA_16[13] RDATA[14]=$techmap8552\soc.memory.mem.14.0.0.A1DATA_16[14] RDATA[15]=$techmap8552\soc.memory.mem.14.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[3] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[28] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[29] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8553\soc.memory.mem.15.0.0.A1DATA_16[0] RDATA[1]=$techmap8553\soc.memory.mem.15.0.0.A1DATA_16[1] RDATA[2]=$techmap8553\soc.memory.mem.15.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[30] RDATA[4]=$techmap8553\soc.memory.mem.15.0.0.A1DATA_16[4] RDATA[5]=$techmap8553\soc.memory.mem.15.0.0.A1DATA_16[5] RDATA[6]=$techmap8553\soc.memory.mem.15.0.0.A1DATA_16[6] RDATA[7]=$techmap8553\soc.memory.mem.15.0.0.A1DATA_16[7] RDATA[8]=$techmap8553\soc.memory.mem.15.0.0.A1DATA_16[8] RDATA[9]=$techmap8553\soc.memory.mem.15.0.0.A1DATA_16[9] RDATA[10]=$techmap8553\soc.memory.mem.15.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[31] RDATA[12]=$techmap8553\soc.memory.mem.15.0.0.A1DATA_16[12] RDATA[13]=$techmap8553\soc.memory.mem.15.0.0.A1DATA_16[13] RDATA[14]=$techmap8553\soc.memory.mem.15.0.0.A1DATA_16[14] RDATA[15]=$techmap8553\soc.memory.mem.15.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[3] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[30] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[31] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8543\soc.memory.mem.2.0.0.A1DATA_16[0] RDATA[1]=$techmap8543\soc.memory.mem.2.0.0.A1DATA_16[1] RDATA[2]=$techmap8543\soc.memory.mem.2.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[4] RDATA[4]=$techmap8543\soc.memory.mem.2.0.0.A1DATA_16[4] RDATA[5]=$techmap8543\soc.memory.mem.2.0.0.A1DATA_16[5] RDATA[6]=$techmap8543\soc.memory.mem.2.0.0.A1DATA_16[6] RDATA[7]=$techmap8543\soc.memory.mem.2.0.0.A1DATA_16[7] RDATA[8]=$techmap8543\soc.memory.mem.2.0.0.A1DATA_16[8] RDATA[9]=$techmap8543\soc.memory.mem.2.0.0.A1DATA_16[9] RDATA[10]=$techmap8543\soc.memory.mem.2.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[5] RDATA[12]=$techmap8543\soc.memory.mem.2.0.0.A1DATA_16[12] RDATA[13]=$techmap8543\soc.memory.mem.2.0.0.A1DATA_16[13] RDATA[14]=$techmap8543\soc.memory.mem.2.0.0.A1DATA_16[14] RDATA[15]=$techmap8543\soc.memory.mem.2.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[0] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[4] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[5] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8544\soc.memory.mem.3.0.0.A1DATA_16[0] RDATA[1]=$techmap8544\soc.memory.mem.3.0.0.A1DATA_16[1] RDATA[2]=$techmap8544\soc.memory.mem.3.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[6] RDATA[4]=$techmap8544\soc.memory.mem.3.0.0.A1DATA_16[4] RDATA[5]=$techmap8544\soc.memory.mem.3.0.0.A1DATA_16[5] RDATA[6]=$techmap8544\soc.memory.mem.3.0.0.A1DATA_16[6] RDATA[7]=$techmap8544\soc.memory.mem.3.0.0.A1DATA_16[7] RDATA[8]=$techmap8544\soc.memory.mem.3.0.0.A1DATA_16[8] RDATA[9]=$techmap8544\soc.memory.mem.3.0.0.A1DATA_16[9] RDATA[10]=$techmap8544\soc.memory.mem.3.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[7] RDATA[12]=$techmap8544\soc.memory.mem.3.0.0.A1DATA_16[12] RDATA[13]=$techmap8544\soc.memory.mem.3.0.0.A1DATA_16[13] RDATA[14]=$techmap8544\soc.memory.mem.3.0.0.A1DATA_16[14] RDATA[15]=$techmap8544\soc.memory.mem.3.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[0] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[6] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[7] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8545\soc.memory.mem.4.0.0.A1DATA_16[0] RDATA[1]=$techmap8545\soc.memory.mem.4.0.0.A1DATA_16[1] RDATA[2]=$techmap8545\soc.memory.mem.4.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[8] RDATA[4]=$techmap8545\soc.memory.mem.4.0.0.A1DATA_16[4] RDATA[5]=$techmap8545\soc.memory.mem.4.0.0.A1DATA_16[5] RDATA[6]=$techmap8545\soc.memory.mem.4.0.0.A1DATA_16[6] RDATA[7]=$techmap8545\soc.memory.mem.4.0.0.A1DATA_16[7] RDATA[8]=$techmap8545\soc.memory.mem.4.0.0.A1DATA_16[8] RDATA[9]=$techmap8545\soc.memory.mem.4.0.0.A1DATA_16[9] RDATA[10]=$techmap8545\soc.memory.mem.4.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[9] RDATA[12]=$techmap8545\soc.memory.mem.4.0.0.A1DATA_16[12] RDATA[13]=$techmap8545\soc.memory.mem.4.0.0.A1DATA_16[13] RDATA[14]=$techmap8545\soc.memory.mem.4.0.0.A1DATA_16[14] RDATA[15]=$techmap8545\soc.memory.mem.4.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[1] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[8] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[9] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8557\soc.memory.mem.5.0.0.A1DATA_16[0] RDATA[1]=$techmap8557\soc.memory.mem.5.0.0.A1DATA_16[1] RDATA[2]=$techmap8557\soc.memory.mem.5.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[10] RDATA[4]=$techmap8557\soc.memory.mem.5.0.0.A1DATA_16[4] RDATA[5]=$techmap8557\soc.memory.mem.5.0.0.A1DATA_16[5] RDATA[6]=$techmap8557\soc.memory.mem.5.0.0.A1DATA_16[6] RDATA[7]=$techmap8557\soc.memory.mem.5.0.0.A1DATA_16[7] RDATA[8]=$techmap8557\soc.memory.mem.5.0.0.A1DATA_16[8] RDATA[9]=$techmap8557\soc.memory.mem.5.0.0.A1DATA_16[9] RDATA[10]=$techmap8557\soc.memory.mem.5.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[11] RDATA[12]=$techmap8557\soc.memory.mem.5.0.0.A1DATA_16[12] RDATA[13]=$techmap8557\soc.memory.mem.5.0.0.A1DATA_16[13] RDATA[14]=$techmap8557\soc.memory.mem.5.0.0.A1DATA_16[14] RDATA[15]=$techmap8557\soc.memory.mem.5.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[1] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[10] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[11] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8558\soc.memory.mem.6.0.0.A1DATA_16[0] RDATA[1]=$techmap8558\soc.memory.mem.6.0.0.A1DATA_16[1] RDATA[2]=$techmap8558\soc.memory.mem.6.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[12] RDATA[4]=$techmap8558\soc.memory.mem.6.0.0.A1DATA_16[4] RDATA[5]=$techmap8558\soc.memory.mem.6.0.0.A1DATA_16[5] RDATA[6]=$techmap8558\soc.memory.mem.6.0.0.A1DATA_16[6] RDATA[7]=$techmap8558\soc.memory.mem.6.0.0.A1DATA_16[7] RDATA[8]=$techmap8558\soc.memory.mem.6.0.0.A1DATA_16[8] RDATA[9]=$techmap8558\soc.memory.mem.6.0.0.A1DATA_16[9] RDATA[10]=$techmap8558\soc.memory.mem.6.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[13] RDATA[12]=$techmap8558\soc.memory.mem.6.0.0.A1DATA_16[12] RDATA[13]=$techmap8558\soc.memory.mem.6.0.0.A1DATA_16[13] RDATA[14]=$techmap8558\soc.memory.mem.6.0.0.A1DATA_16[14] RDATA[15]=$techmap8558\soc.memory.mem.6.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[1] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[12] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[13] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8540\soc.memory.mem.7.0.0.A1DATA_16[0] RDATA[1]=$techmap8540\soc.memory.mem.7.0.0.A1DATA_16[1] RDATA[2]=$techmap8540\soc.memory.mem.7.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[14] RDATA[4]=$techmap8540\soc.memory.mem.7.0.0.A1DATA_16[4] RDATA[5]=$techmap8540\soc.memory.mem.7.0.0.A1DATA_16[5] RDATA[6]=$techmap8540\soc.memory.mem.7.0.0.A1DATA_16[6] RDATA[7]=$techmap8540\soc.memory.mem.7.0.0.A1DATA_16[7] RDATA[8]=$techmap8540\soc.memory.mem.7.0.0.A1DATA_16[8] RDATA[9]=$techmap8540\soc.memory.mem.7.0.0.A1DATA_16[9] RDATA[10]=$techmap8540\soc.memory.mem.7.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[15] RDATA[12]=$techmap8540\soc.memory.mem.7.0.0.A1DATA_16[12] RDATA[13]=$techmap8540\soc.memory.mem.7.0.0.A1DATA_16[13] RDATA[14]=$techmap8540\soc.memory.mem.7.0.0.A1DATA_16[14] RDATA[15]=$techmap8540\soc.memory.mem.7.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[1] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[14] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[15] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8546\soc.memory.mem.8.0.0.A1DATA_16[0] RDATA[1]=$techmap8546\soc.memory.mem.8.0.0.A1DATA_16[1] RDATA[2]=$techmap8546\soc.memory.mem.8.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[16] RDATA[4]=$techmap8546\soc.memory.mem.8.0.0.A1DATA_16[4] RDATA[5]=$techmap8546\soc.memory.mem.8.0.0.A1DATA_16[5] RDATA[6]=$techmap8546\soc.memory.mem.8.0.0.A1DATA_16[6] RDATA[7]=$techmap8546\soc.memory.mem.8.0.0.A1DATA_16[7] RDATA[8]=$techmap8546\soc.memory.mem.8.0.0.A1DATA_16[8] RDATA[9]=$techmap8546\soc.memory.mem.8.0.0.A1DATA_16[9] RDATA[10]=$techmap8546\soc.memory.mem.8.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[17] RDATA[12]=$techmap8546\soc.memory.mem.8.0.0.A1DATA_16[12] RDATA[13]=$techmap8546\soc.memory.mem.8.0.0.A1DATA_16[13] RDATA[14]=$techmap8546\soc.memory.mem.8.0.0.A1DATA_16[14] RDATA[15]=$techmap8546\soc.memory.mem.8.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[2] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[16] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[17] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8547\soc.memory.mem.9.0.0.A1DATA_16[0] RDATA[1]=$techmap8547\soc.memory.mem.9.0.0.A1DATA_16[1] RDATA[2]=$techmap8547\soc.memory.mem.9.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[18] RDATA[4]=$techmap8547\soc.memory.mem.9.0.0.A1DATA_16[4] RDATA[5]=$techmap8547\soc.memory.mem.9.0.0.A1DATA_16[5] RDATA[6]=$techmap8547\soc.memory.mem.9.0.0.A1DATA_16[6] RDATA[7]=$techmap8547\soc.memory.mem.9.0.0.A1DATA_16[7] RDATA[8]=$techmap8547\soc.memory.mem.9.0.0.A1DATA_16[8] RDATA[9]=$techmap8547\soc.memory.mem.9.0.0.A1DATA_16[9] RDATA[10]=$techmap8547\soc.memory.mem.9.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[19] RDATA[12]=$techmap8547\soc.memory.mem.9.0.0.A1DATA_16[12] RDATA[13]=$techmap8547\soc.memory.mem.9.0.0.A1DATA_16[13] RDATA[14]=$techmap8547\soc.memory.mem.9.0.0.A1DATA_16[14] RDATA[15]=$techmap8547\soc.memory.mem.9.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[2] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[18] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[19] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.names $true $auto$alumacc.cc:474:replace_alu$7401.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7406.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7411.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7422.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7444.C[0]
1 1
.names $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[0] $auto$alumacc.cc:474:replace_alu$7444.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7455.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7455.C[1]
1 1
.names $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[25] $auto$alumacc.cc:474:replace_alu$7455.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7460.C[0]
1 1
.names $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[0] $auto$alumacc.cc:474:replace_alu$7460.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7473.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7473.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7473.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7473.C[3]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7473.C[4]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7473.C[5]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7473.C[6]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7473.C[7]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7473.C[8]
1 1
.names $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[8] $auto$alumacc.cc:474:replace_alu$7473.C[9]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7484.C[0]
1 1
.names $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[0] $auto$alumacc.cc:474:replace_alu$7484.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7489.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7502.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7502.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7502.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7502.C[3]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7502.C[4]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7502.C[5]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7502.C[6]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7502.C[7]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7502.C[8]
1 1
.names $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[8] $auto$alumacc.cc:474:replace_alu$7502.C[9]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7513.C[0]
1 1
.names $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[0] $auto$alumacc.cc:474:replace_alu$7513.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7518.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7531.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7531.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7531.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7531.C[3]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7531.C[4]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7531.C[5]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7531.C[6]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7531.C[7]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7531.C[8]
1 1
.names $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[8] $auto$alumacc.cc:474:replace_alu$7531.C[9]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7542.C[0]
1 1
.names $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[0] $auto$alumacc.cc:474:replace_alu$7542.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7547.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7560.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7560.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7560.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7560.C[3]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7560.C[4]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7560.C[5]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7560.C[6]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7560.C[7]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7560.C[8]
1 1
.names $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[8] $auto$alumacc.cc:474:replace_alu$7560.C[9]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7571.C[0]
1 1
.names $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[0] $auto$alumacc.cc:474:replace_alu$7571.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7576.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7589.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7592.C[0]
1 1
.names clock.counterI[0] $auto$alumacc.cc:474:replace_alu$7592.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7595.C[0]
1 1
.names clock.counterO[0] $auto$alumacc.cc:474:replace_alu$7595.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7598.C[0]
1 1
.names encoderL.encoderCounter[0] $auto$alumacc.cc:474:replace_alu$7598.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7601.C[0]
1 1
.names encoderL.encoderCount[0] $auto$alumacc.cc:474:replace_alu$7601.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7604.C[0]
1 1
.names encoderL.encoderCount[0] $auto$alumacc.cc:474:replace_alu$7604.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7607.C[0]
1 1
.names encoderR.encoderCounter[0] $auto$alumacc.cc:474:replace_alu$7607.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7610.C[0]
1 1
.names encoderR.encoderCount[0] $auto$alumacc.cc:474:replace_alu$7610.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7613.C[0]
1 1
.names encoderR.encoderCount[0] $auto$alumacc.cc:474:replace_alu$7613.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7616.C[0]
1 1
.names pwmDB.counterI[0] $auto$alumacc.cc:474:replace_alu$7616.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7619.C[0]
1 1
.names pwmDB.count_temp[0] $auto$alumacc.cc:474:replace_alu$7619.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7622.C[0]
1 1
.names pwmDF.counterI[0] $auto$alumacc.cc:474:replace_alu$7622.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7625.C[0]
1 1
.names pwmDF.count_temp[0] $auto$alumacc.cc:474:replace_alu$7625.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7628.C[0]
1 1
.names pwmIB.counterI[0] $auto$alumacc.cc:474:replace_alu$7628.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7631.C[0]
1 1
.names pwmIB.count_temp[0] $auto$alumacc.cc:474:replace_alu$7631.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7634.C[0]
1 1
.names pwmIF.counterI[0] $auto$alumacc.cc:474:replace_alu$7634.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7637.C[0]
1 1
.names pwmIF.count_temp[0] $auto$alumacc.cc:474:replace_alu$7637.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7640.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7643.C[0]
1 1
.names soc.cpu.count_cycle[0] $auto$alumacc.cc:474:replace_alu$7643.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7646.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7649.C[0]
1 1
.names soc.cpu.count_instr[0] $auto$alumacc.cc:474:replace_alu$7649.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7652.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7655.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7658.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7661.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7670.C[0]
1 1
.names $abc$72829$auto$alumacc.cc:474:replace_alu$7670.C[31] $auto$alumacc.cc:474:replace_alu$7670.C[31]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7677.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7680.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7687.C[0]
1 1
.names soc.cpu.pcpi_timeout_counter[0] $auto$alumacc.cc:474:replace_alu$7687.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7690.C[0]
1 1
.names soc.cpu.timer[0] $auto$alumacc.cc:474:replace_alu$7690.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7699.C[0]
1 1
.names $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[0] $auto$alumacc.cc:474:replace_alu$7699.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7702.C[0]
1 1
.names $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[0] $auto$alumacc.cc:474:replace_alu$7702.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7705.C[0]
1 1
.names $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[0] $auto$alumacc.cc:474:replace_alu$7705.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7708.C[0]
1 1
.names $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[0] $auto$alumacc.cc:474:replace_alu$7708.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7711.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7714.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7717.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7723.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7726.C[0]
1 1
.names soc.spimemio.rd_addr[2] $auto$alumacc.cc:474:replace_alu$7726.C[1]
1 1
.names $abc$72829$auto$alumacc.cc:474:replace_alu$7726.C[22] $auto$alumacc.cc:474:replace_alu$7726.C[22]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7729.C[0]
1 1
.names soc.simpleuart.send_bitcnt[0] $auto$alumacc.cc:474:replace_alu$7729.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7732.C[0]
1 1
.names soc.simpleuart.recv_state[0] $auto$alumacc.cc:474:replace_alu$7732.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7735.C[0]
1 1
.names soc.simpleuart.recv_divcnt[0] $auto$alumacc.cc:474:replace_alu$7735.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7738.C[0]
1 1
.names soc.simpleuart.send_divcnt[0] $auto$alumacc.cc:474:replace_alu$7738.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7741.C[0]
1 1
.names soc.cpu.pcpi_mul.mul_counter[0] $auto$alumacc.cc:474:replace_alu$7741.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$14280.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$14280.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$25987.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$25987.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$25994.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$25994.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$26023.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$26023.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$26030.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$26030.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$26038.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$26038.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$26045.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$26045.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$26052.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$26052.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$26060.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$26060.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$26085.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$26085.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$26092.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$26092.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$26100.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$26100.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$26127.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$26127.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$26134.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$26134.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$26142.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$26142.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$26149.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$26149.C[1]
1 1
.names $abc$72829$auto$simplemap.cc:309:simplemap_lut$70749[0] $auto$wreduce.cc:454:run$7244[0]
1 1
.names $abc$72829$auto$simplemap.cc:309:simplemap_lut$70977[0] $auto$wreduce.cc:454:run$7258[0]
1 1
.names $abc$72829$auto$wreduce.cc:454:run$7258[5] $auto$wreduce.cc:454:run$7258[5]
1 1
.names soc.memory.rdata[14] $techmap8540\soc.memory.mem.7.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[15] $techmap8540\soc.memory.mem.7.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[0] $techmap8541\soc.memory.mem.0.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[1] $techmap8541\soc.memory.mem.0.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[2] $techmap8542\soc.memory.mem.1.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[3] $techmap8542\soc.memory.mem.1.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[4] $techmap8543\soc.memory.mem.2.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[5] $techmap8543\soc.memory.mem.2.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[6] $techmap8544\soc.memory.mem.3.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[7] $techmap8544\soc.memory.mem.3.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[8] $techmap8545\soc.memory.mem.4.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[9] $techmap8545\soc.memory.mem.4.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[16] $techmap8546\soc.memory.mem.8.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[17] $techmap8546\soc.memory.mem.8.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[18] $techmap8547\soc.memory.mem.9.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[19] $techmap8547\soc.memory.mem.9.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[20] $techmap8548\soc.memory.mem.10.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[21] $techmap8548\soc.memory.mem.10.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[22] $techmap8549\soc.memory.mem.11.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[23] $techmap8549\soc.memory.mem.11.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[24] $techmap8550\soc.memory.mem.12.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[25] $techmap8550\soc.memory.mem.12.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[26] $techmap8551\soc.memory.mem.13.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[27] $techmap8551\soc.memory.mem.13.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[28] $techmap8552\soc.memory.mem.14.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[29] $techmap8552\soc.memory.mem.14.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[30] $techmap8553\soc.memory.mem.15.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[31] $techmap8553\soc.memory.mem.15.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[10] $techmap8557\soc.memory.mem.5.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[11] $techmap8557\soc.memory.mem.5.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[12] $techmap8558\soc.memory.mem.6.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[13] $techmap8558\soc.memory.mem.6.0.0.A1DATA_16[11]
1 1
.names $abc$72829$auto$simplemap.cc:309:simplemap_lut$70421[2] $techmap\clock.$0\counterO[31:0][0]
1 1
.names $abc$72829$auto$simplemap.cc:309:simplemap_lut$70402[2] $techmap\clock.$add$clock.v:17$1136_Y[0]
1 1
.names $abc$72829$auto$simplemap.cc:309:simplemap_lut$70706[2] $techmap\soc.cpu.$add$picorv32.v:1405$2471_Y[0]
1 1
.names $abc$72829$auto$simplemap.cc:309:simplemap_lut$70725[2] $techmap\soc.cpu.$add$picorv32.v:1542$2529_Y[0]
1 1
.names clk_16mhz clk
1 1
.names clk_16mhz clock.clk
1 1
.names clock.counterO[0] clock.clock_out[0]
1 1
.names clock.counterO[1] clock.clock_out[1]
1 1
.names clock.counterO[2] clock.clock_out[2]
1 1
.names clock.counterO[3] clock.clock_out[3]
1 1
.names clock.counterO[4] clock.clock_out[4]
1 1
.names clock.counterO[5] clock.clock_out[5]
1 1
.names clock.counterO[6] clock.clock_out[6]
1 1
.names clock.counterO[7] clock.clock_out[7]
1 1
.names clock.counterO[8] clock.clock_out[8]
1 1
.names clock.counterO[9] clock.clock_out[9]
1 1
.names clock.counterO[10] clock.clock_out[10]
1 1
.names clock.counterO[11] clock.clock_out[11]
1 1
.names clock.counterO[12] clock.clock_out[12]
1 1
.names clock.counterO[13] clock.clock_out[13]
1 1
.names clock.counterO[14] clock.clock_out[14]
1 1
.names clock.counterO[15] clock.clock_out[15]
1 1
.names clock.counterO[16] clock.clock_out[16]
1 1
.names clock.counterO[17] clock.clock_out[17]
1 1
.names clock.counterO[18] clock.clock_out[18]
1 1
.names clock.counterO[19] clock.clock_out[19]
1 1
.names clock.counterO[20] clock.clock_out[20]
1 1
.names clock.counterO[21] clock.clock_out[21]
1 1
.names clock.counterO[22] clock.clock_out[22]
1 1
.names clock.counterO[23] clock.clock_out[23]
1 1
.names clock.counterO[24] clock.clock_out[24]
1 1
.names clock.counterO[25] clock.clock_out[25]
1 1
.names clock.counterO[26] clock.clock_out[26]
1 1
.names clock.counterO[27] clock.clock_out[27]
1 1
.names clock.counterO[28] clock.clock_out[28]
1 1
.names clock.counterO[29] clock.clock_out[29]
1 1
.names clock.counterO[30] clock.clock_out[30]
1 1
.names clock.counterO[31] clock.clock_out[31]
1 1
.names resetn clock.resetn
1 1
.names $false clockO[0]
1 1
.names $false clockO[1]
1 1
.names $false clockO[2]
1 1
.names $false clockO[3]
1 1
.names $false clockO[4]
1 1
.names $false clockO[5]
1 1
.names $false clockO[6]
1 1
.names $false clockO[7]
1 1
.names $false clockO[8]
1 1
.names $false clockO[9]
1 1
.names $false clockO[10]
1 1
.names $false clockO[11]
1 1
.names $false clockO[12]
1 1
.names $false clockO[13]
1 1
.names $false clockO[14]
1 1
.names $false clockO[15]
1 1
.names $false clockO[16]
1 1
.names $false clockO[17]
1 1
.names $false clockO[18]
1 1
.names $false clockO[19]
1 1
.names $false clockO[20]
1 1
.names $false clockO[21]
1 1
.names $false clockO[22]
1 1
.names $false clockO[23]
1 1
.names $false clockO[24]
1 1
.names $false clockO[25]
1 1
.names $false clockO[26]
1 1
.names $false clockO[27]
1 1
.names $false clockO[28]
1 1
.names $false clockO[29]
1 1
.names $false clockO[30]
1 1
.names $false clockO[31]
1 1
.names clock.counterO[0] clock_out[0]
1 1
.names clock.counterO[1] clock_out[1]
1 1
.names clock.counterO[2] clock_out[2]
1 1
.names clock.counterO[3] clock_out[3]
1 1
.names clock.counterO[4] clock_out[4]
1 1
.names clock.counterO[5] clock_out[5]
1 1
.names clock.counterO[6] clock_out[6]
1 1
.names clock.counterO[7] clock_out[7]
1 1
.names clock.counterO[8] clock_out[8]
1 1
.names clock.counterO[9] clock_out[9]
1 1
.names clock.counterO[10] clock_out[10]
1 1
.names clock.counterO[11] clock_out[11]
1 1
.names clock.counterO[12] clock_out[12]
1 1
.names clock.counterO[13] clock_out[13]
1 1
.names clock.counterO[14] clock_out[14]
1 1
.names clock.counterO[15] clock_out[15]
1 1
.names clock.counterO[16] clock_out[16]
1 1
.names clock.counterO[17] clock_out[17]
1 1
.names clock.counterO[18] clock_out[18]
1 1
.names clock.counterO[19] clock_out[19]
1 1
.names clock.counterO[20] clock_out[20]
1 1
.names clock.counterO[21] clock_out[21]
1 1
.names clock.counterO[22] clock_out[22]
1 1
.names clock.counterO[23] clock_out[23]
1 1
.names clock.counterO[24] clock_out[24]
1 1
.names clock.counterO[25] clock_out[25]
1 1
.names clock.counterO[26] clock_out[26]
1 1
.names clock.counterO[27] clock_out[27]
1 1
.names clock.counterO[28] clock_out[28]
1 1
.names clock.counterO[29] clock_out[29]
1 1
.names clock.counterO[30] clock_out[30]
1 1
.names clock.counterO[31] clock_out[31]
1 1
.names clk_16mhz encoderL.clk
1 1
.names encoderDataI[0] encoderL.encoderData[0]
1 1
.names encoderDataI[1] encoderL.encoderData[1]
1 1
.names encoderDataI[2] encoderL.encoderData[2]
1 1
.names encoderDataI[3] encoderL.encoderData[3]
1 1
.names encoderDataI[4] encoderL.encoderData[4]
1 1
.names encoderDataI[5] encoderL.encoderData[5]
1 1
.names encoderDataI[6] encoderL.encoderData[6]
1 1
.names encoderDataI[7] encoderL.encoderData[7]
1 1
.names encoderDataI[8] encoderL.encoderData[8]
1 1
.names encoderDataI[9] encoderL.encoderData[9]
1 1
.names encoderDataI[10] encoderL.encoderData[10]
1 1
.names encoderDataI[11] encoderL.encoderData[11]
1 1
.names encoderDataI[12] encoderL.encoderData[12]
1 1
.names encoderDataI[13] encoderL.encoderData[13]
1 1
.names encoderDataI[14] encoderL.encoderData[14]
1 1
.names encoderDataI[15] encoderL.encoderData[15]
1 1
.names encoderDataI[16] encoderL.encoderData[16]
1 1
.names encoderDataI[17] encoderL.encoderData[17]
1 1
.names encoderDataI[18] encoderL.encoderData[18]
1 1
.names encoderDataI[19] encoderL.encoderData[19]
1 1
.names encoderDataI[20] encoderL.encoderData[20]
1 1
.names encoderDataI[21] encoderL.encoderData[21]
1 1
.names encoderDataI[22] encoderL.encoderData[22]
1 1
.names encoderDataI[23] encoderL.encoderData[23]
1 1
.names encoderDataI[24] encoderL.encoderData[24]
1 1
.names encoderDataI[25] encoderL.encoderData[25]
1 1
.names encoderDataI[26] encoderL.encoderData[26]
1 1
.names encoderDataI[27] encoderL.encoderData[27]
1 1
.names encoderDataI[28] encoderL.encoderData[28]
1 1
.names encoderDataI[29] encoderL.encoderData[29]
1 1
.names encoderDataI[30] encoderL.encoderData[30]
1 1
.names encoderDataI[31] encoderL.encoderData[31]
1 1
.names encoderL.encoderCount[0] encoderL.encoderValue[0]
1 1
.names encoderL.encoderCount[1] encoderL.encoderValue[1]
1 1
.names encoderL.encoderCount[2] encoderL.encoderValue[2]
1 1
.names encoderL.encoderCount[3] encoderL.encoderValue[3]
1 1
.names encoderL.encoderCount[4] encoderL.encoderValue[4]
1 1
.names encoderL.encoderCount[5] encoderL.encoderValue[5]
1 1
.names encoderL.encoderCount[6] encoderL.encoderValue[6]
1 1
.names encoderL.encoderCount[7] encoderL.encoderValue[7]
1 1
.names encoderL.encoderCount[8] encoderL.encoderValue[8]
1 1
.names encoderL.encoderCount[9] encoderL.encoderValue[9]
1 1
.names encoderL.encoderCount[10] encoderL.encoderValue[10]
1 1
.names encoderL.encoderCount[11] encoderL.encoderValue[11]
1 1
.names encoderL.encoderCount[12] encoderL.encoderValue[12]
1 1
.names encoderL.encoderCount[13] encoderL.encoderValue[13]
1 1
.names encoderL.encoderCount[14] encoderL.encoderValue[14]
1 1
.names encoderL.encoderCount[15] encoderL.encoderValue[15]
1 1
.names encoderL.encoderCount[16] encoderL.encoderValue[16]
1 1
.names encoderL.encoderCount[17] encoderL.encoderValue[17]
1 1
.names encoderL.encoderCount[18] encoderL.encoderValue[18]
1 1
.names encoderL.encoderCount[19] encoderL.encoderValue[19]
1 1
.names encoderL.encoderCount[20] encoderL.encoderValue[20]
1 1
.names encoderL.encoderCount[21] encoderL.encoderValue[21]
1 1
.names encoderL.encoderCount[22] encoderL.encoderValue[22]
1 1
.names encoderL.encoderCount[23] encoderL.encoderValue[23]
1 1
.names encoderL.encoderCount[24] encoderL.encoderValue[24]
1 1
.names encoderL.encoderCount[25] encoderL.encoderValue[25]
1 1
.names encoderL.encoderCount[26] encoderL.encoderValue[26]
1 1
.names encoderL.encoderCount[27] encoderL.encoderValue[27]
1 1
.names encoderL.encoderCount[28] encoderL.encoderValue[28]
1 1
.names encoderL.encoderCount[29] encoderL.encoderValue[29]
1 1
.names encoderL.encoderCount[30] encoderL.encoderValue[30]
1 1
.names encoderL.encoderCount[31] encoderL.encoderValue[31]
1 1
.names pinEncoderIB encoderL.pinEncoderB
1 1
.names pinEncoderIF encoderL.pinEncoderF
1 1
.names resetn encoderL.resetn
1 1
.names writeEncoderI encoderL.writeEncoder
1 1
.names clk_16mhz encoderR.clk
1 1
.names encoderDataD[0] encoderR.encoderData[0]
1 1
.names encoderDataD[1] encoderR.encoderData[1]
1 1
.names encoderDataD[2] encoderR.encoderData[2]
1 1
.names encoderDataD[3] encoderR.encoderData[3]
1 1
.names encoderDataD[4] encoderR.encoderData[4]
1 1
.names encoderDataD[5] encoderR.encoderData[5]
1 1
.names encoderDataD[6] encoderR.encoderData[6]
1 1
.names encoderDataD[7] encoderR.encoderData[7]
1 1
.names encoderDataD[8] encoderR.encoderData[8]
1 1
.names encoderDataD[9] encoderR.encoderData[9]
1 1
.names encoderDataD[10] encoderR.encoderData[10]
1 1
.names encoderDataD[11] encoderR.encoderData[11]
1 1
.names encoderDataD[12] encoderR.encoderData[12]
1 1
.names encoderDataD[13] encoderR.encoderData[13]
1 1
.names encoderDataD[14] encoderR.encoderData[14]
1 1
.names encoderDataD[15] encoderR.encoderData[15]
1 1
.names encoderDataD[16] encoderR.encoderData[16]
1 1
.names encoderDataD[17] encoderR.encoderData[17]
1 1
.names encoderDataD[18] encoderR.encoderData[18]
1 1
.names encoderDataD[19] encoderR.encoderData[19]
1 1
.names encoderDataD[20] encoderR.encoderData[20]
1 1
.names encoderDataD[21] encoderR.encoderData[21]
1 1
.names encoderDataD[22] encoderR.encoderData[22]
1 1
.names encoderDataD[23] encoderR.encoderData[23]
1 1
.names encoderDataD[24] encoderR.encoderData[24]
1 1
.names encoderDataD[25] encoderR.encoderData[25]
1 1
.names encoderDataD[26] encoderR.encoderData[26]
1 1
.names encoderDataD[27] encoderR.encoderData[27]
1 1
.names encoderDataD[28] encoderR.encoderData[28]
1 1
.names encoderDataD[29] encoderR.encoderData[29]
1 1
.names encoderDataD[30] encoderR.encoderData[30]
1 1
.names encoderDataD[31] encoderR.encoderData[31]
1 1
.names encoderR.encoderCount[0] encoderR.encoderValue[0]
1 1
.names encoderR.encoderCount[1] encoderR.encoderValue[1]
1 1
.names encoderR.encoderCount[2] encoderR.encoderValue[2]
1 1
.names encoderR.encoderCount[3] encoderR.encoderValue[3]
1 1
.names encoderR.encoderCount[4] encoderR.encoderValue[4]
1 1
.names encoderR.encoderCount[5] encoderR.encoderValue[5]
1 1
.names encoderR.encoderCount[6] encoderR.encoderValue[6]
1 1
.names encoderR.encoderCount[7] encoderR.encoderValue[7]
1 1
.names encoderR.encoderCount[8] encoderR.encoderValue[8]
1 1
.names encoderR.encoderCount[9] encoderR.encoderValue[9]
1 1
.names encoderR.encoderCount[10] encoderR.encoderValue[10]
1 1
.names encoderR.encoderCount[11] encoderR.encoderValue[11]
1 1
.names encoderR.encoderCount[12] encoderR.encoderValue[12]
1 1
.names encoderR.encoderCount[13] encoderR.encoderValue[13]
1 1
.names encoderR.encoderCount[14] encoderR.encoderValue[14]
1 1
.names encoderR.encoderCount[15] encoderR.encoderValue[15]
1 1
.names encoderR.encoderCount[16] encoderR.encoderValue[16]
1 1
.names encoderR.encoderCount[17] encoderR.encoderValue[17]
1 1
.names encoderR.encoderCount[18] encoderR.encoderValue[18]
1 1
.names encoderR.encoderCount[19] encoderR.encoderValue[19]
1 1
.names encoderR.encoderCount[20] encoderR.encoderValue[20]
1 1
.names encoderR.encoderCount[21] encoderR.encoderValue[21]
1 1
.names encoderR.encoderCount[22] encoderR.encoderValue[22]
1 1
.names encoderR.encoderCount[23] encoderR.encoderValue[23]
1 1
.names encoderR.encoderCount[24] encoderR.encoderValue[24]
1 1
.names encoderR.encoderCount[25] encoderR.encoderValue[25]
1 1
.names encoderR.encoderCount[26] encoderR.encoderValue[26]
1 1
.names encoderR.encoderCount[27] encoderR.encoderValue[27]
1 1
.names encoderR.encoderCount[28] encoderR.encoderValue[28]
1 1
.names encoderR.encoderCount[29] encoderR.encoderValue[29]
1 1
.names encoderR.encoderCount[30] encoderR.encoderValue[30]
1 1
.names encoderR.encoderCount[31] encoderR.encoderValue[31]
1 1
.names pinEncoderDB encoderR.pinEncoderB
1 1
.names pinEncoderDF encoderR.pinEncoderF
1 1
.names resetn encoderR.resetn
1 1
.names writeEncoderD encoderR.writeEncoder
1 1
.names encoderR.encoderCount[0] encoderValueD[0]
1 1
.names encoderR.encoderCount[1] encoderValueD[1]
1 1
.names encoderR.encoderCount[2] encoderValueD[2]
1 1
.names encoderR.encoderCount[3] encoderValueD[3]
1 1
.names encoderR.encoderCount[4] encoderValueD[4]
1 1
.names encoderR.encoderCount[5] encoderValueD[5]
1 1
.names encoderR.encoderCount[6] encoderValueD[6]
1 1
.names encoderR.encoderCount[7] encoderValueD[7]
1 1
.names encoderR.encoderCount[8] encoderValueD[8]
1 1
.names encoderR.encoderCount[9] encoderValueD[9]
1 1
.names encoderR.encoderCount[10] encoderValueD[10]
1 1
.names encoderR.encoderCount[11] encoderValueD[11]
1 1
.names encoderR.encoderCount[12] encoderValueD[12]
1 1
.names encoderR.encoderCount[13] encoderValueD[13]
1 1
.names encoderR.encoderCount[14] encoderValueD[14]
1 1
.names encoderR.encoderCount[15] encoderValueD[15]
1 1
.names encoderR.encoderCount[16] encoderValueD[16]
1 1
.names encoderR.encoderCount[17] encoderValueD[17]
1 1
.names encoderR.encoderCount[18] encoderValueD[18]
1 1
.names encoderR.encoderCount[19] encoderValueD[19]
1 1
.names encoderR.encoderCount[20] encoderValueD[20]
1 1
.names encoderR.encoderCount[21] encoderValueD[21]
1 1
.names encoderR.encoderCount[22] encoderValueD[22]
1 1
.names encoderR.encoderCount[23] encoderValueD[23]
1 1
.names encoderR.encoderCount[24] encoderValueD[24]
1 1
.names encoderR.encoderCount[25] encoderValueD[25]
1 1
.names encoderR.encoderCount[26] encoderValueD[26]
1 1
.names encoderR.encoderCount[27] encoderValueD[27]
1 1
.names encoderR.encoderCount[28] encoderValueD[28]
1 1
.names encoderR.encoderCount[29] encoderValueD[29]
1 1
.names encoderR.encoderCount[30] encoderValueD[30]
1 1
.names encoderR.encoderCount[31] encoderValueD[31]
1 1
.names encoderL.encoderCount[0] encoderValueI[0]
1 1
.names encoderL.encoderCount[1] encoderValueI[1]
1 1
.names encoderL.encoderCount[2] encoderValueI[2]
1 1
.names encoderL.encoderCount[3] encoderValueI[3]
1 1
.names encoderL.encoderCount[4] encoderValueI[4]
1 1
.names encoderL.encoderCount[5] encoderValueI[5]
1 1
.names encoderL.encoderCount[6] encoderValueI[6]
1 1
.names encoderL.encoderCount[7] encoderValueI[7]
1 1
.names encoderL.encoderCount[8] encoderValueI[8]
1 1
.names encoderL.encoderCount[9] encoderValueI[9]
1 1
.names encoderL.encoderCount[10] encoderValueI[10]
1 1
.names encoderL.encoderCount[11] encoderValueI[11]
1 1
.names encoderL.encoderCount[12] encoderValueI[12]
1 1
.names encoderL.encoderCount[13] encoderValueI[13]
1 1
.names encoderL.encoderCount[14] encoderValueI[14]
1 1
.names encoderL.encoderCount[15] encoderValueI[15]
1 1
.names encoderL.encoderCount[16] encoderValueI[16]
1 1
.names encoderL.encoderCount[17] encoderValueI[17]
1 1
.names encoderL.encoderCount[18] encoderValueI[18]
1 1
.names encoderL.encoderCount[19] encoderValueI[19]
1 1
.names encoderL.encoderCount[20] encoderValueI[20]
1 1
.names encoderL.encoderCount[21] encoderValueI[21]
1 1
.names encoderL.encoderCount[22] encoderValueI[22]
1 1
.names encoderL.encoderCount[23] encoderValueI[23]
1 1
.names encoderL.encoderCount[24] encoderValueI[24]
1 1
.names encoderL.encoderCount[25] encoderValueI[25]
1 1
.names encoderL.encoderCount[26] encoderValueI[26]
1 1
.names encoderL.encoderCount[27] encoderValueI[27]
1 1
.names encoderL.encoderCount[28] encoderValueI[28]
1 1
.names encoderL.encoderCount[29] encoderValueI[29]
1 1
.names encoderL.encoderCount[30] encoderValueI[30]
1 1
.names encoderL.encoderCount[31] encoderValueI[31]
1 1
.names soc.cpu.mem_addr[0] iomem_addr[0]
1 1
.names soc.cpu.mem_addr[1] iomem_addr[1]
1 1
.names soc.cpu.mem_addr[2] iomem_addr[2]
1 1
.names soc.cpu.mem_addr[3] iomem_addr[3]
1 1
.names soc.cpu.mem_addr[4] iomem_addr[4]
1 1
.names soc.cpu.mem_addr[5] iomem_addr[5]
1 1
.names soc.cpu.mem_addr[6] iomem_addr[6]
1 1
.names soc.cpu.mem_addr[7] iomem_addr[7]
1 1
.names soc.cpu.mem_addr[8] iomem_addr[8]
1 1
.names soc.cpu.mem_addr[9] iomem_addr[9]
1 1
.names soc.cpu.mem_addr[10] iomem_addr[10]
1 1
.names soc.cpu.mem_addr[11] iomem_addr[11]
1 1
.names soc.cpu.mem_addr[12] iomem_addr[12]
1 1
.names soc.cpu.mem_addr[13] iomem_addr[13]
1 1
.names soc.cpu.mem_addr[14] iomem_addr[14]
1 1
.names soc.cpu.mem_addr[15] iomem_addr[15]
1 1
.names soc.cpu.mem_addr[16] iomem_addr[16]
1 1
.names soc.cpu.mem_addr[17] iomem_addr[17]
1 1
.names soc.cpu.mem_addr[18] iomem_addr[18]
1 1
.names soc.cpu.mem_addr[19] iomem_addr[19]
1 1
.names soc.cpu.mem_addr[20] iomem_addr[20]
1 1
.names soc.cpu.mem_addr[21] iomem_addr[21]
1 1
.names soc.cpu.mem_addr[22] iomem_addr[22]
1 1
.names soc.cpu.mem_addr[23] iomem_addr[23]
1 1
.names soc.cpu.mem_addr[24] iomem_addr[24]
1 1
.names soc.cpu.mem_addr[25] iomem_addr[25]
1 1
.names soc.cpu.mem_addr[26] iomem_addr[26]
1 1
.names soc.cpu.mem_addr[27] iomem_addr[27]
1 1
.names soc.cpu.mem_addr[28] iomem_addr[28]
1 1
.names soc.cpu.mem_addr[29] iomem_addr[29]
1 1
.names soc.cpu.mem_addr[30] iomem_addr[30]
1 1
.names soc.cpu.mem_addr[31] iomem_addr[31]
1 1
.names soc.cpu.mem_wdata[0] iomem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] iomem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] iomem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] iomem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] iomem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] iomem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] iomem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] iomem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] iomem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] iomem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] iomem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] iomem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] iomem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] iomem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] iomem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] iomem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] iomem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] iomem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] iomem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] iomem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] iomem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] iomem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] iomem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] iomem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] iomem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] iomem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] iomem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] iomem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] iomem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] iomem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] iomem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] iomem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] iomem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] iomem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] iomem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] iomem_wstrb[3]
1 1
.names pwmDB.pwm_counter pinPwmDerB
1 1
.names pwmDF.pwm_counter pinPwmDerF
1 1
.names pwmIB.pwm_counter pinPwmIzqB
1 1
.names pwmIF.pwm_counter pinPwmIzqF
1 1
.names pin_8 pinTest[0]
1 1
.names $false pinTest[1]
1 1
.names $false pinTest[2]
1 1
.names $false pinTest[3]
1 1
.names $false pinTest[4]
1 1
.names $false pinTest[5]
1 1
.names $false pinTest[6]
1 1
.names $false pinTest[7]
1 1
.names $false pinTest[8]
1 1
.names $false pinTest[9]
1 1
.names $false pinTest[10]
1 1
.names $false pinTest[11]
1 1
.names $false pinTest[12]
1 1
.names $false pinTest[13]
1 1
.names $false pinTest[14]
1 1
.names $false pinTest[15]
1 1
.names $false pinTest[16]
1 1
.names $false pinTest[17]
1 1
.names $false pinTest[18]
1 1
.names $false pinTest[19]
1 1
.names $false pinTest[20]
1 1
.names $false pinTest[21]
1 1
.names $false pinTest[22]
1 1
.names $false pinTest[23]
1 1
.names $false pinTest[24]
1 1
.names $false pinTest[25]
1 1
.names $false pinTest[26]
1 1
.names $false pinTest[27]
1 1
.names $false pinTest[28]
1 1
.names $false pinTest[29]
1 1
.names $false pinTest[30]
1 1
.names $false pinTest[31]
1 1
.names clk_16mhz pin_7
1 1
.names $true pin_pu
1 1
.names $false pin_usbn
1 1
.names $false pin_usbp
1 1
.names clk_16mhz pwmDB.clk
1 1
.names $false pwmDB.counterI[7]
1 1
.names $false pwmDB.counterI[8]
1 1
.names $false pwmDB.counterI[9]
1 1
.names $false pwmDB.counterI[10]
1 1
.names $false pwmDB.counterI[11]
1 1
.names $false pwmDB.counterI[12]
1 1
.names $false pwmDB.counterI[13]
1 1
.names $false pwmDB.counterI[14]
1 1
.names $false pwmDB.counterI[15]
1 1
.names $false pwmDB.counterI[16]
1 1
.names $false pwmDB.counterI[17]
1 1
.names $false pwmDB.counterI[18]
1 1
.names $false pwmDB.counterI[19]
1 1
.names $false pwmDB.counterI[20]
1 1
.names $false pwmDB.counterI[21]
1 1
.names $false pwmDB.counterI[22]
1 1
.names $false pwmDB.counterI[23]
1 1
.names $false pwmDB.counterI[24]
1 1
.names $false pwmDB.counterI[25]
1 1
.names $false pwmDB.counterI[26]
1 1
.names $false pwmDB.counterI[27]
1 1
.names $false pwmDB.counterI[28]
1 1
.names $false pwmDB.counterI[29]
1 1
.names $false pwmDB.counterI[30]
1 1
.names $false pwmDB.counterI[31]
1 1
.names pwm_connectorDB[0] pwmDB.pwm_in[0]
1 1
.names pwm_connectorDB[1] pwmDB.pwm_in[1]
1 1
.names pwm_connectorDB[2] pwmDB.pwm_in[2]
1 1
.names pwm_connectorDB[3] pwmDB.pwm_in[3]
1 1
.names pwm_connectorDB[4] pwmDB.pwm_in[4]
1 1
.names pwm_connectorDB[5] pwmDB.pwm_in[5]
1 1
.names pwm_connectorDB[6] pwmDB.pwm_in[6]
1 1
.names pwm_connectorDB[7] pwmDB.pwm_in[7]
1 1
.names pwm_connectorDB[8] pwmDB.pwm_in[8]
1 1
.names pwm_connectorDB[9] pwmDB.pwm_in[9]
1 1
.names pwm_connectorDB[10] pwmDB.pwm_in[10]
1 1
.names pwm_connectorDB[11] pwmDB.pwm_in[11]
1 1
.names pwm_connectorDB[12] pwmDB.pwm_in[12]
1 1
.names pwm_connectorDB[13] pwmDB.pwm_in[13]
1 1
.names pwm_connectorDB[14] pwmDB.pwm_in[14]
1 1
.names pwm_connectorDB[15] pwmDB.pwm_in[15]
1 1
.names pwm_connectorDB[16] pwmDB.pwm_in[16]
1 1
.names pwm_connectorDB[17] pwmDB.pwm_in[17]
1 1
.names pwm_connectorDB[18] pwmDB.pwm_in[18]
1 1
.names pwm_connectorDB[19] pwmDB.pwm_in[19]
1 1
.names pwm_connectorDB[20] pwmDB.pwm_in[20]
1 1
.names pwm_connectorDB[21] pwmDB.pwm_in[21]
1 1
.names pwm_connectorDB[22] pwmDB.pwm_in[22]
1 1
.names pwm_connectorDB[23] pwmDB.pwm_in[23]
1 1
.names pwm_connectorDB[24] pwmDB.pwm_in[24]
1 1
.names pwm_connectorDB[25] pwmDB.pwm_in[25]
1 1
.names pwm_connectorDB[26] pwmDB.pwm_in[26]
1 1
.names pwm_connectorDB[27] pwmDB.pwm_in[27]
1 1
.names pwm_connectorDB[28] pwmDB.pwm_in[28]
1 1
.names pwm_connectorDB[29] pwmDB.pwm_in[29]
1 1
.names pwm_connectorDB[30] pwmDB.pwm_in[30]
1 1
.names pwm_connectorDB[31] pwmDB.pwm_in[31]
1 1
.names pwmDB.pwm_counter pwmDB.pwm_out
1 1
.names resetn pwmDB.resetn
1 1
.names clk_16mhz pwmDF.clk
1 1
.names $false pwmDF.counterI[7]
1 1
.names $false pwmDF.counterI[8]
1 1
.names $false pwmDF.counterI[9]
1 1
.names $false pwmDF.counterI[10]
1 1
.names $false pwmDF.counterI[11]
1 1
.names $false pwmDF.counterI[12]
1 1
.names $false pwmDF.counterI[13]
1 1
.names $false pwmDF.counterI[14]
1 1
.names $false pwmDF.counterI[15]
1 1
.names $false pwmDF.counterI[16]
1 1
.names $false pwmDF.counterI[17]
1 1
.names $false pwmDF.counterI[18]
1 1
.names $false pwmDF.counterI[19]
1 1
.names $false pwmDF.counterI[20]
1 1
.names $false pwmDF.counterI[21]
1 1
.names $false pwmDF.counterI[22]
1 1
.names $false pwmDF.counterI[23]
1 1
.names $false pwmDF.counterI[24]
1 1
.names $false pwmDF.counterI[25]
1 1
.names $false pwmDF.counterI[26]
1 1
.names $false pwmDF.counterI[27]
1 1
.names $false pwmDF.counterI[28]
1 1
.names $false pwmDF.counterI[29]
1 1
.names $false pwmDF.counterI[30]
1 1
.names $false pwmDF.counterI[31]
1 1
.names pwm_connectorDF[0] pwmDF.pwm_in[0]
1 1
.names pwm_connectorDF[1] pwmDF.pwm_in[1]
1 1
.names pwm_connectorDF[2] pwmDF.pwm_in[2]
1 1
.names pwm_connectorDF[3] pwmDF.pwm_in[3]
1 1
.names pwm_connectorDF[4] pwmDF.pwm_in[4]
1 1
.names pwm_connectorDF[5] pwmDF.pwm_in[5]
1 1
.names pwm_connectorDF[6] pwmDF.pwm_in[6]
1 1
.names pwm_connectorDF[7] pwmDF.pwm_in[7]
1 1
.names pwm_connectorDF[8] pwmDF.pwm_in[8]
1 1
.names pwm_connectorDF[9] pwmDF.pwm_in[9]
1 1
.names pwm_connectorDF[10] pwmDF.pwm_in[10]
1 1
.names pwm_connectorDF[11] pwmDF.pwm_in[11]
1 1
.names pwm_connectorDF[12] pwmDF.pwm_in[12]
1 1
.names pwm_connectorDF[13] pwmDF.pwm_in[13]
1 1
.names pwm_connectorDF[14] pwmDF.pwm_in[14]
1 1
.names pwm_connectorDF[15] pwmDF.pwm_in[15]
1 1
.names pwm_connectorDF[16] pwmDF.pwm_in[16]
1 1
.names pwm_connectorDF[17] pwmDF.pwm_in[17]
1 1
.names pwm_connectorDF[18] pwmDF.pwm_in[18]
1 1
.names pwm_connectorDF[19] pwmDF.pwm_in[19]
1 1
.names pwm_connectorDF[20] pwmDF.pwm_in[20]
1 1
.names pwm_connectorDF[21] pwmDF.pwm_in[21]
1 1
.names pwm_connectorDF[22] pwmDF.pwm_in[22]
1 1
.names pwm_connectorDF[23] pwmDF.pwm_in[23]
1 1
.names pwm_connectorDF[24] pwmDF.pwm_in[24]
1 1
.names pwm_connectorDF[25] pwmDF.pwm_in[25]
1 1
.names pwm_connectorDF[26] pwmDF.pwm_in[26]
1 1
.names pwm_connectorDF[27] pwmDF.pwm_in[27]
1 1
.names pwm_connectorDF[28] pwmDF.pwm_in[28]
1 1
.names pwm_connectorDF[29] pwmDF.pwm_in[29]
1 1
.names pwm_connectorDF[30] pwmDF.pwm_in[30]
1 1
.names pwm_connectorDF[31] pwmDF.pwm_in[31]
1 1
.names pwmDF.pwm_counter pwmDF.pwm_out
1 1
.names resetn pwmDF.resetn
1 1
.names clk_16mhz pwmIB.clk
1 1
.names $false pwmIB.counterI[7]
1 1
.names $false pwmIB.counterI[8]
1 1
.names $false pwmIB.counterI[9]
1 1
.names $false pwmIB.counterI[10]
1 1
.names $false pwmIB.counterI[11]
1 1
.names $false pwmIB.counterI[12]
1 1
.names $false pwmIB.counterI[13]
1 1
.names $false pwmIB.counterI[14]
1 1
.names $false pwmIB.counterI[15]
1 1
.names $false pwmIB.counterI[16]
1 1
.names $false pwmIB.counterI[17]
1 1
.names $false pwmIB.counterI[18]
1 1
.names $false pwmIB.counterI[19]
1 1
.names $false pwmIB.counterI[20]
1 1
.names $false pwmIB.counterI[21]
1 1
.names $false pwmIB.counterI[22]
1 1
.names $false pwmIB.counterI[23]
1 1
.names $false pwmIB.counterI[24]
1 1
.names $false pwmIB.counterI[25]
1 1
.names $false pwmIB.counterI[26]
1 1
.names $false pwmIB.counterI[27]
1 1
.names $false pwmIB.counterI[28]
1 1
.names $false pwmIB.counterI[29]
1 1
.names $false pwmIB.counterI[30]
1 1
.names $false pwmIB.counterI[31]
1 1
.names pwm_connectorIB[0] pwmIB.pwm_in[0]
1 1
.names pwm_connectorIB[1] pwmIB.pwm_in[1]
1 1
.names pwm_connectorIB[2] pwmIB.pwm_in[2]
1 1
.names pwm_connectorIB[3] pwmIB.pwm_in[3]
1 1
.names pwm_connectorIB[4] pwmIB.pwm_in[4]
1 1
.names pwm_connectorIB[5] pwmIB.pwm_in[5]
1 1
.names pwm_connectorIB[6] pwmIB.pwm_in[6]
1 1
.names pwm_connectorIB[7] pwmIB.pwm_in[7]
1 1
.names pwm_connectorIB[8] pwmIB.pwm_in[8]
1 1
.names pwm_connectorIB[9] pwmIB.pwm_in[9]
1 1
.names pwm_connectorIB[10] pwmIB.pwm_in[10]
1 1
.names pwm_connectorIB[11] pwmIB.pwm_in[11]
1 1
.names pwm_connectorIB[12] pwmIB.pwm_in[12]
1 1
.names pwm_connectorIB[13] pwmIB.pwm_in[13]
1 1
.names pwm_connectorIB[14] pwmIB.pwm_in[14]
1 1
.names pwm_connectorIB[15] pwmIB.pwm_in[15]
1 1
.names pwm_connectorIB[16] pwmIB.pwm_in[16]
1 1
.names pwm_connectorIB[17] pwmIB.pwm_in[17]
1 1
.names pwm_connectorIB[18] pwmIB.pwm_in[18]
1 1
.names pwm_connectorIB[19] pwmIB.pwm_in[19]
1 1
.names pwm_connectorIB[20] pwmIB.pwm_in[20]
1 1
.names pwm_connectorIB[21] pwmIB.pwm_in[21]
1 1
.names pwm_connectorIB[22] pwmIB.pwm_in[22]
1 1
.names pwm_connectorIB[23] pwmIB.pwm_in[23]
1 1
.names pwm_connectorIB[24] pwmIB.pwm_in[24]
1 1
.names pwm_connectorIB[25] pwmIB.pwm_in[25]
1 1
.names pwm_connectorIB[26] pwmIB.pwm_in[26]
1 1
.names pwm_connectorIB[27] pwmIB.pwm_in[27]
1 1
.names pwm_connectorIB[28] pwmIB.pwm_in[28]
1 1
.names pwm_connectorIB[29] pwmIB.pwm_in[29]
1 1
.names pwm_connectorIB[30] pwmIB.pwm_in[30]
1 1
.names pwm_connectorIB[31] pwmIB.pwm_in[31]
1 1
.names pwmIB.pwm_counter pwmIB.pwm_out
1 1
.names resetn pwmIB.resetn
1 1
.names clk_16mhz pwmIF.clk
1 1
.names $false pwmIF.counterI[7]
1 1
.names $false pwmIF.counterI[8]
1 1
.names $false pwmIF.counterI[9]
1 1
.names $false pwmIF.counterI[10]
1 1
.names $false pwmIF.counterI[11]
1 1
.names $false pwmIF.counterI[12]
1 1
.names $false pwmIF.counterI[13]
1 1
.names $false pwmIF.counterI[14]
1 1
.names $false pwmIF.counterI[15]
1 1
.names $false pwmIF.counterI[16]
1 1
.names $false pwmIF.counterI[17]
1 1
.names $false pwmIF.counterI[18]
1 1
.names $false pwmIF.counterI[19]
1 1
.names $false pwmIF.counterI[20]
1 1
.names $false pwmIF.counterI[21]
1 1
.names $false pwmIF.counterI[22]
1 1
.names $false pwmIF.counterI[23]
1 1
.names $false pwmIF.counterI[24]
1 1
.names $false pwmIF.counterI[25]
1 1
.names $false pwmIF.counterI[26]
1 1
.names $false pwmIF.counterI[27]
1 1
.names $false pwmIF.counterI[28]
1 1
.names $false pwmIF.counterI[29]
1 1
.names $false pwmIF.counterI[30]
1 1
.names $false pwmIF.counterI[31]
1 1
.names pwm_connectorIF[0] pwmIF.pwm_in[0]
1 1
.names pwm_connectorIF[1] pwmIF.pwm_in[1]
1 1
.names pwm_connectorIF[2] pwmIF.pwm_in[2]
1 1
.names pwm_connectorIF[3] pwmIF.pwm_in[3]
1 1
.names pwm_connectorIF[4] pwmIF.pwm_in[4]
1 1
.names pwm_connectorIF[5] pwmIF.pwm_in[5]
1 1
.names pwm_connectorIF[6] pwmIF.pwm_in[6]
1 1
.names pwm_connectorIF[7] pwmIF.pwm_in[7]
1 1
.names pwm_connectorIF[8] pwmIF.pwm_in[8]
1 1
.names pwm_connectorIF[9] pwmIF.pwm_in[9]
1 1
.names pwm_connectorIF[10] pwmIF.pwm_in[10]
1 1
.names pwm_connectorIF[11] pwmIF.pwm_in[11]
1 1
.names pwm_connectorIF[12] pwmIF.pwm_in[12]
1 1
.names pwm_connectorIF[13] pwmIF.pwm_in[13]
1 1
.names pwm_connectorIF[14] pwmIF.pwm_in[14]
1 1
.names pwm_connectorIF[15] pwmIF.pwm_in[15]
1 1
.names pwm_connectorIF[16] pwmIF.pwm_in[16]
1 1
.names pwm_connectorIF[17] pwmIF.pwm_in[17]
1 1
.names pwm_connectorIF[18] pwmIF.pwm_in[18]
1 1
.names pwm_connectorIF[19] pwmIF.pwm_in[19]
1 1
.names pwm_connectorIF[20] pwmIF.pwm_in[20]
1 1
.names pwm_connectorIF[21] pwmIF.pwm_in[21]
1 1
.names pwm_connectorIF[22] pwmIF.pwm_in[22]
1 1
.names pwm_connectorIF[23] pwmIF.pwm_in[23]
1 1
.names pwm_connectorIF[24] pwmIF.pwm_in[24]
1 1
.names pwm_connectorIF[25] pwmIF.pwm_in[25]
1 1
.names pwm_connectorIF[26] pwmIF.pwm_in[26]
1 1
.names pwm_connectorIF[27] pwmIF.pwm_in[27]
1 1
.names pwm_connectorIF[28] pwmIF.pwm_in[28]
1 1
.names pwm_connectorIF[29] pwmIF.pwm_in[29]
1 1
.names pwm_connectorIF[30] pwmIF.pwm_in[30]
1 1
.names pwm_connectorIF[31] pwmIF.pwm_in[31]
1 1
.names pwmIF.pwm_counter pwmIF.pwm_out
1 1
.names resetn pwmIF.resetn
1 1
.names clk_16mhz soc.clk
1 1
.names clk_16mhz soc.cpu.clk
1 1
.names clk_16mhz soc.cpu.cpuregs.clk
1 1
.names soc.cpu.decoded_rs1[0] soc.cpu.cpuregs.raddr1[0]
1 1
.names soc.cpu.decoded_rs1[1] soc.cpu.cpuregs.raddr1[1]
1 1
.names soc.cpu.decoded_rs1[2] soc.cpu.cpuregs.raddr1[2]
1 1
.names soc.cpu.decoded_rs1[3] soc.cpu.cpuregs.raddr1[3]
1 1
.names soc.cpu.decoded_rs1[4] soc.cpu.cpuregs.raddr1[4]
1 1
.names soc.cpu.decoded_rs1[5] soc.cpu.cpuregs.raddr1[5]
1 1
.names soc.cpu.decoded_rs2[0] soc.cpu.cpuregs.raddr2[0]
1 1
.names soc.cpu.decoded_rs2[1] soc.cpu.cpuregs.raddr2[1]
1 1
.names soc.cpu.decoded_rs2[2] soc.cpu.cpuregs.raddr2[2]
1 1
.names soc.cpu.decoded_rs2[3] soc.cpu.cpuregs.raddr2[3]
1 1
.names soc.cpu.decoded_rs2[4] soc.cpu.cpuregs.raddr2[4]
1 1
.names soc.cpu.decoded_rs2[5] soc.cpu.cpuregs.raddr2[5]
1 1
.names soc.cpu.latched_rd[0] soc.cpu.cpuregs.waddr[0]
1 1
.names soc.cpu.latched_rd[1] soc.cpu.cpuregs.waddr[1]
1 1
.names soc.cpu.latched_rd[2] soc.cpu.cpuregs.waddr[2]
1 1
.names soc.cpu.latched_rd[3] soc.cpu.cpuregs.waddr[3]
1 1
.names soc.cpu.latched_rd[4] soc.cpu.cpuregs.waddr[4]
1 1
.names soc.cpu.latched_rd[5] soc.cpu.cpuregs.waddr[5]
1 1
.names soc.cpu.decoded_rs1[0] soc.cpu.cpuregs_raddr1[0]
1 1
.names soc.cpu.decoded_rs1[1] soc.cpu.cpuregs_raddr1[1]
1 1
.names soc.cpu.decoded_rs1[2] soc.cpu.cpuregs_raddr1[2]
1 1
.names soc.cpu.decoded_rs1[3] soc.cpu.cpuregs_raddr1[3]
1 1
.names soc.cpu.decoded_rs1[4] soc.cpu.cpuregs_raddr1[4]
1 1
.names soc.cpu.decoded_rs1[5] soc.cpu.cpuregs_raddr1[5]
1 1
.names soc.cpu.decoded_rs2[0] soc.cpu.cpuregs_raddr2[0]
1 1
.names soc.cpu.decoded_rs2[1] soc.cpu.cpuregs_raddr2[1]
1 1
.names soc.cpu.decoded_rs2[2] soc.cpu.cpuregs_raddr2[2]
1 1
.names soc.cpu.decoded_rs2[3] soc.cpu.cpuregs_raddr2[3]
1 1
.names soc.cpu.decoded_rs2[4] soc.cpu.cpuregs_raddr2[4]
1 1
.names soc.cpu.decoded_rs2[5] soc.cpu.cpuregs_raddr2[5]
1 1
.names soc.cpu.latched_rd[0] soc.cpu.cpuregs_waddr[0]
1 1
.names soc.cpu.latched_rd[1] soc.cpu.cpuregs_waddr[1]
1 1
.names soc.cpu.latched_rd[2] soc.cpu.cpuregs_waddr[2]
1 1
.names soc.cpu.latched_rd[3] soc.cpu.cpuregs_waddr[3]
1 1
.names soc.cpu.latched_rd[4] soc.cpu.cpuregs_waddr[4]
1 1
.names soc.cpu.latched_rd[5] soc.cpu.cpuregs_waddr[5]
1 1
.names soc.cpu.cpuregs.wdata[0] soc.cpu.cpuregs_wrdata[0]
1 1
.names soc.cpu.cpuregs.wdata[1] soc.cpu.cpuregs_wrdata[1]
1 1
.names soc.cpu.cpuregs.wdata[2] soc.cpu.cpuregs_wrdata[2]
1 1
.names soc.cpu.cpuregs.wdata[3] soc.cpu.cpuregs_wrdata[3]
1 1
.names soc.cpu.cpuregs.wdata[4] soc.cpu.cpuregs_wrdata[4]
1 1
.names soc.cpu.cpuregs.wdata[5] soc.cpu.cpuregs_wrdata[5]
1 1
.names soc.cpu.cpuregs.wdata[6] soc.cpu.cpuregs_wrdata[6]
1 1
.names soc.cpu.cpuregs.wdata[7] soc.cpu.cpuregs_wrdata[7]
1 1
.names soc.cpu.cpuregs.wdata[8] soc.cpu.cpuregs_wrdata[8]
1 1
.names soc.cpu.cpuregs.wdata[9] soc.cpu.cpuregs_wrdata[9]
1 1
.names soc.cpu.cpuregs.wdata[10] soc.cpu.cpuregs_wrdata[10]
1 1
.names soc.cpu.cpuregs.wdata[11] soc.cpu.cpuregs_wrdata[11]
1 1
.names soc.cpu.cpuregs.wdata[12] soc.cpu.cpuregs_wrdata[12]
1 1
.names soc.cpu.cpuregs.wdata[13] soc.cpu.cpuregs_wrdata[13]
1 1
.names soc.cpu.cpuregs.wdata[14] soc.cpu.cpuregs_wrdata[14]
1 1
.names soc.cpu.cpuregs.wdata[15] soc.cpu.cpuregs_wrdata[15]
1 1
.names soc.cpu.cpuregs.wdata[16] soc.cpu.cpuregs_wrdata[16]
1 1
.names soc.cpu.cpuregs.wdata[17] soc.cpu.cpuregs_wrdata[17]
1 1
.names soc.cpu.cpuregs.wdata[18] soc.cpu.cpuregs_wrdata[18]
1 1
.names soc.cpu.cpuregs.wdata[19] soc.cpu.cpuregs_wrdata[19]
1 1
.names soc.cpu.cpuregs.wdata[20] soc.cpu.cpuregs_wrdata[20]
1 1
.names soc.cpu.cpuregs.wdata[21] soc.cpu.cpuregs_wrdata[21]
1 1
.names soc.cpu.cpuregs.wdata[22] soc.cpu.cpuregs_wrdata[22]
1 1
.names soc.cpu.cpuregs.wdata[23] soc.cpu.cpuregs_wrdata[23]
1 1
.names soc.cpu.cpuregs.wdata[24] soc.cpu.cpuregs_wrdata[24]
1 1
.names soc.cpu.cpuregs.wdata[25] soc.cpu.cpuregs_wrdata[25]
1 1
.names soc.cpu.cpuregs.wdata[26] soc.cpu.cpuregs_wrdata[26]
1 1
.names soc.cpu.cpuregs.wdata[27] soc.cpu.cpuregs_wrdata[27]
1 1
.names soc.cpu.cpuregs.wdata[28] soc.cpu.cpuregs_wrdata[28]
1 1
.names soc.cpu.cpuregs.wdata[29] soc.cpu.cpuregs_wrdata[29]
1 1
.names soc.cpu.cpuregs.wdata[30] soc.cpu.cpuregs_wrdata[30]
1 1
.names soc.cpu.cpuregs.wdata[31] soc.cpu.cpuregs_wrdata[31]
1 1
.names soc.cpu.mem_addr[0] soc.cpu.dbg_mem_addr[0]
1 1
.names soc.cpu.mem_addr[1] soc.cpu.dbg_mem_addr[1]
1 1
.names soc.cpu.mem_addr[2] soc.cpu.dbg_mem_addr[2]
1 1
.names soc.cpu.mem_addr[3] soc.cpu.dbg_mem_addr[3]
1 1
.names soc.cpu.mem_addr[4] soc.cpu.dbg_mem_addr[4]
1 1
.names soc.cpu.mem_addr[5] soc.cpu.dbg_mem_addr[5]
1 1
.names soc.cpu.mem_addr[6] soc.cpu.dbg_mem_addr[6]
1 1
.names soc.cpu.mem_addr[7] soc.cpu.dbg_mem_addr[7]
1 1
.names soc.cpu.mem_addr[8] soc.cpu.dbg_mem_addr[8]
1 1
.names soc.cpu.mem_addr[9] soc.cpu.dbg_mem_addr[9]
1 1
.names soc.cpu.mem_addr[10] soc.cpu.dbg_mem_addr[10]
1 1
.names soc.cpu.mem_addr[11] soc.cpu.dbg_mem_addr[11]
1 1
.names soc.cpu.mem_addr[12] soc.cpu.dbg_mem_addr[12]
1 1
.names soc.cpu.mem_addr[13] soc.cpu.dbg_mem_addr[13]
1 1
.names soc.cpu.mem_addr[14] soc.cpu.dbg_mem_addr[14]
1 1
.names soc.cpu.mem_addr[15] soc.cpu.dbg_mem_addr[15]
1 1
.names soc.cpu.mem_addr[16] soc.cpu.dbg_mem_addr[16]
1 1
.names soc.cpu.mem_addr[17] soc.cpu.dbg_mem_addr[17]
1 1
.names soc.cpu.mem_addr[18] soc.cpu.dbg_mem_addr[18]
1 1
.names soc.cpu.mem_addr[19] soc.cpu.dbg_mem_addr[19]
1 1
.names soc.cpu.mem_addr[20] soc.cpu.dbg_mem_addr[20]
1 1
.names soc.cpu.mem_addr[21] soc.cpu.dbg_mem_addr[21]
1 1
.names soc.cpu.mem_addr[22] soc.cpu.dbg_mem_addr[22]
1 1
.names soc.cpu.mem_addr[23] soc.cpu.dbg_mem_addr[23]
1 1
.names soc.cpu.mem_addr[24] soc.cpu.dbg_mem_addr[24]
1 1
.names soc.cpu.mem_addr[25] soc.cpu.dbg_mem_addr[25]
1 1
.names soc.cpu.mem_addr[26] soc.cpu.dbg_mem_addr[26]
1 1
.names soc.cpu.mem_addr[27] soc.cpu.dbg_mem_addr[27]
1 1
.names soc.cpu.mem_addr[28] soc.cpu.dbg_mem_addr[28]
1 1
.names soc.cpu.mem_addr[29] soc.cpu.dbg_mem_addr[29]
1 1
.names soc.cpu.mem_addr[30] soc.cpu.dbg_mem_addr[30]
1 1
.names soc.cpu.mem_addr[31] soc.cpu.dbg_mem_addr[31]
1 1
.names soc.cpu.mem_rdata[16] soc.cpu.dbg_mem_rdata[16]
1 1
.names soc.cpu.mem_rdata[17] soc.cpu.dbg_mem_rdata[17]
1 1
.names soc.cpu.mem_rdata[18] soc.cpu.dbg_mem_rdata[18]
1 1
.names soc.cpu.mem_rdata[19] soc.cpu.dbg_mem_rdata[19]
1 1
.names soc.cpu.mem_rdata[20] soc.cpu.dbg_mem_rdata[20]
1 1
.names soc.cpu.mem_rdata[21] soc.cpu.dbg_mem_rdata[21]
1 1
.names soc.cpu.mem_rdata[22] soc.cpu.dbg_mem_rdata[22]
1 1
.names soc.cpu.mem_rdata[23] soc.cpu.dbg_mem_rdata[23]
1 1
.names soc.cpu.mem_rdata[24] soc.cpu.dbg_mem_rdata[24]
1 1
.names soc.cpu.mem_rdata[25] soc.cpu.dbg_mem_rdata[25]
1 1
.names soc.cpu.mem_rdata[26] soc.cpu.dbg_mem_rdata[26]
1 1
.names soc.cpu.mem_rdata[27] soc.cpu.dbg_mem_rdata[27]
1 1
.names soc.cpu.mem_rdata[28] soc.cpu.dbg_mem_rdata[28]
1 1
.names soc.cpu.mem_rdata[29] soc.cpu.dbg_mem_rdata[29]
1 1
.names soc.cpu.mem_rdata[30] soc.cpu.dbg_mem_rdata[30]
1 1
.names soc.cpu.mem_rdata[31] soc.cpu.dbg_mem_rdata[31]
1 1
.names soc.cpu.mem_valid soc.cpu.dbg_mem_valid
1 1
.names soc.cpu.mem_wdata[0] soc.cpu.dbg_mem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] soc.cpu.dbg_mem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] soc.cpu.dbg_mem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] soc.cpu.dbg_mem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] soc.cpu.dbg_mem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] soc.cpu.dbg_mem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] soc.cpu.dbg_mem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] soc.cpu.dbg_mem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] soc.cpu.dbg_mem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] soc.cpu.dbg_mem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] soc.cpu.dbg_mem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] soc.cpu.dbg_mem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] soc.cpu.dbg_mem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] soc.cpu.dbg_mem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] soc.cpu.dbg_mem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] soc.cpu.dbg_mem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] soc.cpu.dbg_mem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] soc.cpu.dbg_mem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] soc.cpu.dbg_mem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] soc.cpu.dbg_mem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] soc.cpu.dbg_mem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] soc.cpu.dbg_mem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] soc.cpu.dbg_mem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] soc.cpu.dbg_mem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] soc.cpu.dbg_mem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] soc.cpu.dbg_mem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] soc.cpu.dbg_mem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] soc.cpu.dbg_mem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] soc.cpu.dbg_mem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] soc.cpu.dbg_mem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] soc.cpu.dbg_mem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] soc.cpu.dbg_mem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] soc.cpu.dbg_mem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] soc.cpu.dbg_mem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] soc.cpu.dbg_mem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] soc.cpu.dbg_mem_wstrb[3]
1 1
.names $undef soc.cpu.decoded_rs[0]
1 1
.names $undef soc.cpu.decoded_rs[1]
1 1
.names $undef soc.cpu.decoded_rs[2]
1 1
.names $undef soc.cpu.decoded_rs[3]
1 1
.names $undef soc.cpu.decoded_rs[4]
1 1
.names $undef soc.cpu.decoded_rs[5]
1 1
.names $false soc.cpu.irq[0]
1 1
.names $false soc.cpu.irq[1]
1 1
.names $false soc.cpu.irq[2]
1 1
.names $false soc.cpu.irq[3]
1 1
.names $false soc.cpu.irq[4]
1 1
.names $false soc.cpu.irq[5]
1 1
.names $false soc.cpu.irq[6]
1 1
.names $false soc.cpu.irq[7]
1 1
.names $false soc.cpu.irq[8]
1 1
.names $false soc.cpu.irq[9]
1 1
.names $false soc.cpu.irq[10]
1 1
.names $false soc.cpu.irq[11]
1 1
.names $false soc.cpu.irq[12]
1 1
.names $false soc.cpu.irq[13]
1 1
.names $false soc.cpu.irq[14]
1 1
.names $false soc.cpu.irq[15]
1 1
.names $false soc.cpu.irq[16]
1 1
.names $false soc.cpu.irq[17]
1 1
.names $false soc.cpu.irq[18]
1 1
.names $false soc.cpu.irq[19]
1 1
.names $false soc.cpu.irq[20]
1 1
.names $false soc.cpu.irq[21]
1 1
.names $false soc.cpu.irq[22]
1 1
.names $false soc.cpu.irq[23]
1 1
.names $false soc.cpu.irq[24]
1 1
.names $false soc.cpu.irq[25]
1 1
.names $false soc.cpu.irq[26]
1 1
.names $false soc.cpu.irq[27]
1 1
.names $false soc.cpu.irq[28]
1 1
.names $false soc.cpu.irq[29]
1 1
.names $false soc.cpu.irq[30]
1 1
.names $false soc.cpu.irq[31]
1 1
.names $false soc.cpu.mem_la_addr[0]
1 1
.names $false soc.cpu.mem_la_addr[1]
1 1
.names soc.cpu.reg_op2[0] soc.cpu.mem_la_wdata[0]
1 1
.names soc.cpu.reg_op2[1] soc.cpu.mem_la_wdata[1]
1 1
.names soc.cpu.reg_op2[2] soc.cpu.mem_la_wdata[2]
1 1
.names soc.cpu.reg_op2[3] soc.cpu.mem_la_wdata[3]
1 1
.names soc.cpu.reg_op2[4] soc.cpu.mem_la_wdata[4]
1 1
.names soc.cpu.reg_op2[5] soc.cpu.mem_la_wdata[5]
1 1
.names soc.cpu.reg_op2[6] soc.cpu.mem_la_wdata[6]
1 1
.names soc.cpu.reg_op2[7] soc.cpu.mem_la_wdata[7]
1 1
.names soc.cpu.dbg_mem_rdata[0] soc.cpu.mem_rdata[0]
1 1
.names soc.cpu.dbg_mem_rdata[1] soc.cpu.mem_rdata[1]
1 1
.names soc.cpu.dbg_mem_rdata[2] soc.cpu.mem_rdata[2]
1 1
.names soc.cpu.dbg_mem_rdata[3] soc.cpu.mem_rdata[3]
1 1
.names soc.cpu.dbg_mem_rdata[4] soc.cpu.mem_rdata[4]
1 1
.names soc.cpu.dbg_mem_rdata[5] soc.cpu.mem_rdata[5]
1 1
.names soc.cpu.dbg_mem_rdata[6] soc.cpu.mem_rdata[6]
1 1
.names soc.cpu.dbg_mem_rdata[7] soc.cpu.mem_rdata[7]
1 1
.names soc.cpu.dbg_mem_rdata[8] soc.cpu.mem_rdata[8]
1 1
.names soc.cpu.dbg_mem_rdata[9] soc.cpu.mem_rdata[9]
1 1
.names soc.cpu.dbg_mem_rdata[10] soc.cpu.mem_rdata[10]
1 1
.names soc.cpu.dbg_mem_rdata[11] soc.cpu.mem_rdata[11]
1 1
.names soc.cpu.dbg_mem_rdata[12] soc.cpu.mem_rdata[12]
1 1
.names soc.cpu.dbg_mem_rdata[13] soc.cpu.mem_rdata[13]
1 1
.names soc.cpu.dbg_mem_rdata[14] soc.cpu.mem_rdata[14]
1 1
.names soc.cpu.dbg_mem_rdata[15] soc.cpu.mem_rdata[15]
1 1
.names $undef soc.cpu.next_pc[0]
1 1
.names clk_16mhz soc.cpu.pcpi_div.clk
1 1
.names soc.cpu.pcpi_insn[0] soc.cpu.pcpi_div.pcpi_insn[0]
1 1
.names soc.cpu.pcpi_insn[1] soc.cpu.pcpi_div.pcpi_insn[1]
1 1
.names soc.cpu.pcpi_insn[2] soc.cpu.pcpi_div.pcpi_insn[2]
1 1
.names soc.cpu.pcpi_insn[3] soc.cpu.pcpi_div.pcpi_insn[3]
1 1
.names soc.cpu.pcpi_insn[4] soc.cpu.pcpi_div.pcpi_insn[4]
1 1
.names soc.cpu.pcpi_insn[5] soc.cpu.pcpi_div.pcpi_insn[5]
1 1
.names soc.cpu.pcpi_insn[6] soc.cpu.pcpi_div.pcpi_insn[6]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[7]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[8]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[9]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[10]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[11]
1 1
.names soc.cpu.pcpi_insn[12] soc.cpu.pcpi_div.pcpi_insn[12]
1 1
.names soc.cpu.pcpi_insn[13] soc.cpu.pcpi_div.pcpi_insn[13]
1 1
.names soc.cpu.pcpi_insn[14] soc.cpu.pcpi_div.pcpi_insn[14]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[15]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[16]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[17]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[18]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[19]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[20]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[21]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[22]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[23]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[24]
1 1
.names soc.cpu.pcpi_insn[25] soc.cpu.pcpi_div.pcpi_insn[25]
1 1
.names soc.cpu.pcpi_insn[26] soc.cpu.pcpi_div.pcpi_insn[26]
1 1
.names soc.cpu.pcpi_insn[27] soc.cpu.pcpi_div.pcpi_insn[27]
1 1
.names soc.cpu.pcpi_insn[28] soc.cpu.pcpi_div.pcpi_insn[28]
1 1
.names soc.cpu.pcpi_insn[29] soc.cpu.pcpi_div.pcpi_insn[29]
1 1
.names soc.cpu.pcpi_insn[30] soc.cpu.pcpi_div.pcpi_insn[30]
1 1
.names soc.cpu.pcpi_insn[31] soc.cpu.pcpi_div.pcpi_insn[31]
1 1
.names soc.cpu.pcpi_div.pcpi_wr soc.cpu.pcpi_div.pcpi_ready
1 1
.names soc.cpu.reg_op1[0] soc.cpu.pcpi_div.pcpi_rs1[0]
1 1
.names soc.cpu.reg_op1[1] soc.cpu.pcpi_div.pcpi_rs1[1]
1 1
.names soc.cpu.reg_op1[2] soc.cpu.pcpi_div.pcpi_rs1[2]
1 1
.names soc.cpu.reg_op1[3] soc.cpu.pcpi_div.pcpi_rs1[3]
1 1
.names soc.cpu.reg_op1[4] soc.cpu.pcpi_div.pcpi_rs1[4]
1 1
.names soc.cpu.reg_op1[5] soc.cpu.pcpi_div.pcpi_rs1[5]
1 1
.names soc.cpu.reg_op1[6] soc.cpu.pcpi_div.pcpi_rs1[6]
1 1
.names soc.cpu.reg_op1[7] soc.cpu.pcpi_div.pcpi_rs1[7]
1 1
.names soc.cpu.reg_op1[8] soc.cpu.pcpi_div.pcpi_rs1[8]
1 1
.names soc.cpu.reg_op1[9] soc.cpu.pcpi_div.pcpi_rs1[9]
1 1
.names soc.cpu.reg_op1[10] soc.cpu.pcpi_div.pcpi_rs1[10]
1 1
.names soc.cpu.reg_op1[11] soc.cpu.pcpi_div.pcpi_rs1[11]
1 1
.names soc.cpu.reg_op1[12] soc.cpu.pcpi_div.pcpi_rs1[12]
1 1
.names soc.cpu.reg_op1[13] soc.cpu.pcpi_div.pcpi_rs1[13]
1 1
.names soc.cpu.reg_op1[14] soc.cpu.pcpi_div.pcpi_rs1[14]
1 1
.names soc.cpu.reg_op1[15] soc.cpu.pcpi_div.pcpi_rs1[15]
1 1
.names soc.cpu.reg_op1[16] soc.cpu.pcpi_div.pcpi_rs1[16]
1 1
.names soc.cpu.reg_op1[17] soc.cpu.pcpi_div.pcpi_rs1[17]
1 1
.names soc.cpu.reg_op1[18] soc.cpu.pcpi_div.pcpi_rs1[18]
1 1
.names soc.cpu.reg_op1[19] soc.cpu.pcpi_div.pcpi_rs1[19]
1 1
.names soc.cpu.reg_op1[20] soc.cpu.pcpi_div.pcpi_rs1[20]
1 1
.names soc.cpu.reg_op1[21] soc.cpu.pcpi_div.pcpi_rs1[21]
1 1
.names soc.cpu.reg_op1[22] soc.cpu.pcpi_div.pcpi_rs1[22]
1 1
.names soc.cpu.reg_op1[23] soc.cpu.pcpi_div.pcpi_rs1[23]
1 1
.names soc.cpu.reg_op1[24] soc.cpu.pcpi_div.pcpi_rs1[24]
1 1
.names soc.cpu.reg_op1[25] soc.cpu.pcpi_div.pcpi_rs1[25]
1 1
.names soc.cpu.reg_op1[26] soc.cpu.pcpi_div.pcpi_rs1[26]
1 1
.names soc.cpu.reg_op1[27] soc.cpu.pcpi_div.pcpi_rs1[27]
1 1
.names soc.cpu.reg_op1[28] soc.cpu.pcpi_div.pcpi_rs1[28]
1 1
.names soc.cpu.reg_op1[29] soc.cpu.pcpi_div.pcpi_rs1[29]
1 1
.names soc.cpu.reg_op1[30] soc.cpu.pcpi_div.pcpi_rs1[30]
1 1
.names soc.cpu.reg_op1[31] soc.cpu.pcpi_div.pcpi_rs1[31]
1 1
.names soc.cpu.reg_op2[0] soc.cpu.pcpi_div.pcpi_rs2[0]
1 1
.names soc.cpu.reg_op2[1] soc.cpu.pcpi_div.pcpi_rs2[1]
1 1
.names soc.cpu.reg_op2[2] soc.cpu.pcpi_div.pcpi_rs2[2]
1 1
.names soc.cpu.reg_op2[3] soc.cpu.pcpi_div.pcpi_rs2[3]
1 1
.names soc.cpu.reg_op2[4] soc.cpu.pcpi_div.pcpi_rs2[4]
1 1
.names soc.cpu.reg_op2[5] soc.cpu.pcpi_div.pcpi_rs2[5]
1 1
.names soc.cpu.reg_op2[6] soc.cpu.pcpi_div.pcpi_rs2[6]
1 1
.names soc.cpu.reg_op2[7] soc.cpu.pcpi_div.pcpi_rs2[7]
1 1
.names soc.cpu.reg_op2[8] soc.cpu.pcpi_div.pcpi_rs2[8]
1 1
.names soc.cpu.reg_op2[9] soc.cpu.pcpi_div.pcpi_rs2[9]
1 1
.names soc.cpu.reg_op2[10] soc.cpu.pcpi_div.pcpi_rs2[10]
1 1
.names soc.cpu.reg_op2[11] soc.cpu.pcpi_div.pcpi_rs2[11]
1 1
.names soc.cpu.reg_op2[12] soc.cpu.pcpi_div.pcpi_rs2[12]
1 1
.names soc.cpu.reg_op2[13] soc.cpu.pcpi_div.pcpi_rs2[13]
1 1
.names soc.cpu.reg_op2[14] soc.cpu.pcpi_div.pcpi_rs2[14]
1 1
.names soc.cpu.reg_op2[15] soc.cpu.pcpi_div.pcpi_rs2[15]
1 1
.names soc.cpu.reg_op2[16] soc.cpu.pcpi_div.pcpi_rs2[16]
1 1
.names soc.cpu.reg_op2[17] soc.cpu.pcpi_div.pcpi_rs2[17]
1 1
.names soc.cpu.reg_op2[18] soc.cpu.pcpi_div.pcpi_rs2[18]
1 1
.names soc.cpu.reg_op2[19] soc.cpu.pcpi_div.pcpi_rs2[19]
1 1
.names soc.cpu.reg_op2[20] soc.cpu.pcpi_div.pcpi_rs2[20]
1 1
.names soc.cpu.reg_op2[21] soc.cpu.pcpi_div.pcpi_rs2[21]
1 1
.names soc.cpu.reg_op2[22] soc.cpu.pcpi_div.pcpi_rs2[22]
1 1
.names soc.cpu.reg_op2[23] soc.cpu.pcpi_div.pcpi_rs2[23]
1 1
.names soc.cpu.reg_op2[24] soc.cpu.pcpi_div.pcpi_rs2[24]
1 1
.names soc.cpu.reg_op2[25] soc.cpu.pcpi_div.pcpi_rs2[25]
1 1
.names soc.cpu.reg_op2[26] soc.cpu.pcpi_div.pcpi_rs2[26]
1 1
.names soc.cpu.reg_op2[27] soc.cpu.pcpi_div.pcpi_rs2[27]
1 1
.names soc.cpu.reg_op2[28] soc.cpu.pcpi_div.pcpi_rs2[28]
1 1
.names soc.cpu.reg_op2[29] soc.cpu.pcpi_div.pcpi_rs2[29]
1 1
.names soc.cpu.reg_op2[30] soc.cpu.pcpi_div.pcpi_rs2[30]
1 1
.names soc.cpu.reg_op2[31] soc.cpu.pcpi_div.pcpi_rs2[31]
1 1
.names soc.cpu.pcpi_valid soc.cpu.pcpi_div.pcpi_valid
1 1
.names resetn soc.cpu.pcpi_div.resetn
1 1
.names soc.cpu.pcpi_div.pcpi_rd[0] soc.cpu.pcpi_div_rd[0]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[1] soc.cpu.pcpi_div_rd[1]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[2] soc.cpu.pcpi_div_rd[2]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[3] soc.cpu.pcpi_div_rd[3]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[4] soc.cpu.pcpi_div_rd[4]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[5] soc.cpu.pcpi_div_rd[5]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[6] soc.cpu.pcpi_div_rd[6]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[7] soc.cpu.pcpi_div_rd[7]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[8] soc.cpu.pcpi_div_rd[8]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[9] soc.cpu.pcpi_div_rd[9]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[10] soc.cpu.pcpi_div_rd[10]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[11] soc.cpu.pcpi_div_rd[11]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[12] soc.cpu.pcpi_div_rd[12]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[13] soc.cpu.pcpi_div_rd[13]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[14] soc.cpu.pcpi_div_rd[14]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[15] soc.cpu.pcpi_div_rd[15]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[16] soc.cpu.pcpi_div_rd[16]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[17] soc.cpu.pcpi_div_rd[17]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[18] soc.cpu.pcpi_div_rd[18]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[19] soc.cpu.pcpi_div_rd[19]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[20] soc.cpu.pcpi_div_rd[20]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[21] soc.cpu.pcpi_div_rd[21]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[22] soc.cpu.pcpi_div_rd[22]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[23] soc.cpu.pcpi_div_rd[23]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[24] soc.cpu.pcpi_div_rd[24]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[25] soc.cpu.pcpi_div_rd[25]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[26] soc.cpu.pcpi_div_rd[26]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[27] soc.cpu.pcpi_div_rd[27]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[28] soc.cpu.pcpi_div_rd[28]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[29] soc.cpu.pcpi_div_rd[29]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[30] soc.cpu.pcpi_div_rd[30]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[31] soc.cpu.pcpi_div_rd[31]
1 1
.names soc.cpu.pcpi_div.pcpi_wr soc.cpu.pcpi_div_ready
1 1
.names soc.cpu.pcpi_div.pcpi_wait soc.cpu.pcpi_div_wait
1 1
.names soc.cpu.pcpi_div.pcpi_wr soc.cpu.pcpi_div_wr
1 1
.names $undef soc.cpu.pcpi_insn[7]
1 1
.names $undef soc.cpu.pcpi_insn[8]
1 1
.names $undef soc.cpu.pcpi_insn[9]
1 1
.names $undef soc.cpu.pcpi_insn[10]
1 1
.names $undef soc.cpu.pcpi_insn[11]
1 1
.names $undef soc.cpu.pcpi_insn[15]
1 1
.names $undef soc.cpu.pcpi_insn[16]
1 1
.names $undef soc.cpu.pcpi_insn[17]
1 1
.names $undef soc.cpu.pcpi_insn[18]
1 1
.names $undef soc.cpu.pcpi_insn[19]
1 1
.names $undef soc.cpu.pcpi_insn[20]
1 1
.names $undef soc.cpu.pcpi_insn[21]
1 1
.names $undef soc.cpu.pcpi_insn[22]
1 1
.names $undef soc.cpu.pcpi_insn[23]
1 1
.names $undef soc.cpu.pcpi_insn[24]
1 1
.names $true soc.cpu.pcpi_int_wr
1 1
.names clk_16mhz soc.cpu.pcpi_mul.clk
1 1
.names $true soc.cpu.pcpi_mul.i[0]
1 1
.names $false soc.cpu.pcpi_mul.i[1]
1 1
.names $false soc.cpu.pcpi_mul.i[2]
1 1
.names $false soc.cpu.pcpi_mul.i[3]
1 1
.names $false soc.cpu.pcpi_mul.i[4]
1 1
.names $false soc.cpu.pcpi_mul.i[5]
1 1
.names $false soc.cpu.pcpi_mul.i[6]
1 1
.names $false soc.cpu.pcpi_mul.i[7]
1 1
.names $false soc.cpu.pcpi_mul.i[8]
1 1
.names $false soc.cpu.pcpi_mul.i[9]
1 1
.names $false soc.cpu.pcpi_mul.i[10]
1 1
.names $false soc.cpu.pcpi_mul.i[11]
1 1
.names $false soc.cpu.pcpi_mul.i[12]
1 1
.names $false soc.cpu.pcpi_mul.i[13]
1 1
.names $false soc.cpu.pcpi_mul.i[14]
1 1
.names $false soc.cpu.pcpi_mul.i[15]
1 1
.names $false soc.cpu.pcpi_mul.i[16]
1 1
.names $false soc.cpu.pcpi_mul.i[17]
1 1
.names $false soc.cpu.pcpi_mul.i[18]
1 1
.names $false soc.cpu.pcpi_mul.i[19]
1 1
.names $false soc.cpu.pcpi_mul.i[20]
1 1
.names $false soc.cpu.pcpi_mul.i[21]
1 1
.names $false soc.cpu.pcpi_mul.i[22]
1 1
.names $false soc.cpu.pcpi_mul.i[23]
1 1
.names $false soc.cpu.pcpi_mul.i[24]
1 1
.names $false soc.cpu.pcpi_mul.i[25]
1 1
.names $false soc.cpu.pcpi_mul.i[26]
1 1
.names $false soc.cpu.pcpi_mul.i[27]
1 1
.names $false soc.cpu.pcpi_mul.i[28]
1 1
.names $false soc.cpu.pcpi_mul.i[29]
1 1
.names $false soc.cpu.pcpi_mul.i[30]
1 1
.names $false soc.cpu.pcpi_mul.i[31]
1 1
.names soc.cpu.pcpi_mul.instr_mulh soc.cpu.pcpi_mul.instr_rs2_signed
1 1
.names $false soc.cpu.pcpi_mul.j[0]
1 1
.names $false soc.cpu.pcpi_mul.j[1]
1 1
.names $false soc.cpu.pcpi_mul.j[2]
1 1
.names $false soc.cpu.pcpi_mul.j[3]
1 1
.names $false soc.cpu.pcpi_mul.j[4]
1 1
.names $false soc.cpu.pcpi_mul.j[5]
1 1
.names $true soc.cpu.pcpi_mul.j[6]
1 1
.names $false soc.cpu.pcpi_mul.j[7]
1 1
.names $false soc.cpu.pcpi_mul.j[8]
1 1
.names $false soc.cpu.pcpi_mul.j[9]
1 1
.names $false soc.cpu.pcpi_mul.j[10]
1 1
.names $false soc.cpu.pcpi_mul.j[11]
1 1
.names $false soc.cpu.pcpi_mul.j[12]
1 1
.names $false soc.cpu.pcpi_mul.j[13]
1 1
.names $false soc.cpu.pcpi_mul.j[14]
1 1
.names $false soc.cpu.pcpi_mul.j[15]
1 1
.names $false soc.cpu.pcpi_mul.j[16]
1 1
.names $false soc.cpu.pcpi_mul.j[17]
1 1
.names $false soc.cpu.pcpi_mul.j[18]
1 1
.names $false soc.cpu.pcpi_mul.j[19]
1 1
.names $false soc.cpu.pcpi_mul.j[20]
1 1
.names $false soc.cpu.pcpi_mul.j[21]
1 1
.names $false soc.cpu.pcpi_mul.j[22]
1 1
.names $false soc.cpu.pcpi_mul.j[23]
1 1
.names $false soc.cpu.pcpi_mul.j[24]
1 1
.names $false soc.cpu.pcpi_mul.j[25]
1 1
.names $false soc.cpu.pcpi_mul.j[26]
1 1
.names $false soc.cpu.pcpi_mul.j[27]
1 1
.names $false soc.cpu.pcpi_mul.j[28]
1 1
.names $false soc.cpu.pcpi_mul.j[29]
1 1
.names $false soc.cpu.pcpi_mul.j[30]
1 1
.names $false soc.cpu.pcpi_mul.j[31]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[0]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[1]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[2]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[4]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[5]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[6]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[8]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[9]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[10]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[12]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[13]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[14]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[16]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[17]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[18]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[20]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[21]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[22]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[24]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[25]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[26]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[28]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[29]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[30]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[32]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[33]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[34]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[36]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[37]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[38]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[40]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[41]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[42]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[44]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[45]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[46]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[48]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[49]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[50]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[52]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[53]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[54]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[56]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[57]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[58]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[0]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[1]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[2]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[3]
1 1
.names soc.cpu.pcpi_mul.next_rdt[3] soc.cpu.pcpi_mul.next_rdx[4]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[5]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[6]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[7]
1 1
.names soc.cpu.pcpi_mul.next_rdt[7] soc.cpu.pcpi_mul.next_rdx[8]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[9]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[10]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[11]
1 1
.names soc.cpu.pcpi_mul.next_rdt[11] soc.cpu.pcpi_mul.next_rdx[12]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[13]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[14]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[15]
1 1
.names soc.cpu.pcpi_mul.next_rdt[15] soc.cpu.pcpi_mul.next_rdx[16]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[17]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[18]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[19]
1 1
.names soc.cpu.pcpi_mul.next_rdt[19] soc.cpu.pcpi_mul.next_rdx[20]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[21]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[22]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[23]
1 1
.names soc.cpu.pcpi_mul.next_rdt[23] soc.cpu.pcpi_mul.next_rdx[24]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[25]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[26]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[27]
1 1
.names soc.cpu.pcpi_mul.next_rdt[27] soc.cpu.pcpi_mul.next_rdx[28]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[29]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[30]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[31]
1 1
.names soc.cpu.pcpi_mul.next_rdt[31] soc.cpu.pcpi_mul.next_rdx[32]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[33]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[34]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[35]
1 1
.names soc.cpu.pcpi_mul.next_rdt[35] soc.cpu.pcpi_mul.next_rdx[36]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[37]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[38]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[39]
1 1
.names soc.cpu.pcpi_mul.next_rdt[39] soc.cpu.pcpi_mul.next_rdx[40]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[41]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[42]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[43]
1 1
.names soc.cpu.pcpi_mul.next_rdt[43] soc.cpu.pcpi_mul.next_rdx[44]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[45]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[46]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[47]
1 1
.names soc.cpu.pcpi_mul.next_rdt[47] soc.cpu.pcpi_mul.next_rdx[48]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[49]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[50]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[51]
1 1
.names soc.cpu.pcpi_mul.next_rdt[51] soc.cpu.pcpi_mul.next_rdx[52]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[53]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[54]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[55]
1 1
.names soc.cpu.pcpi_mul.next_rdt[55] soc.cpu.pcpi_mul.next_rdx[56]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[57]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[58]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[59]
1 1
.names soc.cpu.pcpi_mul.next_rdt[59] soc.cpu.pcpi_mul.next_rdx[60]
1 1
.names soc.cpu.pcpi_mul.rs1[1] soc.cpu.pcpi_mul.next_rs1[0]
1 1
.names soc.cpu.pcpi_mul.rs1[2] soc.cpu.pcpi_mul.next_rs1[1]
1 1
.names soc.cpu.pcpi_mul.rs1[3] soc.cpu.pcpi_mul.next_rs1[2]
1 1
.names soc.cpu.pcpi_mul.rs1[4] soc.cpu.pcpi_mul.next_rs1[3]
1 1
.names soc.cpu.pcpi_mul.rs1[5] soc.cpu.pcpi_mul.next_rs1[4]
1 1
.names soc.cpu.pcpi_mul.rs1[6] soc.cpu.pcpi_mul.next_rs1[5]
1 1
.names soc.cpu.pcpi_mul.rs1[7] soc.cpu.pcpi_mul.next_rs1[6]
1 1
.names soc.cpu.pcpi_mul.rs1[8] soc.cpu.pcpi_mul.next_rs1[7]
1 1
.names soc.cpu.pcpi_mul.rs1[9] soc.cpu.pcpi_mul.next_rs1[8]
1 1
.names soc.cpu.pcpi_mul.rs1[10] soc.cpu.pcpi_mul.next_rs1[9]
1 1
.names soc.cpu.pcpi_mul.rs1[11] soc.cpu.pcpi_mul.next_rs1[10]
1 1
.names soc.cpu.pcpi_mul.rs1[12] soc.cpu.pcpi_mul.next_rs1[11]
1 1
.names soc.cpu.pcpi_mul.rs1[13] soc.cpu.pcpi_mul.next_rs1[12]
1 1
.names soc.cpu.pcpi_mul.rs1[14] soc.cpu.pcpi_mul.next_rs1[13]
1 1
.names soc.cpu.pcpi_mul.rs1[15] soc.cpu.pcpi_mul.next_rs1[14]
1 1
.names soc.cpu.pcpi_mul.rs1[16] soc.cpu.pcpi_mul.next_rs1[15]
1 1
.names soc.cpu.pcpi_mul.rs1[17] soc.cpu.pcpi_mul.next_rs1[16]
1 1
.names soc.cpu.pcpi_mul.rs1[18] soc.cpu.pcpi_mul.next_rs1[17]
1 1
.names soc.cpu.pcpi_mul.rs1[19] soc.cpu.pcpi_mul.next_rs1[18]
1 1
.names soc.cpu.pcpi_mul.rs1[20] soc.cpu.pcpi_mul.next_rs1[19]
1 1
.names soc.cpu.pcpi_mul.rs1[21] soc.cpu.pcpi_mul.next_rs1[20]
1 1
.names soc.cpu.pcpi_mul.rs1[22] soc.cpu.pcpi_mul.next_rs1[21]
1 1
.names soc.cpu.pcpi_mul.rs1[23] soc.cpu.pcpi_mul.next_rs1[22]
1 1
.names soc.cpu.pcpi_mul.rs1[24] soc.cpu.pcpi_mul.next_rs1[23]
1 1
.names soc.cpu.pcpi_mul.rs1[25] soc.cpu.pcpi_mul.next_rs1[24]
1 1
.names soc.cpu.pcpi_mul.rs1[26] soc.cpu.pcpi_mul.next_rs1[25]
1 1
.names soc.cpu.pcpi_mul.rs1[27] soc.cpu.pcpi_mul.next_rs1[26]
1 1
.names soc.cpu.pcpi_mul.rs1[28] soc.cpu.pcpi_mul.next_rs1[27]
1 1
.names soc.cpu.pcpi_mul.rs1[29] soc.cpu.pcpi_mul.next_rs1[28]
1 1
.names soc.cpu.pcpi_mul.rs1[30] soc.cpu.pcpi_mul.next_rs1[29]
1 1
.names soc.cpu.pcpi_mul.rs1[31] soc.cpu.pcpi_mul.next_rs1[30]
1 1
.names soc.cpu.pcpi_mul.rs1[32] soc.cpu.pcpi_mul.next_rs1[31]
1 1
.names soc.cpu.pcpi_mul.rs1[33] soc.cpu.pcpi_mul.next_rs1[32]
1 1
.names soc.cpu.pcpi_mul.rs1[34] soc.cpu.pcpi_mul.next_rs1[33]
1 1
.names soc.cpu.pcpi_mul.rs1[35] soc.cpu.pcpi_mul.next_rs1[34]
1 1
.names soc.cpu.pcpi_mul.rs1[36] soc.cpu.pcpi_mul.next_rs1[35]
1 1
.names soc.cpu.pcpi_mul.rs1[37] soc.cpu.pcpi_mul.next_rs1[36]
1 1
.names soc.cpu.pcpi_mul.rs1[38] soc.cpu.pcpi_mul.next_rs1[37]
1 1
.names soc.cpu.pcpi_mul.rs1[39] soc.cpu.pcpi_mul.next_rs1[38]
1 1
.names soc.cpu.pcpi_mul.rs1[40] soc.cpu.pcpi_mul.next_rs1[39]
1 1
.names soc.cpu.pcpi_mul.rs1[41] soc.cpu.pcpi_mul.next_rs1[40]
1 1
.names soc.cpu.pcpi_mul.rs1[42] soc.cpu.pcpi_mul.next_rs1[41]
1 1
.names soc.cpu.pcpi_mul.rs1[43] soc.cpu.pcpi_mul.next_rs1[42]
1 1
.names soc.cpu.pcpi_mul.rs1[44] soc.cpu.pcpi_mul.next_rs1[43]
1 1
.names soc.cpu.pcpi_mul.rs1[45] soc.cpu.pcpi_mul.next_rs1[44]
1 1
.names soc.cpu.pcpi_mul.rs1[46] soc.cpu.pcpi_mul.next_rs1[45]
1 1
.names soc.cpu.pcpi_mul.rs1[47] soc.cpu.pcpi_mul.next_rs1[46]
1 1
.names soc.cpu.pcpi_mul.rs1[48] soc.cpu.pcpi_mul.next_rs1[47]
1 1
.names soc.cpu.pcpi_mul.rs1[49] soc.cpu.pcpi_mul.next_rs1[48]
1 1
.names soc.cpu.pcpi_mul.rs1[50] soc.cpu.pcpi_mul.next_rs1[49]
1 1
.names soc.cpu.pcpi_mul.rs1[51] soc.cpu.pcpi_mul.next_rs1[50]
1 1
.names soc.cpu.pcpi_mul.rs1[52] soc.cpu.pcpi_mul.next_rs1[51]
1 1
.names soc.cpu.pcpi_mul.rs1[53] soc.cpu.pcpi_mul.next_rs1[52]
1 1
.names soc.cpu.pcpi_mul.rs1[54] soc.cpu.pcpi_mul.next_rs1[53]
1 1
.names soc.cpu.pcpi_mul.rs1[55] soc.cpu.pcpi_mul.next_rs1[54]
1 1
.names soc.cpu.pcpi_mul.rs1[56] soc.cpu.pcpi_mul.next_rs1[55]
1 1
.names soc.cpu.pcpi_mul.rs1[57] soc.cpu.pcpi_mul.next_rs1[56]
1 1
.names soc.cpu.pcpi_mul.rs1[58] soc.cpu.pcpi_mul.next_rs1[57]
1 1
.names soc.cpu.pcpi_mul.rs1[59] soc.cpu.pcpi_mul.next_rs1[58]
1 1
.names soc.cpu.pcpi_mul.rs1[60] soc.cpu.pcpi_mul.next_rs1[59]
1 1
.names soc.cpu.pcpi_mul.rs1[61] soc.cpu.pcpi_mul.next_rs1[60]
1 1
.names soc.cpu.pcpi_mul.rs1[62] soc.cpu.pcpi_mul.next_rs1[61]
1 1
.names soc.cpu.pcpi_mul.rs1[63] soc.cpu.pcpi_mul.next_rs1[62]
1 1
.names $false soc.cpu.pcpi_mul.next_rs2[0]
1 1
.names soc.cpu.pcpi_mul.rs2[0] soc.cpu.pcpi_mul.next_rs2[1]
1 1
.names soc.cpu.pcpi_mul.rs2[1] soc.cpu.pcpi_mul.next_rs2[2]
1 1
.names soc.cpu.pcpi_mul.rs2[2] soc.cpu.pcpi_mul.next_rs2[3]
1 1
.names soc.cpu.pcpi_mul.rs2[3] soc.cpu.pcpi_mul.next_rs2[4]
1 1
.names soc.cpu.pcpi_mul.rs2[4] soc.cpu.pcpi_mul.next_rs2[5]
1 1
.names soc.cpu.pcpi_mul.rs2[5] soc.cpu.pcpi_mul.next_rs2[6]
1 1
.names soc.cpu.pcpi_mul.rs2[6] soc.cpu.pcpi_mul.next_rs2[7]
1 1
.names soc.cpu.pcpi_mul.rs2[7] soc.cpu.pcpi_mul.next_rs2[8]
1 1
.names soc.cpu.pcpi_mul.rs2[8] soc.cpu.pcpi_mul.next_rs2[9]
1 1
.names soc.cpu.pcpi_mul.rs2[9] soc.cpu.pcpi_mul.next_rs2[10]
1 1
.names soc.cpu.pcpi_mul.rs2[10] soc.cpu.pcpi_mul.next_rs2[11]
1 1
.names soc.cpu.pcpi_mul.rs2[11] soc.cpu.pcpi_mul.next_rs2[12]
1 1
.names soc.cpu.pcpi_mul.rs2[12] soc.cpu.pcpi_mul.next_rs2[13]
1 1
.names soc.cpu.pcpi_mul.rs2[13] soc.cpu.pcpi_mul.next_rs2[14]
1 1
.names soc.cpu.pcpi_mul.rs2[14] soc.cpu.pcpi_mul.next_rs2[15]
1 1
.names soc.cpu.pcpi_mul.rs2[15] soc.cpu.pcpi_mul.next_rs2[16]
1 1
.names soc.cpu.pcpi_mul.rs2[16] soc.cpu.pcpi_mul.next_rs2[17]
1 1
.names soc.cpu.pcpi_mul.rs2[17] soc.cpu.pcpi_mul.next_rs2[18]
1 1
.names soc.cpu.pcpi_mul.rs2[18] soc.cpu.pcpi_mul.next_rs2[19]
1 1
.names soc.cpu.pcpi_mul.rs2[19] soc.cpu.pcpi_mul.next_rs2[20]
1 1
.names soc.cpu.pcpi_mul.rs2[20] soc.cpu.pcpi_mul.next_rs2[21]
1 1
.names soc.cpu.pcpi_mul.rs2[21] soc.cpu.pcpi_mul.next_rs2[22]
1 1
.names soc.cpu.pcpi_mul.rs2[22] soc.cpu.pcpi_mul.next_rs2[23]
1 1
.names soc.cpu.pcpi_mul.rs2[23] soc.cpu.pcpi_mul.next_rs2[24]
1 1
.names soc.cpu.pcpi_mul.rs2[24] soc.cpu.pcpi_mul.next_rs2[25]
1 1
.names soc.cpu.pcpi_mul.rs2[25] soc.cpu.pcpi_mul.next_rs2[26]
1 1
.names soc.cpu.pcpi_mul.rs2[26] soc.cpu.pcpi_mul.next_rs2[27]
1 1
.names soc.cpu.pcpi_mul.rs2[27] soc.cpu.pcpi_mul.next_rs2[28]
1 1
.names soc.cpu.pcpi_mul.rs2[28] soc.cpu.pcpi_mul.next_rs2[29]
1 1
.names soc.cpu.pcpi_mul.rs2[29] soc.cpu.pcpi_mul.next_rs2[30]
1 1
.names soc.cpu.pcpi_mul.rs2[30] soc.cpu.pcpi_mul.next_rs2[31]
1 1
.names soc.cpu.pcpi_mul.rs2[31] soc.cpu.pcpi_mul.next_rs2[32]
1 1
.names soc.cpu.pcpi_mul.rs2[32] soc.cpu.pcpi_mul.next_rs2[33]
1 1
.names soc.cpu.pcpi_mul.rs2[33] soc.cpu.pcpi_mul.next_rs2[34]
1 1
.names soc.cpu.pcpi_mul.rs2[34] soc.cpu.pcpi_mul.next_rs2[35]
1 1
.names soc.cpu.pcpi_mul.rs2[35] soc.cpu.pcpi_mul.next_rs2[36]
1 1
.names soc.cpu.pcpi_mul.rs2[36] soc.cpu.pcpi_mul.next_rs2[37]
1 1
.names soc.cpu.pcpi_mul.rs2[37] soc.cpu.pcpi_mul.next_rs2[38]
1 1
.names soc.cpu.pcpi_mul.rs2[38] soc.cpu.pcpi_mul.next_rs2[39]
1 1
.names soc.cpu.pcpi_mul.rs2[39] soc.cpu.pcpi_mul.next_rs2[40]
1 1
.names soc.cpu.pcpi_mul.rs2[40] soc.cpu.pcpi_mul.next_rs2[41]
1 1
.names soc.cpu.pcpi_mul.rs2[41] soc.cpu.pcpi_mul.next_rs2[42]
1 1
.names soc.cpu.pcpi_mul.rs2[42] soc.cpu.pcpi_mul.next_rs2[43]
1 1
.names soc.cpu.pcpi_mul.rs2[43] soc.cpu.pcpi_mul.next_rs2[44]
1 1
.names soc.cpu.pcpi_mul.rs2[44] soc.cpu.pcpi_mul.next_rs2[45]
1 1
.names soc.cpu.pcpi_mul.rs2[45] soc.cpu.pcpi_mul.next_rs2[46]
1 1
.names soc.cpu.pcpi_mul.rs2[46] soc.cpu.pcpi_mul.next_rs2[47]
1 1
.names soc.cpu.pcpi_mul.rs2[47] soc.cpu.pcpi_mul.next_rs2[48]
1 1
.names soc.cpu.pcpi_mul.rs2[48] soc.cpu.pcpi_mul.next_rs2[49]
1 1
.names soc.cpu.pcpi_mul.rs2[49] soc.cpu.pcpi_mul.next_rs2[50]
1 1
.names soc.cpu.pcpi_mul.rs2[50] soc.cpu.pcpi_mul.next_rs2[51]
1 1
.names soc.cpu.pcpi_mul.rs2[51] soc.cpu.pcpi_mul.next_rs2[52]
1 1
.names soc.cpu.pcpi_mul.rs2[52] soc.cpu.pcpi_mul.next_rs2[53]
1 1
.names soc.cpu.pcpi_mul.rs2[53] soc.cpu.pcpi_mul.next_rs2[54]
1 1
.names soc.cpu.pcpi_mul.rs2[54] soc.cpu.pcpi_mul.next_rs2[55]
1 1
.names soc.cpu.pcpi_mul.rs2[55] soc.cpu.pcpi_mul.next_rs2[56]
1 1
.names soc.cpu.pcpi_mul.rs2[56] soc.cpu.pcpi_mul.next_rs2[57]
1 1
.names soc.cpu.pcpi_mul.rs2[57] soc.cpu.pcpi_mul.next_rs2[58]
1 1
.names soc.cpu.pcpi_mul.rs2[58] soc.cpu.pcpi_mul.next_rs2[59]
1 1
.names soc.cpu.pcpi_mul.rs2[59] soc.cpu.pcpi_mul.next_rs2[60]
1 1
.names soc.cpu.pcpi_mul.rs2[60] soc.cpu.pcpi_mul.next_rs2[61]
1 1
.names soc.cpu.pcpi_mul.rs2[61] soc.cpu.pcpi_mul.next_rs2[62]
1 1
.names soc.cpu.pcpi_mul.rs2[62] soc.cpu.pcpi_mul.next_rs2[63]
1 1
.names soc.cpu.pcpi_insn[0] soc.cpu.pcpi_mul.pcpi_insn[0]
1 1
.names soc.cpu.pcpi_insn[1] soc.cpu.pcpi_mul.pcpi_insn[1]
1 1
.names soc.cpu.pcpi_insn[2] soc.cpu.pcpi_mul.pcpi_insn[2]
1 1
.names soc.cpu.pcpi_insn[3] soc.cpu.pcpi_mul.pcpi_insn[3]
1 1
.names soc.cpu.pcpi_insn[4] soc.cpu.pcpi_mul.pcpi_insn[4]
1 1
.names soc.cpu.pcpi_insn[5] soc.cpu.pcpi_mul.pcpi_insn[5]
1 1
.names soc.cpu.pcpi_insn[6] soc.cpu.pcpi_mul.pcpi_insn[6]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[7]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[8]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[9]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[10]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[11]
1 1
.names soc.cpu.pcpi_insn[12] soc.cpu.pcpi_mul.pcpi_insn[12]
1 1
.names soc.cpu.pcpi_insn[13] soc.cpu.pcpi_mul.pcpi_insn[13]
1 1
.names soc.cpu.pcpi_insn[14] soc.cpu.pcpi_mul.pcpi_insn[14]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[15]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[16]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[17]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[18]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[19]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[20]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[21]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[22]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[23]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[24]
1 1
.names soc.cpu.pcpi_insn[25] soc.cpu.pcpi_mul.pcpi_insn[25]
1 1
.names soc.cpu.pcpi_insn[26] soc.cpu.pcpi_mul.pcpi_insn[26]
1 1
.names soc.cpu.pcpi_insn[27] soc.cpu.pcpi_mul.pcpi_insn[27]
1 1
.names soc.cpu.pcpi_insn[28] soc.cpu.pcpi_mul.pcpi_insn[28]
1 1
.names soc.cpu.pcpi_insn[29] soc.cpu.pcpi_mul.pcpi_insn[29]
1 1
.names soc.cpu.pcpi_insn[30] soc.cpu.pcpi_mul.pcpi_insn[30]
1 1
.names soc.cpu.pcpi_insn[31] soc.cpu.pcpi_mul.pcpi_insn[31]
1 1
.names soc.cpu.pcpi_mul.pcpi_wr soc.cpu.pcpi_mul.pcpi_ready
1 1
.names soc.cpu.reg_op1[0] soc.cpu.pcpi_mul.pcpi_rs1[0]
1 1
.names soc.cpu.reg_op1[1] soc.cpu.pcpi_mul.pcpi_rs1[1]
1 1
.names soc.cpu.reg_op1[2] soc.cpu.pcpi_mul.pcpi_rs1[2]
1 1
.names soc.cpu.reg_op1[3] soc.cpu.pcpi_mul.pcpi_rs1[3]
1 1
.names soc.cpu.reg_op1[4] soc.cpu.pcpi_mul.pcpi_rs1[4]
1 1
.names soc.cpu.reg_op1[5] soc.cpu.pcpi_mul.pcpi_rs1[5]
1 1
.names soc.cpu.reg_op1[6] soc.cpu.pcpi_mul.pcpi_rs1[6]
1 1
.names soc.cpu.reg_op1[7] soc.cpu.pcpi_mul.pcpi_rs1[7]
1 1
.names soc.cpu.reg_op1[8] soc.cpu.pcpi_mul.pcpi_rs1[8]
1 1
.names soc.cpu.reg_op1[9] soc.cpu.pcpi_mul.pcpi_rs1[9]
1 1
.names soc.cpu.reg_op1[10] soc.cpu.pcpi_mul.pcpi_rs1[10]
1 1
.names soc.cpu.reg_op1[11] soc.cpu.pcpi_mul.pcpi_rs1[11]
1 1
.names soc.cpu.reg_op1[12] soc.cpu.pcpi_mul.pcpi_rs1[12]
1 1
.names soc.cpu.reg_op1[13] soc.cpu.pcpi_mul.pcpi_rs1[13]
1 1
.names soc.cpu.reg_op1[14] soc.cpu.pcpi_mul.pcpi_rs1[14]
1 1
.names soc.cpu.reg_op1[15] soc.cpu.pcpi_mul.pcpi_rs1[15]
1 1
.names soc.cpu.reg_op1[16] soc.cpu.pcpi_mul.pcpi_rs1[16]
1 1
.names soc.cpu.reg_op1[17] soc.cpu.pcpi_mul.pcpi_rs1[17]
1 1
.names soc.cpu.reg_op1[18] soc.cpu.pcpi_mul.pcpi_rs1[18]
1 1
.names soc.cpu.reg_op1[19] soc.cpu.pcpi_mul.pcpi_rs1[19]
1 1
.names soc.cpu.reg_op1[20] soc.cpu.pcpi_mul.pcpi_rs1[20]
1 1
.names soc.cpu.reg_op1[21] soc.cpu.pcpi_mul.pcpi_rs1[21]
1 1
.names soc.cpu.reg_op1[22] soc.cpu.pcpi_mul.pcpi_rs1[22]
1 1
.names soc.cpu.reg_op1[23] soc.cpu.pcpi_mul.pcpi_rs1[23]
1 1
.names soc.cpu.reg_op1[24] soc.cpu.pcpi_mul.pcpi_rs1[24]
1 1
.names soc.cpu.reg_op1[25] soc.cpu.pcpi_mul.pcpi_rs1[25]
1 1
.names soc.cpu.reg_op1[26] soc.cpu.pcpi_mul.pcpi_rs1[26]
1 1
.names soc.cpu.reg_op1[27] soc.cpu.pcpi_mul.pcpi_rs1[27]
1 1
.names soc.cpu.reg_op1[28] soc.cpu.pcpi_mul.pcpi_rs1[28]
1 1
.names soc.cpu.reg_op1[29] soc.cpu.pcpi_mul.pcpi_rs1[29]
1 1
.names soc.cpu.reg_op1[30] soc.cpu.pcpi_mul.pcpi_rs1[30]
1 1
.names soc.cpu.reg_op1[31] soc.cpu.pcpi_mul.pcpi_rs1[31]
1 1
.names soc.cpu.reg_op2[0] soc.cpu.pcpi_mul.pcpi_rs2[0]
1 1
.names soc.cpu.reg_op2[1] soc.cpu.pcpi_mul.pcpi_rs2[1]
1 1
.names soc.cpu.reg_op2[2] soc.cpu.pcpi_mul.pcpi_rs2[2]
1 1
.names soc.cpu.reg_op2[3] soc.cpu.pcpi_mul.pcpi_rs2[3]
1 1
.names soc.cpu.reg_op2[4] soc.cpu.pcpi_mul.pcpi_rs2[4]
1 1
.names soc.cpu.reg_op2[5] soc.cpu.pcpi_mul.pcpi_rs2[5]
1 1
.names soc.cpu.reg_op2[6] soc.cpu.pcpi_mul.pcpi_rs2[6]
1 1
.names soc.cpu.reg_op2[7] soc.cpu.pcpi_mul.pcpi_rs2[7]
1 1
.names soc.cpu.reg_op2[8] soc.cpu.pcpi_mul.pcpi_rs2[8]
1 1
.names soc.cpu.reg_op2[9] soc.cpu.pcpi_mul.pcpi_rs2[9]
1 1
.names soc.cpu.reg_op2[10] soc.cpu.pcpi_mul.pcpi_rs2[10]
1 1
.names soc.cpu.reg_op2[11] soc.cpu.pcpi_mul.pcpi_rs2[11]
1 1
.names soc.cpu.reg_op2[12] soc.cpu.pcpi_mul.pcpi_rs2[12]
1 1
.names soc.cpu.reg_op2[13] soc.cpu.pcpi_mul.pcpi_rs2[13]
1 1
.names soc.cpu.reg_op2[14] soc.cpu.pcpi_mul.pcpi_rs2[14]
1 1
.names soc.cpu.reg_op2[15] soc.cpu.pcpi_mul.pcpi_rs2[15]
1 1
.names soc.cpu.reg_op2[16] soc.cpu.pcpi_mul.pcpi_rs2[16]
1 1
.names soc.cpu.reg_op2[17] soc.cpu.pcpi_mul.pcpi_rs2[17]
1 1
.names soc.cpu.reg_op2[18] soc.cpu.pcpi_mul.pcpi_rs2[18]
1 1
.names soc.cpu.reg_op2[19] soc.cpu.pcpi_mul.pcpi_rs2[19]
1 1
.names soc.cpu.reg_op2[20] soc.cpu.pcpi_mul.pcpi_rs2[20]
1 1
.names soc.cpu.reg_op2[21] soc.cpu.pcpi_mul.pcpi_rs2[21]
1 1
.names soc.cpu.reg_op2[22] soc.cpu.pcpi_mul.pcpi_rs2[22]
1 1
.names soc.cpu.reg_op2[23] soc.cpu.pcpi_mul.pcpi_rs2[23]
1 1
.names soc.cpu.reg_op2[24] soc.cpu.pcpi_mul.pcpi_rs2[24]
1 1
.names soc.cpu.reg_op2[25] soc.cpu.pcpi_mul.pcpi_rs2[25]
1 1
.names soc.cpu.reg_op2[26] soc.cpu.pcpi_mul.pcpi_rs2[26]
1 1
.names soc.cpu.reg_op2[27] soc.cpu.pcpi_mul.pcpi_rs2[27]
1 1
.names soc.cpu.reg_op2[28] soc.cpu.pcpi_mul.pcpi_rs2[28]
1 1
.names soc.cpu.reg_op2[29] soc.cpu.pcpi_mul.pcpi_rs2[29]
1 1
.names soc.cpu.reg_op2[30] soc.cpu.pcpi_mul.pcpi_rs2[30]
1 1
.names soc.cpu.reg_op2[31] soc.cpu.pcpi_mul.pcpi_rs2[31]
1 1
.names soc.cpu.pcpi_valid soc.cpu.pcpi_mul.pcpi_valid
1 1
.names resetn soc.cpu.pcpi_mul.resetn
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[0] soc.cpu.pcpi_mul_rd[0]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[1] soc.cpu.pcpi_mul_rd[1]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[2] soc.cpu.pcpi_mul_rd[2]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[3] soc.cpu.pcpi_mul_rd[3]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[4] soc.cpu.pcpi_mul_rd[4]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[5] soc.cpu.pcpi_mul_rd[5]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[6] soc.cpu.pcpi_mul_rd[6]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[7] soc.cpu.pcpi_mul_rd[7]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[8] soc.cpu.pcpi_mul_rd[8]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[9] soc.cpu.pcpi_mul_rd[9]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[10] soc.cpu.pcpi_mul_rd[10]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[11] soc.cpu.pcpi_mul_rd[11]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[12] soc.cpu.pcpi_mul_rd[12]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[13] soc.cpu.pcpi_mul_rd[13]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[14] soc.cpu.pcpi_mul_rd[14]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[15] soc.cpu.pcpi_mul_rd[15]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[16] soc.cpu.pcpi_mul_rd[16]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[17] soc.cpu.pcpi_mul_rd[17]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[18] soc.cpu.pcpi_mul_rd[18]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[19] soc.cpu.pcpi_mul_rd[19]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[20] soc.cpu.pcpi_mul_rd[20]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[21] soc.cpu.pcpi_mul_rd[21]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[22] soc.cpu.pcpi_mul_rd[22]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[23] soc.cpu.pcpi_mul_rd[23]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[24] soc.cpu.pcpi_mul_rd[24]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[25] soc.cpu.pcpi_mul_rd[25]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[26] soc.cpu.pcpi_mul_rd[26]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[27] soc.cpu.pcpi_mul_rd[27]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[28] soc.cpu.pcpi_mul_rd[28]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[29] soc.cpu.pcpi_mul_rd[29]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[30] soc.cpu.pcpi_mul_rd[30]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[31] soc.cpu.pcpi_mul_rd[31]
1 1
.names soc.cpu.pcpi_mul.pcpi_wr soc.cpu.pcpi_mul_ready
1 1
.names soc.cpu.pcpi_mul.pcpi_wait soc.cpu.pcpi_mul_wait
1 1
.names soc.cpu.pcpi_mul.pcpi_wr soc.cpu.pcpi_mul_wr
1 1
.names soc.cpu.reg_op1[0] soc.cpu.pcpi_rs1[0]
1 1
.names soc.cpu.reg_op1[1] soc.cpu.pcpi_rs1[1]
1 1
.names soc.cpu.reg_op1[2] soc.cpu.pcpi_rs1[2]
1 1
.names soc.cpu.reg_op1[3] soc.cpu.pcpi_rs1[3]
1 1
.names soc.cpu.reg_op1[4] soc.cpu.pcpi_rs1[4]
1 1
.names soc.cpu.reg_op1[5] soc.cpu.pcpi_rs1[5]
1 1
.names soc.cpu.reg_op1[6] soc.cpu.pcpi_rs1[6]
1 1
.names soc.cpu.reg_op1[7] soc.cpu.pcpi_rs1[7]
1 1
.names soc.cpu.reg_op1[8] soc.cpu.pcpi_rs1[8]
1 1
.names soc.cpu.reg_op1[9] soc.cpu.pcpi_rs1[9]
1 1
.names soc.cpu.reg_op1[10] soc.cpu.pcpi_rs1[10]
1 1
.names soc.cpu.reg_op1[11] soc.cpu.pcpi_rs1[11]
1 1
.names soc.cpu.reg_op1[12] soc.cpu.pcpi_rs1[12]
1 1
.names soc.cpu.reg_op1[13] soc.cpu.pcpi_rs1[13]
1 1
.names soc.cpu.reg_op1[14] soc.cpu.pcpi_rs1[14]
1 1
.names soc.cpu.reg_op1[15] soc.cpu.pcpi_rs1[15]
1 1
.names soc.cpu.reg_op1[16] soc.cpu.pcpi_rs1[16]
1 1
.names soc.cpu.reg_op1[17] soc.cpu.pcpi_rs1[17]
1 1
.names soc.cpu.reg_op1[18] soc.cpu.pcpi_rs1[18]
1 1
.names soc.cpu.reg_op1[19] soc.cpu.pcpi_rs1[19]
1 1
.names soc.cpu.reg_op1[20] soc.cpu.pcpi_rs1[20]
1 1
.names soc.cpu.reg_op1[21] soc.cpu.pcpi_rs1[21]
1 1
.names soc.cpu.reg_op1[22] soc.cpu.pcpi_rs1[22]
1 1
.names soc.cpu.reg_op1[23] soc.cpu.pcpi_rs1[23]
1 1
.names soc.cpu.reg_op1[24] soc.cpu.pcpi_rs1[24]
1 1
.names soc.cpu.reg_op1[25] soc.cpu.pcpi_rs1[25]
1 1
.names soc.cpu.reg_op1[26] soc.cpu.pcpi_rs1[26]
1 1
.names soc.cpu.reg_op1[27] soc.cpu.pcpi_rs1[27]
1 1
.names soc.cpu.reg_op1[28] soc.cpu.pcpi_rs1[28]
1 1
.names soc.cpu.reg_op1[29] soc.cpu.pcpi_rs1[29]
1 1
.names soc.cpu.reg_op1[30] soc.cpu.pcpi_rs1[30]
1 1
.names soc.cpu.reg_op1[31] soc.cpu.pcpi_rs1[31]
1 1
.names soc.cpu.reg_op2[0] soc.cpu.pcpi_rs2[0]
1 1
.names soc.cpu.reg_op2[1] soc.cpu.pcpi_rs2[1]
1 1
.names soc.cpu.reg_op2[2] soc.cpu.pcpi_rs2[2]
1 1
.names soc.cpu.reg_op2[3] soc.cpu.pcpi_rs2[3]
1 1
.names soc.cpu.reg_op2[4] soc.cpu.pcpi_rs2[4]
1 1
.names soc.cpu.reg_op2[5] soc.cpu.pcpi_rs2[5]
1 1
.names soc.cpu.reg_op2[6] soc.cpu.pcpi_rs2[6]
1 1
.names soc.cpu.reg_op2[7] soc.cpu.pcpi_rs2[7]
1 1
.names soc.cpu.reg_op2[8] soc.cpu.pcpi_rs2[8]
1 1
.names soc.cpu.reg_op2[9] soc.cpu.pcpi_rs2[9]
1 1
.names soc.cpu.reg_op2[10] soc.cpu.pcpi_rs2[10]
1 1
.names soc.cpu.reg_op2[11] soc.cpu.pcpi_rs2[11]
1 1
.names soc.cpu.reg_op2[12] soc.cpu.pcpi_rs2[12]
1 1
.names soc.cpu.reg_op2[13] soc.cpu.pcpi_rs2[13]
1 1
.names soc.cpu.reg_op2[14] soc.cpu.pcpi_rs2[14]
1 1
.names soc.cpu.reg_op2[15] soc.cpu.pcpi_rs2[15]
1 1
.names soc.cpu.reg_op2[16] soc.cpu.pcpi_rs2[16]
1 1
.names soc.cpu.reg_op2[17] soc.cpu.pcpi_rs2[17]
1 1
.names soc.cpu.reg_op2[18] soc.cpu.pcpi_rs2[18]
1 1
.names soc.cpu.reg_op2[19] soc.cpu.pcpi_rs2[19]
1 1
.names soc.cpu.reg_op2[20] soc.cpu.pcpi_rs2[20]
1 1
.names soc.cpu.reg_op2[21] soc.cpu.pcpi_rs2[21]
1 1
.names soc.cpu.reg_op2[22] soc.cpu.pcpi_rs2[22]
1 1
.names soc.cpu.reg_op2[23] soc.cpu.pcpi_rs2[23]
1 1
.names soc.cpu.reg_op2[24] soc.cpu.pcpi_rs2[24]
1 1
.names soc.cpu.reg_op2[25] soc.cpu.pcpi_rs2[25]
1 1
.names soc.cpu.reg_op2[26] soc.cpu.pcpi_rs2[26]
1 1
.names soc.cpu.reg_op2[27] soc.cpu.pcpi_rs2[27]
1 1
.names soc.cpu.reg_op2[28] soc.cpu.pcpi_rs2[28]
1 1
.names soc.cpu.reg_op2[29] soc.cpu.pcpi_rs2[29]
1 1
.names soc.cpu.reg_op2[30] soc.cpu.pcpi_rs2[30]
1 1
.names soc.cpu.reg_op2[31] soc.cpu.pcpi_rs2[31]
1 1
.names resetn soc.cpu.resetn
1 1
.names flash_clk soc.flash_clk
1 1
.names flash_csb soc.flash_csb
1 1
.names flash_io0_di soc.flash_io0_di
1 1
.names flash_io0_do soc.flash_io0_do
1 1
.names flash_io0_oe soc.flash_io0_oe
1 1
.names flash_io1_di soc.flash_io1_di
1 1
.names flash_io1_do soc.flash_io1_do
1 1
.names flash_io1_oe soc.flash_io1_oe
1 1
.names flash_io2_di soc.flash_io2_di
1 1
.names flash_io2_do soc.flash_io2_do
1 1
.names flash_io2_oe soc.flash_io2_oe
1 1
.names flash_io3_di soc.flash_io3_di
1 1
.names flash_io3_do soc.flash_io3_do
1 1
.names flash_io3_oe soc.flash_io3_oe
1 1
.names soc.cpu.mem_addr[0] soc.iomem_addr[0]
1 1
.names soc.cpu.mem_addr[1] soc.iomem_addr[1]
1 1
.names soc.cpu.mem_addr[2] soc.iomem_addr[2]
1 1
.names soc.cpu.mem_addr[3] soc.iomem_addr[3]
1 1
.names soc.cpu.mem_addr[4] soc.iomem_addr[4]
1 1
.names soc.cpu.mem_addr[5] soc.iomem_addr[5]
1 1
.names soc.cpu.mem_addr[6] soc.iomem_addr[6]
1 1
.names soc.cpu.mem_addr[7] soc.iomem_addr[7]
1 1
.names soc.cpu.mem_addr[8] soc.iomem_addr[8]
1 1
.names soc.cpu.mem_addr[9] soc.iomem_addr[9]
1 1
.names soc.cpu.mem_addr[10] soc.iomem_addr[10]
1 1
.names soc.cpu.mem_addr[11] soc.iomem_addr[11]
1 1
.names soc.cpu.mem_addr[12] soc.iomem_addr[12]
1 1
.names soc.cpu.mem_addr[13] soc.iomem_addr[13]
1 1
.names soc.cpu.mem_addr[14] soc.iomem_addr[14]
1 1
.names soc.cpu.mem_addr[15] soc.iomem_addr[15]
1 1
.names soc.cpu.mem_addr[16] soc.iomem_addr[16]
1 1
.names soc.cpu.mem_addr[17] soc.iomem_addr[17]
1 1
.names soc.cpu.mem_addr[18] soc.iomem_addr[18]
1 1
.names soc.cpu.mem_addr[19] soc.iomem_addr[19]
1 1
.names soc.cpu.mem_addr[20] soc.iomem_addr[20]
1 1
.names soc.cpu.mem_addr[21] soc.iomem_addr[21]
1 1
.names soc.cpu.mem_addr[22] soc.iomem_addr[22]
1 1
.names soc.cpu.mem_addr[23] soc.iomem_addr[23]
1 1
.names soc.cpu.mem_addr[24] soc.iomem_addr[24]
1 1
.names soc.cpu.mem_addr[25] soc.iomem_addr[25]
1 1
.names soc.cpu.mem_addr[26] soc.iomem_addr[26]
1 1
.names soc.cpu.mem_addr[27] soc.iomem_addr[27]
1 1
.names soc.cpu.mem_addr[28] soc.iomem_addr[28]
1 1
.names soc.cpu.mem_addr[29] soc.iomem_addr[29]
1 1
.names soc.cpu.mem_addr[30] soc.iomem_addr[30]
1 1
.names soc.cpu.mem_addr[31] soc.iomem_addr[31]
1 1
.names iomem_rdata[0] soc.iomem_rdata[0]
1 1
.names iomem_rdata[1] soc.iomem_rdata[1]
1 1
.names iomem_rdata[2] soc.iomem_rdata[2]
1 1
.names iomem_rdata[3] soc.iomem_rdata[3]
1 1
.names iomem_rdata[4] soc.iomem_rdata[4]
1 1
.names iomem_rdata[5] soc.iomem_rdata[5]
1 1
.names iomem_rdata[6] soc.iomem_rdata[6]
1 1
.names iomem_rdata[7] soc.iomem_rdata[7]
1 1
.names iomem_rdata[8] soc.iomem_rdata[8]
1 1
.names iomem_rdata[9] soc.iomem_rdata[9]
1 1
.names iomem_rdata[10] soc.iomem_rdata[10]
1 1
.names iomem_rdata[11] soc.iomem_rdata[11]
1 1
.names iomem_rdata[12] soc.iomem_rdata[12]
1 1
.names iomem_rdata[13] soc.iomem_rdata[13]
1 1
.names iomem_rdata[14] soc.iomem_rdata[14]
1 1
.names iomem_rdata[15] soc.iomem_rdata[15]
1 1
.names iomem_rdata[16] soc.iomem_rdata[16]
1 1
.names iomem_rdata[17] soc.iomem_rdata[17]
1 1
.names iomem_rdata[18] soc.iomem_rdata[18]
1 1
.names iomem_rdata[19] soc.iomem_rdata[19]
1 1
.names iomem_rdata[20] soc.iomem_rdata[20]
1 1
.names iomem_rdata[21] soc.iomem_rdata[21]
1 1
.names iomem_rdata[22] soc.iomem_rdata[22]
1 1
.names iomem_rdata[23] soc.iomem_rdata[23]
1 1
.names iomem_rdata[24] soc.iomem_rdata[24]
1 1
.names iomem_rdata[25] soc.iomem_rdata[25]
1 1
.names iomem_rdata[26] soc.iomem_rdata[26]
1 1
.names iomem_rdata[27] soc.iomem_rdata[27]
1 1
.names iomem_rdata[28] soc.iomem_rdata[28]
1 1
.names iomem_rdata[29] soc.iomem_rdata[29]
1 1
.names iomem_rdata[30] soc.iomem_rdata[30]
1 1
.names iomem_rdata[31] soc.iomem_rdata[31]
1 1
.names iomem_ready soc.iomem_ready
1 1
.names soc.cpu.mem_wdata[0] soc.iomem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] soc.iomem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] soc.iomem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] soc.iomem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] soc.iomem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] soc.iomem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] soc.iomem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] soc.iomem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] soc.iomem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] soc.iomem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] soc.iomem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] soc.iomem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] soc.iomem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] soc.iomem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] soc.iomem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] soc.iomem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] soc.iomem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] soc.iomem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] soc.iomem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] soc.iomem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] soc.iomem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] soc.iomem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] soc.iomem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] soc.iomem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] soc.iomem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] soc.iomem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] soc.iomem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] soc.iomem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] soc.iomem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] soc.iomem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] soc.iomem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] soc.iomem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] soc.iomem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] soc.iomem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] soc.iomem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] soc.iomem_wstrb[3]
1 1
.names $false soc.irq[0]
1 1
.names $false soc.irq[1]
1 1
.names $false soc.irq[2]
1 1
.names $false soc.irq[3]
1 1
.names $false soc.irq[4]
1 1
.names $false soc.irq[5]
1 1
.names $false soc.irq[6]
1 1
.names $false soc.irq[7]
1 1
.names $false soc.irq[8]
1 1
.names $false soc.irq[9]
1 1
.names $false soc.irq[10]
1 1
.names $false soc.irq[11]
1 1
.names $false soc.irq[12]
1 1
.names $false soc.irq[13]
1 1
.names $false soc.irq[14]
1 1
.names $false soc.irq[15]
1 1
.names $false soc.irq[16]
1 1
.names $false soc.irq[17]
1 1
.names $false soc.irq[18]
1 1
.names $false soc.irq[19]
1 1
.names $false soc.irq[20]
1 1
.names $false soc.irq[21]
1 1
.names $false soc.irq[22]
1 1
.names $false soc.irq[23]
1 1
.names $false soc.irq[24]
1 1
.names $false soc.irq[25]
1 1
.names $false soc.irq[26]
1 1
.names $false soc.irq[27]
1 1
.names $false soc.irq[28]
1 1
.names $false soc.irq[29]
1 1
.names $false soc.irq[30]
1 1
.names $false soc.irq[31]
1 1
.names $false soc.irq_5
1 1
.names $false soc.irq_6
1 1
.names $false soc.irq_7
1 1
.names $false soc.irq_stall
1 1
.names $false soc.irq_uart
1 1
.names soc.cpu.mem_addr[0] soc.mem_addr[0]
1 1
.names soc.cpu.mem_addr[1] soc.mem_addr[1]
1 1
.names soc.cpu.mem_addr[2] soc.mem_addr[2]
1 1
.names soc.cpu.mem_addr[3] soc.mem_addr[3]
1 1
.names soc.cpu.mem_addr[4] soc.mem_addr[4]
1 1
.names soc.cpu.mem_addr[5] soc.mem_addr[5]
1 1
.names soc.cpu.mem_addr[6] soc.mem_addr[6]
1 1
.names soc.cpu.mem_addr[7] soc.mem_addr[7]
1 1
.names soc.cpu.mem_addr[8] soc.mem_addr[8]
1 1
.names soc.cpu.mem_addr[9] soc.mem_addr[9]
1 1
.names soc.cpu.mem_addr[10] soc.mem_addr[10]
1 1
.names soc.cpu.mem_addr[11] soc.mem_addr[11]
1 1
.names soc.cpu.mem_addr[12] soc.mem_addr[12]
1 1
.names soc.cpu.mem_addr[13] soc.mem_addr[13]
1 1
.names soc.cpu.mem_addr[14] soc.mem_addr[14]
1 1
.names soc.cpu.mem_addr[15] soc.mem_addr[15]
1 1
.names soc.cpu.mem_addr[16] soc.mem_addr[16]
1 1
.names soc.cpu.mem_addr[17] soc.mem_addr[17]
1 1
.names soc.cpu.mem_addr[18] soc.mem_addr[18]
1 1
.names soc.cpu.mem_addr[19] soc.mem_addr[19]
1 1
.names soc.cpu.mem_addr[20] soc.mem_addr[20]
1 1
.names soc.cpu.mem_addr[21] soc.mem_addr[21]
1 1
.names soc.cpu.mem_addr[22] soc.mem_addr[22]
1 1
.names soc.cpu.mem_addr[23] soc.mem_addr[23]
1 1
.names soc.cpu.mem_addr[24] soc.mem_addr[24]
1 1
.names soc.cpu.mem_addr[25] soc.mem_addr[25]
1 1
.names soc.cpu.mem_addr[26] soc.mem_addr[26]
1 1
.names soc.cpu.mem_addr[27] soc.mem_addr[27]
1 1
.names soc.cpu.mem_addr[28] soc.mem_addr[28]
1 1
.names soc.cpu.mem_addr[29] soc.mem_addr[29]
1 1
.names soc.cpu.mem_addr[30] soc.mem_addr[30]
1 1
.names soc.cpu.mem_addr[31] soc.mem_addr[31]
1 1
.names soc.cpu.dbg_mem_rdata[0] soc.mem_rdata[0]
1 1
.names soc.cpu.dbg_mem_rdata[1] soc.mem_rdata[1]
1 1
.names soc.cpu.dbg_mem_rdata[2] soc.mem_rdata[2]
1 1
.names soc.cpu.dbg_mem_rdata[3] soc.mem_rdata[3]
1 1
.names soc.cpu.dbg_mem_rdata[4] soc.mem_rdata[4]
1 1
.names soc.cpu.dbg_mem_rdata[5] soc.mem_rdata[5]
1 1
.names soc.cpu.dbg_mem_rdata[6] soc.mem_rdata[6]
1 1
.names soc.cpu.dbg_mem_rdata[7] soc.mem_rdata[7]
1 1
.names soc.cpu.dbg_mem_rdata[8] soc.mem_rdata[8]
1 1
.names soc.cpu.dbg_mem_rdata[9] soc.mem_rdata[9]
1 1
.names soc.cpu.dbg_mem_rdata[10] soc.mem_rdata[10]
1 1
.names soc.cpu.dbg_mem_rdata[11] soc.mem_rdata[11]
1 1
.names soc.cpu.dbg_mem_rdata[12] soc.mem_rdata[12]
1 1
.names soc.cpu.dbg_mem_rdata[13] soc.mem_rdata[13]
1 1
.names soc.cpu.dbg_mem_rdata[14] soc.mem_rdata[14]
1 1
.names soc.cpu.dbg_mem_rdata[15] soc.mem_rdata[15]
1 1
.names soc.cpu.mem_rdata[16] soc.mem_rdata[16]
1 1
.names soc.cpu.mem_rdata[17] soc.mem_rdata[17]
1 1
.names soc.cpu.mem_rdata[18] soc.mem_rdata[18]
1 1
.names soc.cpu.mem_rdata[19] soc.mem_rdata[19]
1 1
.names soc.cpu.mem_rdata[20] soc.mem_rdata[20]
1 1
.names soc.cpu.mem_rdata[21] soc.mem_rdata[21]
1 1
.names soc.cpu.mem_rdata[22] soc.mem_rdata[22]
1 1
.names soc.cpu.mem_rdata[23] soc.mem_rdata[23]
1 1
.names soc.cpu.mem_rdata[24] soc.mem_rdata[24]
1 1
.names soc.cpu.mem_rdata[25] soc.mem_rdata[25]
1 1
.names soc.cpu.mem_rdata[26] soc.mem_rdata[26]
1 1
.names soc.cpu.mem_rdata[27] soc.mem_rdata[27]
1 1
.names soc.cpu.mem_rdata[28] soc.mem_rdata[28]
1 1
.names soc.cpu.mem_rdata[29] soc.mem_rdata[29]
1 1
.names soc.cpu.mem_rdata[30] soc.mem_rdata[30]
1 1
.names soc.cpu.mem_rdata[31] soc.mem_rdata[31]
1 1
.names soc.cpu.mem_valid soc.mem_valid
1 1
.names soc.cpu.mem_wdata[0] soc.mem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] soc.mem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] soc.mem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] soc.mem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] soc.mem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] soc.mem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] soc.mem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] soc.mem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] soc.mem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] soc.mem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] soc.mem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] soc.mem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] soc.mem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] soc.mem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] soc.mem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] soc.mem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] soc.mem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] soc.mem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] soc.mem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] soc.mem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] soc.mem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] soc.mem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] soc.mem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] soc.mem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] soc.mem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] soc.mem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] soc.mem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] soc.mem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] soc.mem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] soc.mem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] soc.mem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] soc.mem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] soc.mem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] soc.mem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] soc.mem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] soc.mem_wstrb[3]
1 1
.names soc.cpu.mem_addr[2] soc.memory.addr[0]
1 1
.names soc.cpu.mem_addr[3] soc.memory.addr[1]
1 1
.names soc.cpu.mem_addr[4] soc.memory.addr[2]
1 1
.names soc.cpu.mem_addr[5] soc.memory.addr[3]
1 1
.names soc.cpu.mem_addr[6] soc.memory.addr[4]
1 1
.names soc.cpu.mem_addr[7] soc.memory.addr[5]
1 1
.names soc.cpu.mem_addr[8] soc.memory.addr[6]
1 1
.names soc.cpu.mem_addr[9] soc.memory.addr[7]
1 1
.names soc.cpu.mem_addr[10] soc.memory.addr[8]
1 1
.names soc.cpu.mem_addr[11] soc.memory.addr[9]
1 1
.names soc.cpu.mem_addr[12] soc.memory.addr[10]
1 1
.names soc.cpu.mem_addr[13] soc.memory.addr[11]
1 1
.names soc.cpu.mem_addr[14] soc.memory.addr[12]
1 1
.names soc.cpu.mem_addr[15] soc.memory.addr[13]
1 1
.names soc.cpu.mem_addr[16] soc.memory.addr[14]
1 1
.names soc.cpu.mem_addr[17] soc.memory.addr[15]
1 1
.names soc.cpu.mem_addr[18] soc.memory.addr[16]
1 1
.names soc.cpu.mem_addr[19] soc.memory.addr[17]
1 1
.names soc.cpu.mem_addr[20] soc.memory.addr[18]
1 1
.names soc.cpu.mem_addr[21] soc.memory.addr[19]
1 1
.names soc.cpu.mem_addr[22] soc.memory.addr[20]
1 1
.names soc.cpu.mem_addr[23] soc.memory.addr[21]
1 1
.names clk_16mhz soc.memory.clk
1 1
.names soc.cpu.mem_wdata[0] soc.memory.wdata[0]
1 1
.names soc.cpu.mem_wdata[1] soc.memory.wdata[1]
1 1
.names soc.cpu.mem_wdata[2] soc.memory.wdata[2]
1 1
.names soc.cpu.mem_wdata[3] soc.memory.wdata[3]
1 1
.names soc.cpu.mem_wdata[4] soc.memory.wdata[4]
1 1
.names soc.cpu.mem_wdata[5] soc.memory.wdata[5]
1 1
.names soc.cpu.mem_wdata[6] soc.memory.wdata[6]
1 1
.names soc.cpu.mem_wdata[7] soc.memory.wdata[7]
1 1
.names soc.cpu.mem_wdata[8] soc.memory.wdata[8]
1 1
.names soc.cpu.mem_wdata[9] soc.memory.wdata[9]
1 1
.names soc.cpu.mem_wdata[10] soc.memory.wdata[10]
1 1
.names soc.cpu.mem_wdata[11] soc.memory.wdata[11]
1 1
.names soc.cpu.mem_wdata[12] soc.memory.wdata[12]
1 1
.names soc.cpu.mem_wdata[13] soc.memory.wdata[13]
1 1
.names soc.cpu.mem_wdata[14] soc.memory.wdata[14]
1 1
.names soc.cpu.mem_wdata[15] soc.memory.wdata[15]
1 1
.names soc.cpu.mem_wdata[16] soc.memory.wdata[16]
1 1
.names soc.cpu.mem_wdata[17] soc.memory.wdata[17]
1 1
.names soc.cpu.mem_wdata[18] soc.memory.wdata[18]
1 1
.names soc.cpu.mem_wdata[19] soc.memory.wdata[19]
1 1
.names soc.cpu.mem_wdata[20] soc.memory.wdata[20]
1 1
.names soc.cpu.mem_wdata[21] soc.memory.wdata[21]
1 1
.names soc.cpu.mem_wdata[22] soc.memory.wdata[22]
1 1
.names soc.cpu.mem_wdata[23] soc.memory.wdata[23]
1 1
.names soc.cpu.mem_wdata[24] soc.memory.wdata[24]
1 1
.names soc.cpu.mem_wdata[25] soc.memory.wdata[25]
1 1
.names soc.cpu.mem_wdata[26] soc.memory.wdata[26]
1 1
.names soc.cpu.mem_wdata[27] soc.memory.wdata[27]
1 1
.names soc.cpu.mem_wdata[28] soc.memory.wdata[28]
1 1
.names soc.cpu.mem_wdata[29] soc.memory.wdata[29]
1 1
.names soc.cpu.mem_wdata[30] soc.memory.wdata[30]
1 1
.names soc.cpu.mem_wdata[31] soc.memory.wdata[31]
1 1
.names soc.memory.rdata[0] soc.ram_rdata[0]
1 1
.names soc.memory.rdata[1] soc.ram_rdata[1]
1 1
.names soc.memory.rdata[2] soc.ram_rdata[2]
1 1
.names soc.memory.rdata[3] soc.ram_rdata[3]
1 1
.names soc.memory.rdata[4] soc.ram_rdata[4]
1 1
.names soc.memory.rdata[5] soc.ram_rdata[5]
1 1
.names soc.memory.rdata[6] soc.ram_rdata[6]
1 1
.names soc.memory.rdata[7] soc.ram_rdata[7]
1 1
.names soc.memory.rdata[8] soc.ram_rdata[8]
1 1
.names soc.memory.rdata[9] soc.ram_rdata[9]
1 1
.names soc.memory.rdata[10] soc.ram_rdata[10]
1 1
.names soc.memory.rdata[11] soc.ram_rdata[11]
1 1
.names soc.memory.rdata[12] soc.ram_rdata[12]
1 1
.names soc.memory.rdata[13] soc.ram_rdata[13]
1 1
.names soc.memory.rdata[14] soc.ram_rdata[14]
1 1
.names soc.memory.rdata[15] soc.ram_rdata[15]
1 1
.names soc.memory.rdata[16] soc.ram_rdata[16]
1 1
.names soc.memory.rdata[17] soc.ram_rdata[17]
1 1
.names soc.memory.rdata[18] soc.ram_rdata[18]
1 1
.names soc.memory.rdata[19] soc.ram_rdata[19]
1 1
.names soc.memory.rdata[20] soc.ram_rdata[20]
1 1
.names soc.memory.rdata[21] soc.ram_rdata[21]
1 1
.names soc.memory.rdata[22] soc.ram_rdata[22]
1 1
.names soc.memory.rdata[23] soc.ram_rdata[23]
1 1
.names soc.memory.rdata[24] soc.ram_rdata[24]
1 1
.names soc.memory.rdata[25] soc.ram_rdata[25]
1 1
.names soc.memory.rdata[26] soc.ram_rdata[26]
1 1
.names soc.memory.rdata[27] soc.ram_rdata[27]
1 1
.names soc.memory.rdata[28] soc.ram_rdata[28]
1 1
.names soc.memory.rdata[29] soc.ram_rdata[29]
1 1
.names soc.memory.rdata[30] soc.ram_rdata[30]
1 1
.names soc.memory.rdata[31] soc.ram_rdata[31]
1 1
.names resetn soc.resetn
1 1
.names uart_in soc.ser_rx
1 1
.names uart_out soc.ser_tx
1 1
.names clk_16mhz soc.simpleuart.clk
1 1
.names soc.cpu.mem_wdata[0] soc.simpleuart.reg_dat_di[0]
1 1
.names soc.cpu.mem_wdata[1] soc.simpleuart.reg_dat_di[1]
1 1
.names soc.cpu.mem_wdata[2] soc.simpleuart.reg_dat_di[2]
1 1
.names soc.cpu.mem_wdata[3] soc.simpleuart.reg_dat_di[3]
1 1
.names soc.cpu.mem_wdata[4] soc.simpleuart.reg_dat_di[4]
1 1
.names soc.cpu.mem_wdata[5] soc.simpleuart.reg_dat_di[5]
1 1
.names soc.cpu.mem_wdata[6] soc.simpleuart.reg_dat_di[6]
1 1
.names soc.cpu.mem_wdata[7] soc.simpleuart.reg_dat_di[7]
1 1
.names soc.cpu.mem_wdata[8] soc.simpleuart.reg_dat_di[8]
1 1
.names soc.cpu.mem_wdata[9] soc.simpleuart.reg_dat_di[9]
1 1
.names soc.cpu.mem_wdata[10] soc.simpleuart.reg_dat_di[10]
1 1
.names soc.cpu.mem_wdata[11] soc.simpleuart.reg_dat_di[11]
1 1
.names soc.cpu.mem_wdata[12] soc.simpleuart.reg_dat_di[12]
1 1
.names soc.cpu.mem_wdata[13] soc.simpleuart.reg_dat_di[13]
1 1
.names soc.cpu.mem_wdata[14] soc.simpleuart.reg_dat_di[14]
1 1
.names soc.cpu.mem_wdata[15] soc.simpleuart.reg_dat_di[15]
1 1
.names soc.cpu.mem_wdata[16] soc.simpleuart.reg_dat_di[16]
1 1
.names soc.cpu.mem_wdata[17] soc.simpleuart.reg_dat_di[17]
1 1
.names soc.cpu.mem_wdata[18] soc.simpleuart.reg_dat_di[18]
1 1
.names soc.cpu.mem_wdata[19] soc.simpleuart.reg_dat_di[19]
1 1
.names soc.cpu.mem_wdata[20] soc.simpleuart.reg_dat_di[20]
1 1
.names soc.cpu.mem_wdata[21] soc.simpleuart.reg_dat_di[21]
1 1
.names soc.cpu.mem_wdata[22] soc.simpleuart.reg_dat_di[22]
1 1
.names soc.cpu.mem_wdata[23] soc.simpleuart.reg_dat_di[23]
1 1
.names soc.cpu.mem_wdata[24] soc.simpleuart.reg_dat_di[24]
1 1
.names soc.cpu.mem_wdata[25] soc.simpleuart.reg_dat_di[25]
1 1
.names soc.cpu.mem_wdata[26] soc.simpleuart.reg_dat_di[26]
1 1
.names soc.cpu.mem_wdata[27] soc.simpleuart.reg_dat_di[27]
1 1
.names soc.cpu.mem_wdata[28] soc.simpleuart.reg_dat_di[28]
1 1
.names soc.cpu.mem_wdata[29] soc.simpleuart.reg_dat_di[29]
1 1
.names soc.cpu.mem_wdata[30] soc.simpleuart.reg_dat_di[30]
1 1
.names soc.cpu.mem_wdata[31] soc.simpleuart.reg_dat_di[31]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[8]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[9]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[10]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[11]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[12]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[13]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[14]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[15]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[16]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[17]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[18]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[19]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[20]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[21]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[22]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[23]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[24]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[25]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[26]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[27]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[28]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[29]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[30]
1 1
.names soc.cpu.mem_wdata[0] soc.simpleuart.reg_div_di[0]
1 1
.names soc.cpu.mem_wdata[1] soc.simpleuart.reg_div_di[1]
1 1
.names soc.cpu.mem_wdata[2] soc.simpleuart.reg_div_di[2]
1 1
.names soc.cpu.mem_wdata[3] soc.simpleuart.reg_div_di[3]
1 1
.names soc.cpu.mem_wdata[4] soc.simpleuart.reg_div_di[4]
1 1
.names soc.cpu.mem_wdata[5] soc.simpleuart.reg_div_di[5]
1 1
.names soc.cpu.mem_wdata[6] soc.simpleuart.reg_div_di[6]
1 1
.names soc.cpu.mem_wdata[7] soc.simpleuart.reg_div_di[7]
1 1
.names soc.cpu.mem_wdata[8] soc.simpleuart.reg_div_di[8]
1 1
.names soc.cpu.mem_wdata[9] soc.simpleuart.reg_div_di[9]
1 1
.names soc.cpu.mem_wdata[10] soc.simpleuart.reg_div_di[10]
1 1
.names soc.cpu.mem_wdata[11] soc.simpleuart.reg_div_di[11]
1 1
.names soc.cpu.mem_wdata[12] soc.simpleuart.reg_div_di[12]
1 1
.names soc.cpu.mem_wdata[13] soc.simpleuart.reg_div_di[13]
1 1
.names soc.cpu.mem_wdata[14] soc.simpleuart.reg_div_di[14]
1 1
.names soc.cpu.mem_wdata[15] soc.simpleuart.reg_div_di[15]
1 1
.names soc.cpu.mem_wdata[16] soc.simpleuart.reg_div_di[16]
1 1
.names soc.cpu.mem_wdata[17] soc.simpleuart.reg_div_di[17]
1 1
.names soc.cpu.mem_wdata[18] soc.simpleuart.reg_div_di[18]
1 1
.names soc.cpu.mem_wdata[19] soc.simpleuart.reg_div_di[19]
1 1
.names soc.cpu.mem_wdata[20] soc.simpleuart.reg_div_di[20]
1 1
.names soc.cpu.mem_wdata[21] soc.simpleuart.reg_div_di[21]
1 1
.names soc.cpu.mem_wdata[22] soc.simpleuart.reg_div_di[22]
1 1
.names soc.cpu.mem_wdata[23] soc.simpleuart.reg_div_di[23]
1 1
.names soc.cpu.mem_wdata[24] soc.simpleuart.reg_div_di[24]
1 1
.names soc.cpu.mem_wdata[25] soc.simpleuart.reg_div_di[25]
1 1
.names soc.cpu.mem_wdata[26] soc.simpleuart.reg_div_di[26]
1 1
.names soc.cpu.mem_wdata[27] soc.simpleuart.reg_div_di[27]
1 1
.names soc.cpu.mem_wdata[28] soc.simpleuart.reg_div_di[28]
1 1
.names soc.cpu.mem_wdata[29] soc.simpleuart.reg_div_di[29]
1 1
.names soc.cpu.mem_wdata[30] soc.simpleuart.reg_div_di[30]
1 1
.names soc.cpu.mem_wdata[31] soc.simpleuart.reg_div_di[31]
1 1
.names soc.simpleuart.cfg_divider[0] soc.simpleuart.reg_div_do[0]
1 1
.names soc.simpleuart.cfg_divider[1] soc.simpleuart.reg_div_do[1]
1 1
.names soc.simpleuart.cfg_divider[2] soc.simpleuart.reg_div_do[2]
1 1
.names soc.simpleuart.cfg_divider[3] soc.simpleuart.reg_div_do[3]
1 1
.names soc.simpleuart.cfg_divider[4] soc.simpleuart.reg_div_do[4]
1 1
.names soc.simpleuart.cfg_divider[5] soc.simpleuart.reg_div_do[5]
1 1
.names soc.simpleuart.cfg_divider[6] soc.simpleuart.reg_div_do[6]
1 1
.names soc.simpleuart.cfg_divider[7] soc.simpleuart.reg_div_do[7]
1 1
.names soc.simpleuart.cfg_divider[8] soc.simpleuart.reg_div_do[8]
1 1
.names soc.simpleuart.cfg_divider[9] soc.simpleuart.reg_div_do[9]
1 1
.names soc.simpleuart.cfg_divider[10] soc.simpleuart.reg_div_do[10]
1 1
.names soc.simpleuart.cfg_divider[11] soc.simpleuart.reg_div_do[11]
1 1
.names soc.simpleuart.cfg_divider[12] soc.simpleuart.reg_div_do[12]
1 1
.names soc.simpleuart.cfg_divider[13] soc.simpleuart.reg_div_do[13]
1 1
.names soc.simpleuart.cfg_divider[14] soc.simpleuart.reg_div_do[14]
1 1
.names soc.simpleuart.cfg_divider[15] soc.simpleuart.reg_div_do[15]
1 1
.names soc.simpleuart.cfg_divider[16] soc.simpleuart.reg_div_do[16]
1 1
.names soc.simpleuart.cfg_divider[17] soc.simpleuart.reg_div_do[17]
1 1
.names soc.simpleuart.cfg_divider[18] soc.simpleuart.reg_div_do[18]
1 1
.names soc.simpleuart.cfg_divider[19] soc.simpleuart.reg_div_do[19]
1 1
.names soc.simpleuart.cfg_divider[20] soc.simpleuart.reg_div_do[20]
1 1
.names soc.simpleuart.cfg_divider[21] soc.simpleuart.reg_div_do[21]
1 1
.names soc.simpleuart.cfg_divider[22] soc.simpleuart.reg_div_do[22]
1 1
.names soc.simpleuart.cfg_divider[23] soc.simpleuart.reg_div_do[23]
1 1
.names soc.simpleuart.cfg_divider[24] soc.simpleuart.reg_div_do[24]
1 1
.names soc.simpleuart.cfg_divider[25] soc.simpleuart.reg_div_do[25]
1 1
.names soc.simpleuart.cfg_divider[26] soc.simpleuart.reg_div_do[26]
1 1
.names soc.simpleuart.cfg_divider[27] soc.simpleuart.reg_div_do[27]
1 1
.names soc.simpleuart.cfg_divider[28] soc.simpleuart.reg_div_do[28]
1 1
.names soc.simpleuart.cfg_divider[29] soc.simpleuart.reg_div_do[29]
1 1
.names soc.simpleuart.cfg_divider[30] soc.simpleuart.reg_div_do[30]
1 1
.names soc.simpleuart.cfg_divider[31] soc.simpleuart.reg_div_do[31]
1 1
.names resetn soc.simpleuart.resetn
1 1
.names uart_out soc.simpleuart.send_pattern[0]
1 1
.names uart_in soc.simpleuart.ser_rx
1 1
.names uart_out soc.simpleuart.ser_tx
1 1
.names soc.simpleuart.reg_dat_do[0] soc.simpleuart_reg_dat_do[0]
1 1
.names soc.simpleuart.reg_dat_do[1] soc.simpleuart_reg_dat_do[1]
1 1
.names soc.simpleuart.reg_dat_do[2] soc.simpleuart_reg_dat_do[2]
1 1
.names soc.simpleuart.reg_dat_do[3] soc.simpleuart_reg_dat_do[3]
1 1
.names soc.simpleuart.reg_dat_do[4] soc.simpleuart_reg_dat_do[4]
1 1
.names soc.simpleuart.reg_dat_do[5] soc.simpleuart_reg_dat_do[5]
1 1
.names soc.simpleuart.reg_dat_do[6] soc.simpleuart_reg_dat_do[6]
1 1
.names soc.simpleuart.reg_dat_do[7] soc.simpleuart_reg_dat_do[7]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[8]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[9]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[10]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[11]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[12]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[13]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[14]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[15]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[16]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[17]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[18]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[19]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[20]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[21]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[22]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[23]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[24]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[25]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[26]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[27]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[28]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[29]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[30]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[31]
1 1
.names soc.simpleuart.cfg_divider[0] soc.simpleuart_reg_div_do[0]
1 1
.names soc.simpleuart.cfg_divider[1] soc.simpleuart_reg_div_do[1]
1 1
.names soc.simpleuart.cfg_divider[2] soc.simpleuart_reg_div_do[2]
1 1
.names soc.simpleuart.cfg_divider[3] soc.simpleuart_reg_div_do[3]
1 1
.names soc.simpleuart.cfg_divider[4] soc.simpleuart_reg_div_do[4]
1 1
.names soc.simpleuart.cfg_divider[5] soc.simpleuart_reg_div_do[5]
1 1
.names soc.simpleuart.cfg_divider[6] soc.simpleuart_reg_div_do[6]
1 1
.names soc.simpleuart.cfg_divider[7] soc.simpleuart_reg_div_do[7]
1 1
.names soc.simpleuart.cfg_divider[8] soc.simpleuart_reg_div_do[8]
1 1
.names soc.simpleuart.cfg_divider[9] soc.simpleuart_reg_div_do[9]
1 1
.names soc.simpleuart.cfg_divider[10] soc.simpleuart_reg_div_do[10]
1 1
.names soc.simpleuart.cfg_divider[11] soc.simpleuart_reg_div_do[11]
1 1
.names soc.simpleuart.cfg_divider[12] soc.simpleuart_reg_div_do[12]
1 1
.names soc.simpleuart.cfg_divider[13] soc.simpleuart_reg_div_do[13]
1 1
.names soc.simpleuart.cfg_divider[14] soc.simpleuart_reg_div_do[14]
1 1
.names soc.simpleuart.cfg_divider[15] soc.simpleuart_reg_div_do[15]
1 1
.names soc.simpleuart.cfg_divider[16] soc.simpleuart_reg_div_do[16]
1 1
.names soc.simpleuart.cfg_divider[17] soc.simpleuart_reg_div_do[17]
1 1
.names soc.simpleuart.cfg_divider[18] soc.simpleuart_reg_div_do[18]
1 1
.names soc.simpleuart.cfg_divider[19] soc.simpleuart_reg_div_do[19]
1 1
.names soc.simpleuart.cfg_divider[20] soc.simpleuart_reg_div_do[20]
1 1
.names soc.simpleuart.cfg_divider[21] soc.simpleuart_reg_div_do[21]
1 1
.names soc.simpleuart.cfg_divider[22] soc.simpleuart_reg_div_do[22]
1 1
.names soc.simpleuart.cfg_divider[23] soc.simpleuart_reg_div_do[23]
1 1
.names soc.simpleuart.cfg_divider[24] soc.simpleuart_reg_div_do[24]
1 1
.names soc.simpleuart.cfg_divider[25] soc.simpleuart_reg_div_do[25]
1 1
.names soc.simpleuart.cfg_divider[26] soc.simpleuart_reg_div_do[26]
1 1
.names soc.simpleuart.cfg_divider[27] soc.simpleuart_reg_div_do[27]
1 1
.names soc.simpleuart.cfg_divider[28] soc.simpleuart_reg_div_do[28]
1 1
.names soc.simpleuart.cfg_divider[29] soc.simpleuart_reg_div_do[29]
1 1
.names soc.simpleuart.cfg_divider[30] soc.simpleuart_reg_div_do[30]
1 1
.names soc.simpleuart.cfg_divider[31] soc.simpleuart_reg_div_do[31]
1 1
.names soc.spimemio.rdata[0] soc.spimem_rdata[0]
1 1
.names soc.spimemio.rdata[1] soc.spimem_rdata[1]
1 1
.names soc.spimemio.rdata[2] soc.spimem_rdata[2]
1 1
.names soc.spimemio.rdata[3] soc.spimem_rdata[3]
1 1
.names soc.spimemio.rdata[4] soc.spimem_rdata[4]
1 1
.names soc.spimemio.rdata[5] soc.spimem_rdata[5]
1 1
.names soc.spimemio.rdata[6] soc.spimem_rdata[6]
1 1
.names soc.spimemio.rdata[7] soc.spimem_rdata[7]
1 1
.names soc.spimemio.rdata[8] soc.spimem_rdata[8]
1 1
.names soc.spimemio.rdata[9] soc.spimem_rdata[9]
1 1
.names soc.spimemio.rdata[10] soc.spimem_rdata[10]
1 1
.names soc.spimemio.rdata[11] soc.spimem_rdata[11]
1 1
.names soc.spimemio.rdata[12] soc.spimem_rdata[12]
1 1
.names soc.spimemio.rdata[13] soc.spimem_rdata[13]
1 1
.names soc.spimemio.rdata[14] soc.spimem_rdata[14]
1 1
.names soc.spimemio.rdata[15] soc.spimem_rdata[15]
1 1
.names soc.spimemio.rdata[16] soc.spimem_rdata[16]
1 1
.names soc.spimemio.rdata[17] soc.spimem_rdata[17]
1 1
.names soc.spimemio.rdata[18] soc.spimem_rdata[18]
1 1
.names soc.spimemio.rdata[19] soc.spimem_rdata[19]
1 1
.names soc.spimemio.rdata[20] soc.spimem_rdata[20]
1 1
.names soc.spimemio.rdata[21] soc.spimem_rdata[21]
1 1
.names soc.spimemio.rdata[22] soc.spimem_rdata[22]
1 1
.names soc.spimemio.rdata[23] soc.spimem_rdata[23]
1 1
.names soc.spimemio.rdata[24] soc.spimem_rdata[24]
1 1
.names soc.spimemio.rdata[25] soc.spimem_rdata[25]
1 1
.names soc.spimemio.rdata[26] soc.spimem_rdata[26]
1 1
.names soc.spimemio.rdata[27] soc.spimem_rdata[27]
1 1
.names soc.spimemio.rdata[28] soc.spimem_rdata[28]
1 1
.names soc.spimemio.rdata[29] soc.spimem_rdata[29]
1 1
.names soc.spimemio.rdata[30] soc.spimem_rdata[30]
1 1
.names soc.spimemio.rdata[31] soc.spimem_rdata[31]
1 1
.names soc.cpu.mem_addr[0] soc.spimemio.addr[0]
1 1
.names soc.cpu.mem_addr[1] soc.spimemio.addr[1]
1 1
.names soc.cpu.mem_addr[2] soc.spimemio.addr[2]
1 1
.names soc.cpu.mem_addr[3] soc.spimemio.addr[3]
1 1
.names soc.cpu.mem_addr[4] soc.spimemio.addr[4]
1 1
.names soc.cpu.mem_addr[5] soc.spimemio.addr[5]
1 1
.names soc.cpu.mem_addr[6] soc.spimemio.addr[6]
1 1
.names soc.cpu.mem_addr[7] soc.spimemio.addr[7]
1 1
.names soc.cpu.mem_addr[8] soc.spimemio.addr[8]
1 1
.names soc.cpu.mem_addr[9] soc.spimemio.addr[9]
1 1
.names soc.cpu.mem_addr[10] soc.spimemio.addr[10]
1 1
.names soc.cpu.mem_addr[11] soc.spimemio.addr[11]
1 1
.names soc.cpu.mem_addr[12] soc.spimemio.addr[12]
1 1
.names soc.cpu.mem_addr[13] soc.spimemio.addr[13]
1 1
.names soc.cpu.mem_addr[14] soc.spimemio.addr[14]
1 1
.names soc.cpu.mem_addr[15] soc.spimemio.addr[15]
1 1
.names soc.cpu.mem_addr[16] soc.spimemio.addr[16]
1 1
.names soc.cpu.mem_addr[17] soc.spimemio.addr[17]
1 1
.names soc.cpu.mem_addr[18] soc.spimemio.addr[18]
1 1
.names soc.cpu.mem_addr[19] soc.spimemio.addr[19]
1 1
.names soc.cpu.mem_addr[20] soc.spimemio.addr[20]
1 1
.names soc.cpu.mem_addr[21] soc.spimemio.addr[21]
1 1
.names soc.cpu.mem_addr[22] soc.spimemio.addr[22]
1 1
.names soc.cpu.mem_addr[23] soc.spimemio.addr[23]
1 1
.names soc.cpu.mem_wdata[0] soc.spimemio.cfgreg_di[0]
1 1
.names soc.cpu.mem_wdata[1] soc.spimemio.cfgreg_di[1]
1 1
.names soc.cpu.mem_wdata[2] soc.spimemio.cfgreg_di[2]
1 1
.names soc.cpu.mem_wdata[3] soc.spimemio.cfgreg_di[3]
1 1
.names soc.cpu.mem_wdata[4] soc.spimemio.cfgreg_di[4]
1 1
.names soc.cpu.mem_wdata[5] soc.spimemio.cfgreg_di[5]
1 1
.names soc.cpu.mem_wdata[6] soc.spimemio.cfgreg_di[6]
1 1
.names soc.cpu.mem_wdata[7] soc.spimemio.cfgreg_di[7]
1 1
.names soc.cpu.mem_wdata[8] soc.spimemio.cfgreg_di[8]
1 1
.names soc.cpu.mem_wdata[9] soc.spimemio.cfgreg_di[9]
1 1
.names soc.cpu.mem_wdata[10] soc.spimemio.cfgreg_di[10]
1 1
.names soc.cpu.mem_wdata[11] soc.spimemio.cfgreg_di[11]
1 1
.names soc.cpu.mem_wdata[12] soc.spimemio.cfgreg_di[12]
1 1
.names soc.cpu.mem_wdata[13] soc.spimemio.cfgreg_di[13]
1 1
.names soc.cpu.mem_wdata[14] soc.spimemio.cfgreg_di[14]
1 1
.names soc.cpu.mem_wdata[15] soc.spimemio.cfgreg_di[15]
1 1
.names soc.cpu.mem_wdata[16] soc.spimemio.cfgreg_di[16]
1 1
.names soc.cpu.mem_wdata[17] soc.spimemio.cfgreg_di[17]
1 1
.names soc.cpu.mem_wdata[18] soc.spimemio.cfgreg_di[18]
1 1
.names soc.cpu.mem_wdata[19] soc.spimemio.cfgreg_di[19]
1 1
.names soc.cpu.mem_wdata[20] soc.spimemio.cfgreg_di[20]
1 1
.names soc.cpu.mem_wdata[21] soc.spimemio.cfgreg_di[21]
1 1
.names soc.cpu.mem_wdata[22] soc.spimemio.cfgreg_di[22]
1 1
.names soc.cpu.mem_wdata[23] soc.spimemio.cfgreg_di[23]
1 1
.names soc.cpu.mem_wdata[24] soc.spimemio.cfgreg_di[24]
1 1
.names soc.cpu.mem_wdata[25] soc.spimemio.cfgreg_di[25]
1 1
.names soc.cpu.mem_wdata[26] soc.spimemio.cfgreg_di[26]
1 1
.names soc.cpu.mem_wdata[27] soc.spimemio.cfgreg_di[27]
1 1
.names soc.cpu.mem_wdata[28] soc.spimemio.cfgreg_di[28]
1 1
.names soc.cpu.mem_wdata[29] soc.spimemio.cfgreg_di[29]
1 1
.names soc.cpu.mem_wdata[30] soc.spimemio.cfgreg_di[30]
1 1
.names soc.cpu.mem_wdata[31] soc.spimemio.cfgreg_di[31]
1 1
.names flash_io0_di soc.spimemio.cfgreg_do[0]
1 1
.names flash_io1_di soc.spimemio.cfgreg_do[1]
1 1
.names flash_io2_di soc.spimemio.cfgreg_do[2]
1 1
.names flash_io3_di soc.spimemio.cfgreg_do[3]
1 1
.names flash_clk soc.spimemio.cfgreg_do[4]
1 1
.names flash_csb soc.spimemio.cfgreg_do[5]
1 1
.names $false soc.spimemio.cfgreg_do[6]
1 1
.names $false soc.spimemio.cfgreg_do[7]
1 1
.names flash_io0_oe soc.spimemio.cfgreg_do[8]
1 1
.names flash_io1_oe soc.spimemio.cfgreg_do[9]
1 1
.names flash_io2_oe soc.spimemio.cfgreg_do[10]
1 1
.names flash_io3_oe soc.spimemio.cfgreg_do[11]
1 1
.names clk_16mhz soc.spimemio.clk
1 1
.names soc.spimemio.xfer.ibuffer[0] soc.spimemio.dout_data[0]
1 1
.names soc.spimemio.xfer.ibuffer[1] soc.spimemio.dout_data[1]
1 1
.names soc.spimemio.xfer.ibuffer[2] soc.spimemio.dout_data[2]
1 1
.names soc.spimemio.xfer.ibuffer[3] soc.spimemio.dout_data[3]
1 1
.names soc.spimemio.xfer.ibuffer[4] soc.spimemio.dout_data[4]
1 1
.names soc.spimemio.xfer.ibuffer[5] soc.spimemio.dout_data[5]
1 1
.names soc.spimemio.xfer.ibuffer[6] soc.spimemio.dout_data[6]
1 1
.names soc.spimemio.xfer.ibuffer[7] soc.spimemio.dout_data[7]
1 1
.names soc.spimemio.xfer.xfer_tag_q[0] soc.spimemio.dout_tag[0]
1 1
.names soc.spimemio.xfer.xfer_tag_q[1] soc.spimemio.dout_tag[1]
1 1
.names soc.spimemio.xfer.xfer_tag_q[2] soc.spimemio.dout_tag[2]
1 1
.names soc.spimemio.xfer.xfer_tag_q[3] soc.spimemio.dout_tag[3]
1 1
.names flash_clk soc.spimemio.flash_clk
1 1
.names flash_csb soc.spimemio.flash_csb
1 1
.names flash_io0_di soc.spimemio.flash_io0_di
1 1
.names flash_io0_do soc.spimemio.flash_io0_do
1 1
.names flash_io0_oe soc.spimemio.flash_io0_oe
1 1
.names flash_io1_di soc.spimemio.flash_io1_di
1 1
.names flash_io1_do soc.spimemio.flash_io1_do
1 1
.names flash_io1_oe soc.spimemio.flash_io1_oe
1 1
.names flash_io2_di soc.spimemio.flash_io2_di
1 1
.names flash_io2_do soc.spimemio.flash_io2_do
1 1
.names flash_io2_oe soc.spimemio.flash_io2_oe
1 1
.names flash_io3_di soc.spimemio.flash_io3_di
1 1
.names flash_io3_do soc.spimemio.flash_io3_do
1 1
.names flash_io3_oe soc.spimemio.flash_io3_oe
1 1
.names resetn soc.spimemio.resetn
1 1
.names clk_16mhz soc.spimemio.xfer.clk
1 1
.names soc.spimemio.din_data[0] soc.spimemio.xfer.din_data[0]
1 1
.names soc.spimemio.din_data[1] soc.spimemio.xfer.din_data[1]
1 1
.names soc.spimemio.din_data[2] soc.spimemio.xfer.din_data[2]
1 1
.names soc.spimemio.din_data[3] soc.spimemio.xfer.din_data[3]
1 1
.names soc.spimemio.din_data[4] soc.spimemio.xfer.din_data[4]
1 1
.names soc.spimemio.din_data[5] soc.spimemio.xfer.din_data[5]
1 1
.names soc.spimemio.din_data[6] soc.spimemio.xfer.din_data[6]
1 1
.names soc.spimemio.din_data[7] soc.spimemio.xfer.din_data[7]
1 1
.names soc.spimemio.din_qspi soc.spimemio.xfer.din_qspi
1 1
.names soc.spimemio.din_rd soc.spimemio.xfer.din_rd
1 1
.names soc.spimemio.din_tag[0] soc.spimemio.xfer.din_tag[0]
1 1
.names soc.spimemio.din_tag[1] soc.spimemio.xfer.din_tag[1]
1 1
.names soc.spimemio.din_tag[2] soc.spimemio.xfer.din_tag[2]
1 1
.names soc.spimemio.din_tag[3] soc.spimemio.xfer.din_tag[3]
1 1
.names soc.spimemio.din_valid soc.spimemio.xfer.din_valid
1 1
.names soc.spimemio.xfer.ibuffer[0] soc.spimemio.xfer.dout_data[0]
1 1
.names soc.spimemio.xfer.ibuffer[1] soc.spimemio.xfer.dout_data[1]
1 1
.names soc.spimemio.xfer.ibuffer[2] soc.spimemio.xfer.dout_data[2]
1 1
.names soc.spimemio.xfer.ibuffer[3] soc.spimemio.xfer.dout_data[3]
1 1
.names soc.spimemio.xfer.ibuffer[4] soc.spimemio.xfer.dout_data[4]
1 1
.names soc.spimemio.xfer.ibuffer[5] soc.spimemio.xfer.dout_data[5]
1 1
.names soc.spimemio.xfer.ibuffer[6] soc.spimemio.xfer.dout_data[6]
1 1
.names soc.spimemio.xfer.ibuffer[7] soc.spimemio.xfer.dout_data[7]
1 1
.names soc.spimemio.xfer.xfer_tag_q[0] soc.spimemio.xfer.dout_tag[0]
1 1
.names soc.spimemio.xfer.xfer_tag_q[1] soc.spimemio.xfer.dout_tag[1]
1 1
.names soc.spimemio.xfer.xfer_tag_q[2] soc.spimemio.xfer.dout_tag[2]
1 1
.names soc.spimemio.xfer.xfer_tag_q[3] soc.spimemio.xfer.dout_tag[3]
1 1
.names flash_io0_di soc.spimemio.xfer.flash_io0_di
1 1
.names flash_io1_di soc.spimemio.xfer.flash_io1_di
1 1
.names flash_io2_di soc.spimemio.xfer.flash_io2_di
1 1
.names flash_io3_di soc.spimemio.xfer.flash_io3_di
1 1
.names soc.spimemio.xfer_resetn soc.spimemio.xfer.resetn
1 1
.names soc.spimemio.xfer.flash_clk soc.spimemio.xfer_clk
1 1
.names soc.spimemio.xfer.flash_csb soc.spimemio.xfer_csb
1 1
.names soc.spimemio.xfer.din_ddr soc.spimemio.xfer_ddr
1 1
.names soc.spimemio.xfer.din_dspi soc.spimemio.xfer_dspi
1 1
.names flash_io0_di soc.spimemio_cfgreg_do[0]
1 1
.names flash_io1_di soc.spimemio_cfgreg_do[1]
1 1
.names flash_io2_di soc.spimemio_cfgreg_do[2]
1 1
.names flash_io3_di soc.spimemio_cfgreg_do[3]
1 1
.names flash_clk soc.spimemio_cfgreg_do[4]
1 1
.names flash_csb soc.spimemio_cfgreg_do[5]
1 1
.names $false soc.spimemio_cfgreg_do[6]
1 1
.names $false soc.spimemio_cfgreg_do[7]
1 1
.names flash_io0_oe soc.spimemio_cfgreg_do[8]
1 1
.names flash_io1_oe soc.spimemio_cfgreg_do[9]
1 1
.names flash_io2_oe soc.spimemio_cfgreg_do[10]
1 1
.names flash_io3_oe soc.spimemio_cfgreg_do[11]
1 1
.end
