#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5617f9818580 .scope module, "register_file_tb" "register_file_tb" 2 2;
 .timescale 0 0;
P_0x5617f97f3920 .param/l "addr_width" 0 2 7, +C4<00000000000000000000000000000101>;
P_0x5617f97f3960 .param/l "data_width" 0 2 5, +C4<00000000000000000000000000100000>;
v0x5617f98448e0_0 .var "clk", 0 0;
v0x5617f98449a0_0 .var "rd_addr1", 4 0;
v0x5617f9844a60_0 .var "rd_addr2", 4 0;
RS_0x7fda96652018 .resolv tri, L_0x5617f9818b40, L_0x5617f97e1700;
v0x5617f9844b00_0 .net8 "rd_data1", 31 0, RS_0x7fda96652018;  2 drivers
RS_0x7fda96652048 .resolv tri, L_0x5617f9818a10, L_0x5617f97e15d0;
v0x5617f9844c50_0 .net8 "rd_data2", 31 0, RS_0x7fda96652048;  2 drivers
v0x5617f9844da0_0 .var "s", 1 0;
v0x5617f9844e60_0 .var "wr_addr", 4 0;
v0x5617f9844f20_0 .net "wr_data", 31 0, v0x5617f9812380_0;  1 drivers
S_0x5617f98187a0 .scope module, "main" "runner" 2 54, 3 28 0, S_0x5617f9818580;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "wr_addr"
    .port_info 1 /INPUT 5 "rd_addr1"
    .port_info 2 /INPUT 5 "rd_addr2"
    .port_info 3 /OUTPUT 32 "rd_data1"
    .port_info 4 /OUTPUT 32 "rd_data2"
    .port_info 5 /OUTPUT 32 "wr_data"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /INPUT 2 "s"
P_0x5617f980e690 .param/l "addr_width" 0 3 28, +C4<00000000000000000000000000000101>;
P_0x5617f980e6d0 .param/l "data_width" 0 3 28, +C4<00000000000000000000000000100000>;
v0x5617f9844040_0 .net "clk", 0 0, v0x5617f98448e0_0;  1 drivers
v0x5617f9844100_0 .net "rd_addr1", 4 0, v0x5617f98449a0_0;  1 drivers
v0x5617f9844210_0 .net "rd_addr2", 4 0, v0x5617f9844a60_0;  1 drivers
v0x5617f9844300_0 .net8 "rd_data1", 31 0, RS_0x7fda96652018;  alias, 2 drivers
v0x5617f98443c0_0 .net8 "rd_data2", 31 0, RS_0x7fda96652048;  alias, 2 drivers
v0x5617f98444d0_0 .net "s", 1 0, v0x5617f9844da0_0;  1 drivers
v0x5617f9844590_0 .net "wr_addr", 4 0, v0x5617f9844e60_0;  1 drivers
v0x5617f9844680_0 .net "wr_data", 31 0, v0x5617f9812380_0;  alias, 1 drivers
S_0x5617f9820020 .scope module, "op" "alu" 3 31, 4 1 0, S_0x5617f98187a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 2 "s"
    .port_info 3 /OUTPUT 32 "c"
P_0x5617f980fba0 .param/l "addr_width" 0 4 1, +C4<00000000000000000000000000000101>;
P_0x5617f980fbe0 .param/l "data_width" 0 4 1, +C4<00000000000000000000000000100000>;
v0x5617f980f4f0_0 .net8 "a", 31 0, RS_0x7fda96652018;  alias, 2 drivers
v0x5617f980bbf0_0 .net8 "b", 31 0, RS_0x7fda96652048;  alias, 2 drivers
v0x5617f9812380_0 .var "c", 31 0;
v0x5617f9812420_0 .net "s", 1 0, v0x5617f9844da0_0;  alias, 1 drivers
E_0x5617f9816420 .event edge, v0x5617f9812420_0, v0x5617f980bbf0_0, v0x5617f980f4f0_0;
S_0x5617f98419a0 .scope module, "reg_file1" "reg_file" 3 30, 3 3 0, S_0x5617f98187a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable"
    .port_info 1 /INPUT 5 "wr_addr"
    .port_info 2 /INPUT 5 "rd_addr1"
    .port_info 3 /INPUT 5 "rd_addr2"
    .port_info 4 /INPUT 32 "wr_data"
    .port_info 5 /OUTPUT 32 "rd_data1"
    .port_info 6 /OUTPUT 32 "rd_data2"
    .port_info 7 /INPUT 1 "clk"
P_0x5617f98201f0 .param/l "addr_width" 0 3 3, +C4<00000000000000000000000000000101>;
P_0x5617f9820230 .param/l "data_width" 0 3 3, +C4<00000000000000000000000000100000>;
L_0x5617f9818b40 .functor BUFZ 32, L_0x5617f9844fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5617f9818a10 .functor BUFZ 32, L_0x5617f9845240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5617f9841e00_0 .net *"_s0", 31 0, L_0x5617f9844fe0;  1 drivers
v0x5617f9841f00_0 .net *"_s10", 6 0, L_0x5617f98452e0;  1 drivers
L_0x7fda96609060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5617f9841fe0_0 .net *"_s13", 1 0, L_0x7fda96609060;  1 drivers
v0x5617f98420d0_0 .net *"_s2", 6 0, L_0x5617f98450a0;  1 drivers
L_0x7fda96609018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5617f98421b0_0 .net *"_s5", 1 0, L_0x7fda96609018;  1 drivers
v0x5617f98422e0_0 .net *"_s8", 31 0, L_0x5617f9845240;  1 drivers
v0x5617f98423c0_0 .net "clk", 0 0, v0x5617f98448e0_0;  alias, 1 drivers
v0x5617f9842480_0 .var/i "i", 31 0;
v0x5617f9842560_0 .net "rd_addr1", 4 0, v0x5617f98449a0_0;  alias, 1 drivers
v0x5617f9842640_0 .net "rd_addr2", 4 0, v0x5617f9844a60_0;  alias, 1 drivers
v0x5617f9842720_0 .net8 "rd_data1", 31 0, RS_0x7fda96652018;  alias, 2 drivers
v0x5617f98427e0_0 .net8 "rd_data2", 31 0, RS_0x7fda96652048;  alias, 2 drivers
v0x5617f98428b0 .array "reg_file", 0 31, 31 0;
v0x5617f9842950_0 .net "wr_addr", 4 0, v0x5617f9844e60_0;  alias, 1 drivers
o0x7fda966523a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5617f9842a30_0 .net "wr_data", 31 0, o0x7fda966523a8;  0 drivers
L_0x7fda966090a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5617f9842b10_0 .net "wr_enable", 0 0, L_0x7fda966090a8;  1 drivers
E_0x5617f98166b0 .event posedge, v0x5617f98423c0_0;
L_0x5617f9844fe0 .array/port v0x5617f98428b0, L_0x5617f98450a0;
L_0x5617f98450a0 .concat [ 5 2 0 0], v0x5617f98449a0_0, L_0x7fda96609018;
L_0x5617f9845240 .array/port v0x5617f98428b0, L_0x5617f98452e0;
L_0x5617f98452e0 .concat [ 5 2 0 0], v0x5617f9844a60_0, L_0x7fda96609060;
S_0x5617f9842cd0 .scope module, "reg_file2" "reg_file" 3 32, 3 3 0, S_0x5617f98187a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable"
    .port_info 1 /INPUT 5 "wr_addr"
    .port_info 2 /INPUT 5 "rd_addr1"
    .port_info 3 /INPUT 5 "rd_addr2"
    .port_info 4 /INPUT 32 "wr_data"
    .port_info 5 /OUTPUT 32 "rd_data1"
    .port_info 6 /OUTPUT 32 "rd_data2"
    .port_info 7 /INPUT 1 "clk"
P_0x5617f9842e80 .param/l "addr_width" 0 3 3, +C4<00000000000000000000000000000101>;
P_0x5617f9842ec0 .param/l "data_width" 0 3 3, +C4<00000000000000000000000000100000>;
L_0x5617f97e1700 .functor BUFZ 32, L_0x5617f98454e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5617f97e15d0 .functor BUFZ 32, L_0x5617f9845710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5617f98431c0_0 .net *"_s0", 31 0, L_0x5617f98454e0;  1 drivers
v0x5617f98432a0_0 .net *"_s10", 6 0, L_0x5617f98457b0;  1 drivers
L_0x7fda96609138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5617f9843380_0 .net *"_s13", 1 0, L_0x7fda96609138;  1 drivers
v0x5617f9843470_0 .net *"_s2", 6 0, L_0x5617f9845580;  1 drivers
L_0x7fda966090f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5617f9843550_0 .net *"_s5", 1 0, L_0x7fda966090f0;  1 drivers
v0x5617f9843680_0 .net *"_s8", 31 0, L_0x5617f9845710;  1 drivers
v0x5617f9843760_0 .net "clk", 0 0, v0x5617f98448e0_0;  alias, 1 drivers
v0x5617f9843800_0 .var/i "i", 31 0;
v0x5617f98438c0_0 .net "rd_addr1", 4 0, v0x5617f98449a0_0;  alias, 1 drivers
v0x5617f98439b0_0 .net "rd_addr2", 4 0, v0x5617f9844a60_0;  alias, 1 drivers
v0x5617f9843a80_0 .net8 "rd_data1", 31 0, RS_0x7fda96652018;  alias, 2 drivers
v0x5617f9843b20_0 .net8 "rd_data2", 31 0, RS_0x7fda96652048;  alias, 2 drivers
v0x5617f9843c30 .array "reg_file", 0 31, 31 0;
v0x5617f9843cf0_0 .net "wr_addr", 4 0, v0x5617f9844e60_0;  alias, 1 drivers
v0x5617f9843db0_0 .net "wr_data", 31 0, v0x5617f9812380_0;  alias, 1 drivers
L_0x7fda96609180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5617f9843e50_0 .net "wr_enable", 0 0, L_0x7fda96609180;  1 drivers
L_0x5617f98454e0 .array/port v0x5617f9843c30, L_0x5617f9845580;
L_0x5617f9845580 .concat [ 5 2 0 0], v0x5617f98449a0_0, L_0x7fda966090f0;
L_0x5617f9845710 .array/port v0x5617f9843c30, L_0x5617f98457b0;
L_0x5617f98457b0 .concat [ 5 2 0 0], v0x5617f9844a60_0, L_0x7fda96609138;
    .scope S_0x5617f98419a0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5617f9842480_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5617f9842480_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5617f9842480_0;
    %muli 2, 0, 32;
    %ix/getv/s 4, v0x5617f9842480_0;
    %store/vec4a v0x5617f98428b0, 4, 0;
    %load/vec4 v0x5617f9842480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5617f9842480_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x5617f98419a0;
T_1 ;
    %wait E_0x5617f98166b0;
    %load/vec4 v0x5617f9842b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5617f9842a30_0;
    %load/vec4 v0x5617f9842950_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5617f98428b0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5617f9820020;
T_2 ;
    %wait E_0x5617f9816420;
    %load/vec4 v0x5617f9812420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x5617f980f4f0_0;
    %load/vec4 v0x5617f980bbf0_0;
    %add;
    %store/vec4 v0x5617f9812380_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x5617f980f4f0_0;
    %load/vec4 v0x5617f980bbf0_0;
    %sub;
    %store/vec4 v0x5617f9812380_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x5617f980f4f0_0;
    %load/vec4 v0x5617f980bbf0_0;
    %and;
    %store/vec4 v0x5617f9812380_0, 0, 32;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x5617f980f4f0_0;
    %load/vec4 v0x5617f980bbf0_0;
    %or;
    %store/vec4 v0x5617f9812380_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5617f9842cd0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5617f9843800_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x5617f9843800_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x5617f9843800_0;
    %muli 2, 0, 32;
    %ix/getv/s 4, v0x5617f9843800_0;
    %store/vec4a v0x5617f9843c30, 4, 0;
    %load/vec4 v0x5617f9843800_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5617f9843800_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x5617f9842cd0;
T_4 ;
    %wait E_0x5617f98166b0;
    %load/vec4 v0x5617f9843e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5617f9843db0_0;
    %load/vec4 v0x5617f9843cf0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5617f9843c30, 4, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5617f9818580;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x5617f98448e0_0;
    %inv;
    %store/vec4 v0x5617f98448e0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5617f9818580;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5617f98448e0_0, 0, 1;
    %vpi_call 2 23 "$display", "Addition: " {0 0 0};
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5617f98449a0_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5617f9844a60_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5617f9844e60_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5617f9844da0_0, 0, 2;
    %delay 5, 0;
    %vpi_call 2 29 "$display", "Subtraction: " {0 0 0};
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x5617f98449a0_0, 0, 5;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x5617f9844a60_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5617f9844e60_0, 0, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5617f9844da0_0, 0, 2;
    %delay 5, 0;
    %vpi_call 2 35 "$display", "Bitwise AND: " {0 0 0};
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0x5617f98449a0_0, 0, 5;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x5617f9844a60_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5617f9844e60_0, 0, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5617f9844da0_0, 0, 2;
    %delay 5, 0;
    %vpi_call 2 41 "$display", "Bitwise OR: " {0 0 0};
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x5617f98449a0_0, 0, 5;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v0x5617f9844a60_0, 0, 5;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x5617f9844e60_0, 0, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5617f9844da0_0, 0, 2;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5617f9818580;
T_7 ;
    %vpi_call 2 51 "$monitor", "\012in1 (rd\011: %d)\011= %b (%2d)\012in2 (rd\011: %d)\011= %b (%2d)\012out (wr\011: %d)\011= %b (%2d)\012", v0x5617f98449a0_0, v0x5617f9844b00_0, v0x5617f9844b00_0, v0x5617f9844a60_0, v0x5617f9844c50_0, v0x5617f9844c50_0, v0x5617f9844e60_0, v0x5617f9844f20_0, v0x5617f9844f20_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "processor_register_file_tb.v";
    "./processor_register_file.v";
    "./ALU.v";
