Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Oct 21 23:23:09 2023
| Host         : DESKTOP-U8QJIBE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UartRxHandler_timing_summary_routed.rpt -pb UartRxHandler_timing_summary_routed.pb -rpx UartRxHandler_timing_summary_routed.rpx -warn_on_violation
| Design       : UartRxHandler
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-16  Warning           Large setup violation          5           
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: Segs/DIVISOR/on_off_flag_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.208      -14.026                     18                  570        0.147        0.000                      0                  570        4.020        0.000                       0                   456  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.208      -14.026                     18                  570        0.147        0.000                      0                  570        4.020        0.000                       0                   456  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           18  Failing Endpoints,  Worst Slack       -1.208ns,  Total Violation      -14.026ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.208ns  (required time - arrival time)
  Source:                 CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/suma_euclediana_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.251ns  (logic 5.883ns (52.289%)  route 5.368ns (47.711%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.627     5.230    CORE/MANHATTAN/clka
    SLICE_X11Y75         FDRE                                         r  CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/Q
                         net (fo=2, routed)           0.803     6.488    CORE/MANHATTAN/doutb[3]_alias_1_repN
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.612 r  CORE/MANHATTAN/Y1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.612    CORE/MANHATTAN/Y1_carry_i_7_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.145 r  CORE/MANHATTAN/Y1_carry/CO[3]
                         net (fo=7, routed)           1.016     8.161    CORE/MANHATTAN/Y1
    SLICE_X11Y75         LUT3 (Prop_lut3_I2_O)        0.152     8.313 r  CORE/MANHATTAN/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.313    CORE/MANHATTAN/i__carry_i_3_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     8.783 r  CORE/MANHATTAN/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.783    CORE/MANHATTAN/_inferred__3/i__carry_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.117 r  CORE/MANHATTAN/_inferred__3/i__carry__0/O[1]
                         net (fo=27, routed)          0.702     9.819    CORE/MANHATTAN/i__carry__0_i_7[1]
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.303    10.122 r  CORE/MANHATTAN/cuadrado__0_carry__0_i_3/O
                         net (fo=2, routed)           0.648    10.770    CORE/MANHATTAN_n_10
    SLICE_X10Y76         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.317 r  CORE/cuadrado__0_carry__0/O[2]
                         net (fo=2, routed)           0.659    11.977    CORE/MANHATTAN/cuadrado__58_carry__0_i_7_0[1]
    SLICE_X11Y78         LUT4 (Prop_lut4_I3_O)        0.301    12.278 r  CORE/MANHATTAN/cuadrado__58_carry__0_i_4/O
                         net (fo=2, routed)           0.622    12.900    CORE/MANHATTAN/cuadrado__58_carry__0_i_10_0[0]
    SLICE_X8Y77          LUT5 (Prop_lut5_I0_O)        0.124    13.024 r  CORE/MANHATTAN/cuadrado__58_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.024    CORE/MANHATTAN_n_99
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.537 r  CORE/cuadrado__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.537    CORE/cuadrado__58_carry__0_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.860 r  CORE/cuadrado__58_carry__1/O[1]
                         net (fo=1, routed)           0.629    14.489    CORE/cuadrado[12]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306    14.795 r  CORE/suma_euclediana[15]_i_6/O
                         net (fo=1, routed)           0.000    14.795    CORE/MANHATTAN/suma_euclediana_reg[15][0]
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.327 r  CORE/MANHATTAN/suma_euclediana_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.327    CORE/MANHATTAN/suma_euclediana_reg[15]_i_2_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.441 r  CORE/MANHATTAN/suma_euclediana_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.441    CORE/MANHATTAN/suma_euclediana_reg[19]_i_2_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.555 r  CORE/MANHATTAN/suma_euclediana_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.555    CORE/MANHATTAN/suma_euclediana_reg[23]_i_2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.889 r  CORE/MANHATTAN/suma_euclediana_reg[25]_i_3/O[1]
                         net (fo=1, routed)           0.289    16.178    CORE/MANHATTAN/next_euclediana0[25]
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.303    16.481 r  CORE/MANHATTAN/suma_euclediana[25]_i_2/O
                         net (fo=1, routed)           0.000    16.481    CORE/next_euclediana[25]
    SLICE_X5Y82          FDRE                                         r  CORE/suma_euclediana_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.595    15.018    CORE/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  CORE/suma_euclediana_reg[25]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)        0.031    15.272    CORE/suma_euclediana_reg[25]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -16.481    
  -------------------------------------------------------------------
                         slack                                 -1.208    

Slack (VIOLATED) :        -1.101ns  (required time - arrival time)
  Source:                 CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/suma_euclediana_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.140ns  (logic 5.769ns (51.787%)  route 5.371ns (48.213%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.627     5.230    CORE/MANHATTAN/clka
    SLICE_X11Y75         FDRE                                         r  CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/Q
                         net (fo=2, routed)           0.803     6.488    CORE/MANHATTAN/doutb[3]_alias_1_repN
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.612 r  CORE/MANHATTAN/Y1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.612    CORE/MANHATTAN/Y1_carry_i_7_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.145 r  CORE/MANHATTAN/Y1_carry/CO[3]
                         net (fo=7, routed)           1.016     8.161    CORE/MANHATTAN/Y1
    SLICE_X11Y75         LUT3 (Prop_lut3_I2_O)        0.152     8.313 r  CORE/MANHATTAN/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.313    CORE/MANHATTAN/i__carry_i_3_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     8.783 r  CORE/MANHATTAN/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.783    CORE/MANHATTAN/_inferred__3/i__carry_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.117 r  CORE/MANHATTAN/_inferred__3/i__carry__0/O[1]
                         net (fo=27, routed)          0.702     9.819    CORE/MANHATTAN/i__carry__0_i_7[1]
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.303    10.122 r  CORE/MANHATTAN/cuadrado__0_carry__0_i_3/O
                         net (fo=2, routed)           0.648    10.770    CORE/MANHATTAN_n_10
    SLICE_X10Y76         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.317 r  CORE/cuadrado__0_carry__0/O[2]
                         net (fo=2, routed)           0.659    11.977    CORE/MANHATTAN/cuadrado__58_carry__0_i_7_0[1]
    SLICE_X11Y78         LUT4 (Prop_lut4_I3_O)        0.301    12.278 r  CORE/MANHATTAN/cuadrado__58_carry__0_i_4/O
                         net (fo=2, routed)           0.622    12.900    CORE/MANHATTAN/cuadrado__58_carry__0_i_10_0[0]
    SLICE_X8Y77          LUT5 (Prop_lut5_I0_O)        0.124    13.024 r  CORE/MANHATTAN/cuadrado__58_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.024    CORE/MANHATTAN_n_99
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.537 r  CORE/cuadrado__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.537    CORE/cuadrado__58_carry__0_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.860 r  CORE/cuadrado__58_carry__1/O[1]
                         net (fo=1, routed)           0.629    14.489    CORE/cuadrado[12]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306    14.795 r  CORE/suma_euclediana[15]_i_6/O
                         net (fo=1, routed)           0.000    14.795    CORE/MANHATTAN/suma_euclediana_reg[15][0]
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.327 r  CORE/MANHATTAN/suma_euclediana_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.327    CORE/MANHATTAN/suma_euclediana_reg[15]_i_2_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.441 r  CORE/MANHATTAN/suma_euclediana_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.441    CORE/MANHATTAN/suma_euclediana_reg[19]_i_2_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.775 r  CORE/MANHATTAN/suma_euclediana_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.292    16.067    CORE/MANHATTAN/next_euclediana0[21]
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.303    16.370 r  CORE/MANHATTAN/suma_euclediana[21]_i_1/O
                         net (fo=1, routed)           0.000    16.370    CORE/next_euclediana[21]
    SLICE_X5Y81          FDRE                                         r  CORE/suma_euclediana_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.593    15.016    CORE/clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  CORE/suma_euclediana_reg[21]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X5Y81          FDRE (Setup_fdre_C_D)        0.029    15.268    CORE/suma_euclediana_reg[21]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -16.370    
  -------------------------------------------------------------------
                         slack                                 -1.101    

Slack (VIOLATED) :        -1.089ns  (required time - arrival time)
  Source:                 CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/suma_euclediana_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.132ns  (logic 5.767ns (51.807%)  route 5.365ns (48.193%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.627     5.230    CORE/MANHATTAN/clka
    SLICE_X11Y75         FDRE                                         r  CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/Q
                         net (fo=2, routed)           0.803     6.488    CORE/MANHATTAN/doutb[3]_alias_1_repN
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.612 r  CORE/MANHATTAN/Y1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.612    CORE/MANHATTAN/Y1_carry_i_7_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.145 r  CORE/MANHATTAN/Y1_carry/CO[3]
                         net (fo=7, routed)           1.016     8.161    CORE/MANHATTAN/Y1
    SLICE_X11Y75         LUT3 (Prop_lut3_I2_O)        0.152     8.313 r  CORE/MANHATTAN/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.313    CORE/MANHATTAN/i__carry_i_3_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     8.783 r  CORE/MANHATTAN/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.783    CORE/MANHATTAN/_inferred__3/i__carry_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.117 r  CORE/MANHATTAN/_inferred__3/i__carry__0/O[1]
                         net (fo=27, routed)          0.702     9.819    CORE/MANHATTAN/i__carry__0_i_7[1]
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.303    10.122 r  CORE/MANHATTAN/cuadrado__0_carry__0_i_3/O
                         net (fo=2, routed)           0.648    10.770    CORE/MANHATTAN_n_10
    SLICE_X10Y76         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.317 r  CORE/cuadrado__0_carry__0/O[2]
                         net (fo=2, routed)           0.659    11.977    CORE/MANHATTAN/cuadrado__58_carry__0_i_7_0[1]
    SLICE_X11Y78         LUT4 (Prop_lut4_I3_O)        0.301    12.278 r  CORE/MANHATTAN/cuadrado__58_carry__0_i_4/O
                         net (fo=2, routed)           0.622    12.900    CORE/MANHATTAN/cuadrado__58_carry__0_i_10_0[0]
    SLICE_X8Y77          LUT5 (Prop_lut5_I0_O)        0.124    13.024 r  CORE/MANHATTAN/cuadrado__58_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.024    CORE/MANHATTAN_n_99
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.537 r  CORE/cuadrado__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.537    CORE/cuadrado__58_carry__0_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.860 r  CORE/cuadrado__58_carry__1/O[1]
                         net (fo=1, routed)           0.629    14.489    CORE/cuadrado[12]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306    14.795 r  CORE/suma_euclediana[15]_i_6/O
                         net (fo=1, routed)           0.000    14.795    CORE/MANHATTAN/suma_euclediana_reg[15][0]
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.327 r  CORE/MANHATTAN/suma_euclediana_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.327    CORE/MANHATTAN/suma_euclediana_reg[15]_i_2_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.441 r  CORE/MANHATTAN/suma_euclediana_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.441    CORE/MANHATTAN/suma_euclediana_reg[19]_i_2_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.555 r  CORE/MANHATTAN/suma_euclediana_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.555    CORE/MANHATTAN/suma_euclediana_reg[23]_i_2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.777 r  CORE/MANHATTAN/suma_euclediana_reg[25]_i_3/O[0]
                         net (fo=1, routed)           0.286    16.062    CORE/MANHATTAN/next_euclediana0[24]
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.299    16.361 r  CORE/MANHATTAN/suma_euclediana[24]_i_1/O
                         net (fo=1, routed)           0.000    16.361    CORE/next_euclediana[24]
    SLICE_X5Y82          FDRE                                         r  CORE/suma_euclediana_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.595    15.018    CORE/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  CORE/suma_euclediana_reg[24]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)        0.031    15.272    CORE/suma_euclediana_reg[24]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -16.361    
  -------------------------------------------------------------------
                         slack                                 -1.089    

Slack (VIOLATED) :        -1.077ns  (required time - arrival time)
  Source:                 CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/suma_euclediana_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.118ns  (logic 5.751ns (51.729%)  route 5.367ns (48.271%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.627     5.230    CORE/MANHATTAN/clka
    SLICE_X11Y75         FDRE                                         r  CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/Q
                         net (fo=2, routed)           0.803     6.488    CORE/MANHATTAN/doutb[3]_alias_1_repN
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.612 r  CORE/MANHATTAN/Y1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.612    CORE/MANHATTAN/Y1_carry_i_7_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.145 r  CORE/MANHATTAN/Y1_carry/CO[3]
                         net (fo=7, routed)           1.016     8.161    CORE/MANHATTAN/Y1
    SLICE_X11Y75         LUT3 (Prop_lut3_I2_O)        0.152     8.313 r  CORE/MANHATTAN/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.313    CORE/MANHATTAN/i__carry_i_3_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     8.783 r  CORE/MANHATTAN/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.783    CORE/MANHATTAN/_inferred__3/i__carry_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.117 r  CORE/MANHATTAN/_inferred__3/i__carry__0/O[1]
                         net (fo=27, routed)          0.702     9.819    CORE/MANHATTAN/i__carry__0_i_7[1]
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.303    10.122 r  CORE/MANHATTAN/cuadrado__0_carry__0_i_3/O
                         net (fo=2, routed)           0.648    10.770    CORE/MANHATTAN_n_10
    SLICE_X10Y76         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.317 r  CORE/cuadrado__0_carry__0/O[2]
                         net (fo=2, routed)           0.659    11.977    CORE/MANHATTAN/cuadrado__58_carry__0_i_7_0[1]
    SLICE_X11Y78         LUT4 (Prop_lut4_I3_O)        0.301    12.278 r  CORE/MANHATTAN/cuadrado__58_carry__0_i_4/O
                         net (fo=2, routed)           0.622    12.900    CORE/MANHATTAN/cuadrado__58_carry__0_i_10_0[0]
    SLICE_X8Y77          LUT5 (Prop_lut5_I0_O)        0.124    13.024 r  CORE/MANHATTAN/cuadrado__58_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.024    CORE/MANHATTAN_n_99
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.537 r  CORE/cuadrado__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.537    CORE/cuadrado__58_carry__0_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.860 r  CORE/cuadrado__58_carry__1/O[1]
                         net (fo=1, routed)           0.629    14.489    CORE/cuadrado[12]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306    14.795 r  CORE/suma_euclediana[15]_i_6/O
                         net (fo=1, routed)           0.000    14.795    CORE/MANHATTAN/suma_euclediana_reg[15][0]
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.327 r  CORE/MANHATTAN/suma_euclediana_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.327    CORE/MANHATTAN/suma_euclediana_reg[15]_i_2_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.441 r  CORE/MANHATTAN/suma_euclediana_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.441    CORE/MANHATTAN/suma_euclediana_reg[19]_i_2_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.754 r  CORE/MANHATTAN/suma_euclediana_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.288    16.041    CORE/MANHATTAN/next_euclediana0[23]
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.306    16.347 r  CORE/MANHATTAN/suma_euclediana[23]_i_1/O
                         net (fo=1, routed)           0.000    16.347    CORE/next_euclediana[23]
    SLICE_X5Y81          FDRE                                         r  CORE/suma_euclediana_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.593    15.016    CORE/clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  CORE/suma_euclediana_reg[23]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X5Y81          FDRE (Setup_fdre_C_D)        0.031    15.270    CORE/suma_euclediana_reg[23]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -16.347    
  -------------------------------------------------------------------
                         slack                                 -1.077    

Slack (VIOLATED) :        -1.002ns  (required time - arrival time)
  Source:                 CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/suma_euclediana_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.044ns  (logic 5.673ns (51.370%)  route 5.371ns (48.630%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.627     5.230    CORE/MANHATTAN/clka
    SLICE_X11Y75         FDRE                                         r  CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/Q
                         net (fo=2, routed)           0.803     6.488    CORE/MANHATTAN/doutb[3]_alias_1_repN
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.612 r  CORE/MANHATTAN/Y1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.612    CORE/MANHATTAN/Y1_carry_i_7_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.145 r  CORE/MANHATTAN/Y1_carry/CO[3]
                         net (fo=7, routed)           1.016     8.161    CORE/MANHATTAN/Y1
    SLICE_X11Y75         LUT3 (Prop_lut3_I2_O)        0.152     8.313 r  CORE/MANHATTAN/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.313    CORE/MANHATTAN/i__carry_i_3_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     8.783 r  CORE/MANHATTAN/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.783    CORE/MANHATTAN/_inferred__3/i__carry_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.117 r  CORE/MANHATTAN/_inferred__3/i__carry__0/O[1]
                         net (fo=27, routed)          0.702     9.819    CORE/MANHATTAN/i__carry__0_i_7[1]
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.303    10.122 r  CORE/MANHATTAN/cuadrado__0_carry__0_i_3/O
                         net (fo=2, routed)           0.648    10.770    CORE/MANHATTAN_n_10
    SLICE_X10Y76         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.317 r  CORE/cuadrado__0_carry__0/O[2]
                         net (fo=2, routed)           0.659    11.977    CORE/MANHATTAN/cuadrado__58_carry__0_i_7_0[1]
    SLICE_X11Y78         LUT4 (Prop_lut4_I3_O)        0.301    12.278 r  CORE/MANHATTAN/cuadrado__58_carry__0_i_4/O
                         net (fo=2, routed)           0.622    12.900    CORE/MANHATTAN/cuadrado__58_carry__0_i_10_0[0]
    SLICE_X8Y77          LUT5 (Prop_lut5_I0_O)        0.124    13.024 r  CORE/MANHATTAN/cuadrado__58_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.024    CORE/MANHATTAN_n_99
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.537 r  CORE/cuadrado__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.537    CORE/cuadrado__58_carry__0_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.860 r  CORE/cuadrado__58_carry__1/O[1]
                         net (fo=1, routed)           0.629    14.489    CORE/cuadrado[12]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306    14.795 r  CORE/suma_euclediana[15]_i_6/O
                         net (fo=1, routed)           0.000    14.795    CORE/MANHATTAN/suma_euclediana_reg[15][0]
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.327 r  CORE/MANHATTAN/suma_euclediana_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.327    CORE/MANHATTAN/suma_euclediana_reg[15]_i_2_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.441 r  CORE/MANHATTAN/suma_euclediana_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.441    CORE/MANHATTAN/suma_euclediana_reg[19]_i_2_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.680 r  CORE/MANHATTAN/suma_euclediana_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.292    15.971    CORE/MANHATTAN/next_euclediana0[22]
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.302    16.273 r  CORE/MANHATTAN/suma_euclediana[22]_i_1/O
                         net (fo=1, routed)           0.000    16.273    CORE/next_euclediana[22]
    SLICE_X5Y81          FDRE                                         r  CORE/suma_euclediana_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.593    15.016    CORE/clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  CORE/suma_euclediana_reg[22]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X5Y81          FDRE (Setup_fdre_C_D)        0.032    15.271    CORE/suma_euclediana_reg[22]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -16.273    
  -------------------------------------------------------------------
                         slack                                 -1.002    

Slack (VIOLATED) :        -0.983ns  (required time - arrival time)
  Source:                 CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/suma_euclediana_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.023ns  (logic 5.655ns (51.302%)  route 5.368ns (48.698%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.627     5.230    CORE/MANHATTAN/clka
    SLICE_X11Y75         FDRE                                         r  CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/Q
                         net (fo=2, routed)           0.803     6.488    CORE/MANHATTAN/doutb[3]_alias_1_repN
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.612 r  CORE/MANHATTAN/Y1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.612    CORE/MANHATTAN/Y1_carry_i_7_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.145 r  CORE/MANHATTAN/Y1_carry/CO[3]
                         net (fo=7, routed)           1.016     8.161    CORE/MANHATTAN/Y1
    SLICE_X11Y75         LUT3 (Prop_lut3_I2_O)        0.152     8.313 r  CORE/MANHATTAN/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.313    CORE/MANHATTAN/i__carry_i_3_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     8.783 r  CORE/MANHATTAN/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.783    CORE/MANHATTAN/_inferred__3/i__carry_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.117 r  CORE/MANHATTAN/_inferred__3/i__carry__0/O[1]
                         net (fo=27, routed)          0.702     9.819    CORE/MANHATTAN/i__carry__0_i_7[1]
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.303    10.122 r  CORE/MANHATTAN/cuadrado__0_carry__0_i_3/O
                         net (fo=2, routed)           0.648    10.770    CORE/MANHATTAN_n_10
    SLICE_X10Y76         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.317 r  CORE/cuadrado__0_carry__0/O[2]
                         net (fo=2, routed)           0.659    11.977    CORE/MANHATTAN/cuadrado__58_carry__0_i_7_0[1]
    SLICE_X11Y78         LUT4 (Prop_lut4_I3_O)        0.301    12.278 r  CORE/MANHATTAN/cuadrado__58_carry__0_i_4/O
                         net (fo=2, routed)           0.622    12.900    CORE/MANHATTAN/cuadrado__58_carry__0_i_10_0[0]
    SLICE_X8Y77          LUT5 (Prop_lut5_I0_O)        0.124    13.024 r  CORE/MANHATTAN/cuadrado__58_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.024    CORE/MANHATTAN_n_99
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.537 r  CORE/cuadrado__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.537    CORE/cuadrado__58_carry__0_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.860 r  CORE/cuadrado__58_carry__1/O[1]
                         net (fo=1, routed)           0.629    14.489    CORE/cuadrado[12]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306    14.795 r  CORE/suma_euclediana[15]_i_6/O
                         net (fo=1, routed)           0.000    14.795    CORE/MANHATTAN/suma_euclediana_reg[15][0]
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.327 r  CORE/MANHATTAN/suma_euclediana_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.327    CORE/MANHATTAN/suma_euclediana_reg[15]_i_2_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.661 r  CORE/MANHATTAN/suma_euclediana_reg[19]_i_2/O[1]
                         net (fo=1, routed)           0.289    15.950    CORE/MANHATTAN/next_euclediana0[17]
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.303    16.253 r  CORE/MANHATTAN/suma_euclediana[17]_i_1/O
                         net (fo=1, routed)           0.000    16.253    CORE/next_euclediana[17]
    SLICE_X5Y80          FDRE                                         r  CORE/suma_euclediana_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.592    15.015    CORE/clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  CORE/suma_euclediana_reg[17]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X5Y80          FDRE (Setup_fdre_C_D)        0.031    15.269    CORE/suma_euclediana_reg[17]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -16.253    
  -------------------------------------------------------------------
                         slack                                 -0.983    

Slack (VIOLATED) :        -0.977ns  (required time - arrival time)
  Source:                 CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/suma_euclediana_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.018ns  (logic 5.653ns (51.308%)  route 5.365ns (48.692%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.627     5.230    CORE/MANHATTAN/clka
    SLICE_X11Y75         FDRE                                         r  CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/Q
                         net (fo=2, routed)           0.803     6.488    CORE/MANHATTAN/doutb[3]_alias_1_repN
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.612 r  CORE/MANHATTAN/Y1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.612    CORE/MANHATTAN/Y1_carry_i_7_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.145 r  CORE/MANHATTAN/Y1_carry/CO[3]
                         net (fo=7, routed)           1.016     8.161    CORE/MANHATTAN/Y1
    SLICE_X11Y75         LUT3 (Prop_lut3_I2_O)        0.152     8.313 r  CORE/MANHATTAN/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.313    CORE/MANHATTAN/i__carry_i_3_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     8.783 r  CORE/MANHATTAN/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.783    CORE/MANHATTAN/_inferred__3/i__carry_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.117 r  CORE/MANHATTAN/_inferred__3/i__carry__0/O[1]
                         net (fo=27, routed)          0.702     9.819    CORE/MANHATTAN/i__carry__0_i_7[1]
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.303    10.122 r  CORE/MANHATTAN/cuadrado__0_carry__0_i_3/O
                         net (fo=2, routed)           0.648    10.770    CORE/MANHATTAN_n_10
    SLICE_X10Y76         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.317 r  CORE/cuadrado__0_carry__0/O[2]
                         net (fo=2, routed)           0.659    11.977    CORE/MANHATTAN/cuadrado__58_carry__0_i_7_0[1]
    SLICE_X11Y78         LUT4 (Prop_lut4_I3_O)        0.301    12.278 r  CORE/MANHATTAN/cuadrado__58_carry__0_i_4/O
                         net (fo=2, routed)           0.622    12.900    CORE/MANHATTAN/cuadrado__58_carry__0_i_10_0[0]
    SLICE_X8Y77          LUT5 (Prop_lut5_I0_O)        0.124    13.024 r  CORE/MANHATTAN/cuadrado__58_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.024    CORE/MANHATTAN_n_99
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.537 r  CORE/cuadrado__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.537    CORE/cuadrado__58_carry__0_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.860 r  CORE/cuadrado__58_carry__1/O[1]
                         net (fo=1, routed)           0.629    14.489    CORE/cuadrado[12]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306    14.795 r  CORE/suma_euclediana[15]_i_6/O
                         net (fo=1, routed)           0.000    14.795    CORE/MANHATTAN/suma_euclediana_reg[15][0]
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.327 r  CORE/MANHATTAN/suma_euclediana_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.327    CORE/MANHATTAN/suma_euclediana_reg[15]_i_2_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.441 r  CORE/MANHATTAN/suma_euclediana_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.441    CORE/MANHATTAN/suma_euclediana_reg[19]_i_2_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.663 r  CORE/MANHATTAN/suma_euclediana_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.286    15.948    CORE/MANHATTAN/next_euclediana0[20]
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.299    16.247 r  CORE/MANHATTAN/suma_euclediana[20]_i_1/O
                         net (fo=1, routed)           0.000    16.247    CORE/next_euclediana[20]
    SLICE_X5Y81          FDRE                                         r  CORE/suma_euclediana_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.593    15.016    CORE/clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  CORE/suma_euclediana_reg[20]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X5Y81          FDRE (Setup_fdre_C_D)        0.031    15.270    CORE/suma_euclediana_reg[20]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -16.247    
  -------------------------------------------------------------------
                         slack                                 -0.977    

Slack (VIOLATED) :        -0.969ns  (required time - arrival time)
  Source:                 CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/suma_euclediana_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.007ns  (logic 5.637ns (51.215%)  route 5.370ns (48.785%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.627     5.230    CORE/MANHATTAN/clka
    SLICE_X11Y75         FDRE                                         r  CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/Q
                         net (fo=2, routed)           0.803     6.488    CORE/MANHATTAN/doutb[3]_alias_1_repN
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.612 r  CORE/MANHATTAN/Y1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.612    CORE/MANHATTAN/Y1_carry_i_7_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.145 r  CORE/MANHATTAN/Y1_carry/CO[3]
                         net (fo=7, routed)           1.016     8.161    CORE/MANHATTAN/Y1
    SLICE_X11Y75         LUT3 (Prop_lut3_I2_O)        0.152     8.313 r  CORE/MANHATTAN/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.313    CORE/MANHATTAN/i__carry_i_3_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     8.783 r  CORE/MANHATTAN/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.783    CORE/MANHATTAN/_inferred__3/i__carry_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.117 r  CORE/MANHATTAN/_inferred__3/i__carry__0/O[1]
                         net (fo=27, routed)          0.702     9.819    CORE/MANHATTAN/i__carry__0_i_7[1]
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.303    10.122 r  CORE/MANHATTAN/cuadrado__0_carry__0_i_3/O
                         net (fo=2, routed)           0.648    10.770    CORE/MANHATTAN_n_10
    SLICE_X10Y76         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.317 r  CORE/cuadrado__0_carry__0/O[2]
                         net (fo=2, routed)           0.659    11.977    CORE/MANHATTAN/cuadrado__58_carry__0_i_7_0[1]
    SLICE_X11Y78         LUT4 (Prop_lut4_I3_O)        0.301    12.278 r  CORE/MANHATTAN/cuadrado__58_carry__0_i_4/O
                         net (fo=2, routed)           0.622    12.900    CORE/MANHATTAN/cuadrado__58_carry__0_i_10_0[0]
    SLICE_X8Y77          LUT5 (Prop_lut5_I0_O)        0.124    13.024 r  CORE/MANHATTAN/cuadrado__58_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.024    CORE/MANHATTAN_n_99
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.537 r  CORE/cuadrado__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.537    CORE/cuadrado__58_carry__0_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.860 r  CORE/cuadrado__58_carry__1/O[1]
                         net (fo=1, routed)           0.629    14.489    CORE/cuadrado[12]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306    14.795 r  CORE/suma_euclediana[15]_i_6/O
                         net (fo=1, routed)           0.000    14.795    CORE/MANHATTAN/suma_euclediana_reg[15][0]
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.327 r  CORE/MANHATTAN/suma_euclediana_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.327    CORE/MANHATTAN/suma_euclediana_reg[15]_i_2_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.640 r  CORE/MANHATTAN/suma_euclediana_reg[19]_i_2/O[3]
                         net (fo=1, routed)           0.291    15.930    CORE/MANHATTAN/next_euclediana0[19]
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.306    16.236 r  CORE/MANHATTAN/suma_euclediana[19]_i_1/O
                         net (fo=1, routed)           0.000    16.236    CORE/next_euclediana[19]
    SLICE_X5Y80          FDRE                                         r  CORE/suma_euclediana_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.592    15.015    CORE/clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  CORE/suma_euclediana_reg[19]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X5Y80          FDRE (Setup_fdre_C_D)        0.029    15.267    CORE/suma_euclediana_reg[19]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                         -16.236    
  -------------------------------------------------------------------
                         slack                                 -0.969    

Slack (VIOLATED) :        -0.885ns  (required time - arrival time)
  Source:                 CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/suma_euclediana_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.925ns  (logic 5.559ns (50.886%)  route 5.366ns (49.114%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.627     5.230    CORE/MANHATTAN/clka
    SLICE_X11Y75         FDRE                                         r  CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/Q
                         net (fo=2, routed)           0.803     6.488    CORE/MANHATTAN/doutb[3]_alias_1_repN
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.612 r  CORE/MANHATTAN/Y1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.612    CORE/MANHATTAN/Y1_carry_i_7_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.145 r  CORE/MANHATTAN/Y1_carry/CO[3]
                         net (fo=7, routed)           1.016     8.161    CORE/MANHATTAN/Y1
    SLICE_X11Y75         LUT3 (Prop_lut3_I2_O)        0.152     8.313 r  CORE/MANHATTAN/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.313    CORE/MANHATTAN/i__carry_i_3_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     8.783 r  CORE/MANHATTAN/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.783    CORE/MANHATTAN/_inferred__3/i__carry_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.117 r  CORE/MANHATTAN/_inferred__3/i__carry__0/O[1]
                         net (fo=27, routed)          0.702     9.819    CORE/MANHATTAN/i__carry__0_i_7[1]
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.303    10.122 r  CORE/MANHATTAN/cuadrado__0_carry__0_i_3/O
                         net (fo=2, routed)           0.648    10.770    CORE/MANHATTAN_n_10
    SLICE_X10Y76         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.317 r  CORE/cuadrado__0_carry__0/O[2]
                         net (fo=2, routed)           0.659    11.977    CORE/MANHATTAN/cuadrado__58_carry__0_i_7_0[1]
    SLICE_X11Y78         LUT4 (Prop_lut4_I3_O)        0.301    12.278 r  CORE/MANHATTAN/cuadrado__58_carry__0_i_4/O
                         net (fo=2, routed)           0.622    12.900    CORE/MANHATTAN/cuadrado__58_carry__0_i_10_0[0]
    SLICE_X8Y77          LUT5 (Prop_lut5_I0_O)        0.124    13.024 r  CORE/MANHATTAN/cuadrado__58_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.024    CORE/MANHATTAN_n_99
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.537 r  CORE/cuadrado__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.537    CORE/cuadrado__58_carry__0_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.860 r  CORE/cuadrado__58_carry__1/O[1]
                         net (fo=1, routed)           0.629    14.489    CORE/cuadrado[12]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306    14.795 r  CORE/suma_euclediana[15]_i_6/O
                         net (fo=1, routed)           0.000    14.795    CORE/MANHATTAN/suma_euclediana_reg[15][0]
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.327 r  CORE/MANHATTAN/suma_euclediana_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.327    CORE/MANHATTAN/suma_euclediana_reg[15]_i_2_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.566 r  CORE/MANHATTAN/suma_euclediana_reg[19]_i_2/O[2]
                         net (fo=1, routed)           0.287    15.852    CORE/MANHATTAN/next_euclediana0[18]
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.302    16.154 r  CORE/MANHATTAN/suma_euclediana[18]_i_1/O
                         net (fo=1, routed)           0.000    16.154    CORE/next_euclediana[18]
    SLICE_X5Y80          FDRE                                         r  CORE/suma_euclediana_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.592    15.015    CORE/clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  CORE/suma_euclediana_reg[18]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X5Y80          FDRE (Setup_fdre_C_D)        0.031    15.269    CORE/suma_euclediana_reg[18]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -16.154    
  -------------------------------------------------------------------
                         slack                                 -0.885    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/suma_euclediana_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.909ns  (logic 5.539ns (50.776%)  route 5.370ns (49.224%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.627     5.230    CORE/MANHATTAN/clka
    SLICE_X11Y75         FDRE                                         r  CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  CORE/MANHATTAN/Y1_carry_i_3_psbram_2_replica/Q
                         net (fo=2, routed)           0.803     6.488    CORE/MANHATTAN/doutb[3]_alias_1_repN
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.612 r  CORE/MANHATTAN/Y1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.612    CORE/MANHATTAN/Y1_carry_i_7_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.145 r  CORE/MANHATTAN/Y1_carry/CO[3]
                         net (fo=7, routed)           1.016     8.161    CORE/MANHATTAN/Y1
    SLICE_X11Y75         LUT3 (Prop_lut3_I2_O)        0.152     8.313 r  CORE/MANHATTAN/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.313    CORE/MANHATTAN/i__carry_i_3_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     8.783 r  CORE/MANHATTAN/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.783    CORE/MANHATTAN/_inferred__3/i__carry_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.117 r  CORE/MANHATTAN/_inferred__3/i__carry__0/O[1]
                         net (fo=27, routed)          0.702     9.819    CORE/MANHATTAN/i__carry__0_i_7[1]
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.303    10.122 r  CORE/MANHATTAN/cuadrado__0_carry__0_i_3/O
                         net (fo=2, routed)           0.648    10.770    CORE/MANHATTAN_n_10
    SLICE_X10Y76         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.317 r  CORE/cuadrado__0_carry__0/O[2]
                         net (fo=2, routed)           0.659    11.977    CORE/MANHATTAN/cuadrado__58_carry__0_i_7_0[1]
    SLICE_X11Y78         LUT4 (Prop_lut4_I3_O)        0.301    12.278 r  CORE/MANHATTAN/cuadrado__58_carry__0_i_4/O
                         net (fo=2, routed)           0.622    12.900    CORE/MANHATTAN/cuadrado__58_carry__0_i_10_0[0]
    SLICE_X8Y77          LUT5 (Prop_lut5_I0_O)        0.124    13.024 r  CORE/MANHATTAN/cuadrado__58_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.024    CORE/MANHATTAN_n_99
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.537 r  CORE/cuadrado__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.537    CORE/cuadrado__58_carry__0_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.860 r  CORE/cuadrado__58_carry__1/O[1]
                         net (fo=1, routed)           0.629    14.489    CORE/cuadrado[12]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306    14.795 r  CORE/suma_euclediana[15]_i_6/O
                         net (fo=1, routed)           0.000    14.795    CORE/MANHATTAN/suma_euclediana_reg[15][0]
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.327 r  CORE/MANHATTAN/suma_euclediana_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.327    CORE/MANHATTAN/suma_euclediana_reg[15]_i_2_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.549 r  CORE/MANHATTAN/suma_euclediana_reg[19]_i_2/O[0]
                         net (fo=1, routed)           0.291    15.839    CORE/MANHATTAN/next_euclediana0[16]
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.299    16.138 r  CORE/MANHATTAN/suma_euclediana[16]_i_1/O
                         net (fo=1, routed)           0.000    16.138    CORE/next_euclediana[16]
    SLICE_X5Y80          FDRE                                         r  CORE/suma_euclediana_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.592    15.015    CORE/clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  CORE/suma_euclediana_reg[16]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X5Y80          FDRE (Setup_fdre_C_D)        0.032    15.270    CORE/suma_euclediana_reg[16]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -16.138    
  -------------------------------------------------------------------
                         slack                                 -0.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.597     1.516    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X7Y82          FDRE                                         r  CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[16]/Q
                         net (fo=1, routed)           0.116     1.774    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_0
    SLICE_X6Y84          SRL16E                                       r  CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.868     2.033    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X6Y84          SRL16E                                       r  CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]_srl2/CLK
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y84          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.626    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]_srl2
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.598     1.517    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X6Y83          FDRE                                         r  CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[15]/Q
                         net (fo=1, routed)           0.112     1.793    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_0
    SLICE_X6Y84          SRL16E                                       r  CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.868     2.033    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X6Y84          SRL16E                                       r  CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3/CLK
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y84          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.641    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 uart/uart_rx_blk/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.247%)  route 0.358ns (71.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.592     1.511    uart/uart_rx_blk/clk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  uart/uart_rx_blk/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  uart/uart_rx_blk/rx_data_reg[2]/Q
                         net (fo=10, routed)          0.358     2.010    BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y30         RAMB18E1                                     r  BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.876     2.041    BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.562    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.858    BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.599     1.518    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X6Y85          FDRE                                         r  CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[19]/Q
                         net (fo=1, routed)           0.116     1.799    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]_0
    SLICE_X6Y87          SRL16E                                       r  CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.870     2.035    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X6Y87          SRL16E                                       r  CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]_srl1/CLK
                         clock pessimism             -0.500     1.534    
    SLICE_X6Y87          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.643    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]_srl1
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[8][0]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.563     1.482    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X12Y76         FDRE                                         r  CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[2]/Q
                         net (fo=1, routed)           0.110     1.756    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[9][0]_0
    SLICE_X12Y77         SRL16E                                       r  CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[8][0]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.833     1.998    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X12Y77         SRL16E                                       r  CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[8][0]_srl9/CLK
                         clock pessimism             -0.500     1.497    
    SLICE_X12Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.599    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[8][0]_srl9
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 uart/uart_rx_blk/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.947%)  route 0.364ns (72.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.591     1.510    uart/uart_rx_blk/clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  uart/uart_rx_blk/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  uart/uart_rx_blk/rx_data_reg[4]/Q
                         net (fo=12, routed)          0.364     2.015    BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X0Y31         RAMB18E1                                     r  BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.876     2.041    BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.562    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.858    BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.598     1.517    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X6Y83          FDRE                                         r  CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[14]/Q
                         net (fo=1, routed)           0.112     1.793    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]_0
    SLICE_X6Y84          SRL16E                                       r  CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.868     2.033    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X6Y84          SRL16E                                       r  CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/CLK
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y84          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.634    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uart/uart_rx_blk/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.777%)  route 0.367ns (72.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.591     1.510    uart/uart_rx_blk/clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  uart/uart_rx_blk/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  uart/uart_rx_blk/rx_data_reg[4]/Q
                         net (fo=12, routed)          0.367     2.018    BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X0Y30         RAMB18E1                                     r  BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.876     2.041    BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.562    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.858    BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 uart/uart_rx_blk/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.355%)  route 0.374ns (72.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.592     1.511    uart/uart_rx_blk/clk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  uart/uart_rx_blk/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  uart/uart_rx_blk/rx_data_reg[2]/Q
                         net (fo=10, routed)          0.374     2.027    BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y31         RAMB18E1                                     r  BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.876     2.041    BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.562    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.858    BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 CORE/CORDIC/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/CORDIC/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.563%)  route 0.167ns (50.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.565     1.484    CORE/CORDIC/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X8Y72          FDRE                                         r  CORE/CORDIC/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164     1.648 r  CORE/CORDIC/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.167     1.815    CORE/CORDIC/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q
    SLICE_X10Y71         SRL16E                                       r  CORE/CORDIC/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.834     1.999    CORE/CORDIC/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X10Y71         SRL16E                                       r  CORE/CORDIC/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
                         clock pessimism             -0.479     1.519    
    SLICE_X10Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.636    CORE/CORDIC/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30    BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30    BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y31    BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y31    BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y73     CORE/state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y73     CORE/state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y74     CORE/state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y74     CORE/state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y73     CORE/state_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y71    CORE/CORDIC/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y71    CORE/CORDIC/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y85    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y85    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y85    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y85    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y84     CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y84     CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y84     CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y84     CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y71    CORE/CORDIC/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y71    CORE/CORDIC/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y85    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y85    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y85    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y85    CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y84     CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y84     CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y84     CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y84     CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Segs/COUNT/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.292ns  (logic 5.011ns (44.377%)  route 6.281ns (55.623%))
  Logic Levels:           5  (FDCE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE                         0.000     0.000 r  Segs/COUNT/count_reg[1]/C
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.629     0.629 r  Segs/COUNT/count_reg[1]/Q
                         net (fo=16, routed)          1.485     2.114    Segs/COUNT/count_reg_n_0_[1]
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.124     2.238 f  Segs/COUNT/seven_seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.948     3.187    Segs/COUNT/seven_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I4_O)        0.152     3.339 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.825     4.163    Segs/COUNT/seven_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I4_O)        0.354     4.517 r  Segs/COUNT/seven_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.023     7.540    seven_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    11.292 r  seven_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.292    seven_seg[3]
    K13                                                               r  seven_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segs/COUNT/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.026ns  (logic 5.044ns (45.746%)  route 5.982ns (54.254%))
  Logic Levels:           5  (FDCE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE                         0.000     0.000 r  Segs/COUNT/count_reg[1]/C
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.629     0.629 r  Segs/COUNT/count_reg[1]/Q
                         net (fo=16, routed)          1.485     2.114    Segs/COUNT/count_reg_n_0_[1]
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.124     2.238 f  Segs/COUNT/seven_seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.948     3.187    Segs/COUNT/seven_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I4_O)        0.152     3.339 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.827     4.166    Segs/COUNT/seven_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.354     4.520 r  Segs/COUNT/seven_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.721     7.241    seven_seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    11.026 r  seven_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.026    seven_seg[0]
    T10                                                               r  seven_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segs/COUNT/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.759ns  (logic 4.786ns (44.489%)  route 5.972ns (55.511%))
  Logic Levels:           5  (FDCE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE                         0.000     0.000 r  Segs/COUNT/count_reg[1]/C
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.629     0.629 r  Segs/COUNT/count_reg[1]/Q
                         net (fo=16, routed)          1.485     2.114    Segs/COUNT/count_reg_n_0_[1]
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.124     2.238 f  Segs/COUNT/seven_seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.948     3.187    Segs/COUNT/seven_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I4_O)        0.152     3.339 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.825     4.163    Segs/COUNT/seven_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.326     4.489 r  Segs/COUNT/seven_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.714     7.203    seven_seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    10.759 r  seven_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.759    seven_seg[1]
    R10                                                               r  seven_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segs/COUNT/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.608ns  (logic 5.025ns (47.366%)  route 5.584ns (52.634%))
  Logic Levels:           5  (FDCE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE                         0.000     0.000 r  Segs/COUNT/count_reg[1]/C
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.629     0.629 r  Segs/COUNT/count_reg[1]/Q
                         net (fo=16, routed)          1.485     2.114    Segs/COUNT/count_reg_n_0_[1]
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.124     2.238 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.948     3.187    Segs/COUNT/seven_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I4_O)        0.152     3.339 f  Segs/COUNT/seven_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.833     4.172    Segs/COUNT/seven_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I4_O)        0.356     4.528 r  Segs/COUNT/seven_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.317     6.845    seven_seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    10.608 r  seven_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.608    seven_seg[5]
    T11                                                               r  seven_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segs/COUNT/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.438ns  (logic 4.724ns (45.258%)  route 5.714ns (54.742%))
  Logic Levels:           5  (FDCE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE                         0.000     0.000 r  Segs/COUNT/count_reg[1]/C
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.629     0.629 r  Segs/COUNT/count_reg[1]/Q
                         net (fo=16, routed)          1.485     2.114    Segs/COUNT/count_reg_n_0_[1]
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.124     2.238 f  Segs/COUNT/seven_seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.948     3.187    Segs/COUNT/seven_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I4_O)        0.152     3.339 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.827     4.166    Segs/COUNT/seven_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.326     4.492 r  Segs/COUNT/seven_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.453     6.945    seven_seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    10.438 r  seven_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.438    seven_seg[2]
    K16                                                               r  seven_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segs/COUNT/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.411ns  (logic 4.504ns (43.259%)  route 5.907ns (56.741%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE                         0.000     0.000 r  Segs/COUNT/count_reg[0]/C
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.629     0.629 r  Segs/COUNT/count_reg[0]/Q
                         net (fo=17, routed)          1.036     1.665    Segs/COUNT/count_reg_n_0_[0]
    SLICE_X0Y83          LUT3 (Prop_lut3_I1_O)        0.154     1.819 r  Segs/COUNT/en_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.871     6.690    en_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.721    10.411 r  en_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.411    en[6]
    K2                                                                r  en[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segs/COUNT/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.021ns  (logic 4.768ns (47.582%)  route 5.253ns (52.418%))
  Logic Levels:           5  (FDCE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE                         0.000     0.000 r  Segs/COUNT/count_reg[1]/C
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.629     0.629 r  Segs/COUNT/count_reg[1]/Q
                         net (fo=16, routed)          1.485     2.114    Segs/COUNT/count_reg_n_0_[1]
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.124     2.238 f  Segs/COUNT/seven_seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.948     3.187    Segs/COUNT/seven_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I4_O)        0.152     3.339 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.603     3.941    Segs/COUNT/seven_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I4_O)        0.326     4.267 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.217     6.484    seven_seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    10.021 r  seven_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.021    seven_seg[6]
    L18                                                               r  seven_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segs/COUNT/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.782ns  (logic 4.765ns (48.706%)  route 5.018ns (51.294%))
  Logic Levels:           5  (FDCE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE                         0.000     0.000 r  Segs/COUNT/count_reg[1]/C
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.629     0.629 r  Segs/COUNT/count_reg[1]/Q
                         net (fo=16, routed)          1.485     2.114    Segs/COUNT/count_reg_n_0_[1]
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.124     2.238 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.948     3.187    Segs/COUNT/seven_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I4_O)        0.152     3.339 f  Segs/COUNT/seven_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.833     4.172    Segs/COUNT/seven_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.326     4.498 r  Segs/COUNT/seven_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.751     6.249    seven_seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     9.782 r  seven_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.782    seven_seg[4]
    P15                                                               r  seven_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segs/COUNT/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.293ns  (logic 4.327ns (52.180%)  route 3.966ns (47.820%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE                         0.000     0.000 r  Segs/COUNT/count_reg[0]/C
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.629     0.629 r  Segs/COUNT/count_reg[0]/Q
                         net (fo=17, routed)          1.285     1.914    Segs/COUNT/count_reg_n_0_[0]
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.124     2.038 r  Segs/COUNT/en_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.681     4.719    en_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.293 r  en_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.293    en[2]
    T9                                                                r  en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segs/COUNT/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.921ns  (logic 4.305ns (54.350%)  route 3.616ns (45.650%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE                         0.000     0.000 r  Segs/COUNT/count_reg[0]/C
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.629     0.629 f  Segs/COUNT/count_reg[0]/Q
                         net (fo=17, routed)          1.135     1.764    Segs/COUNT/count_reg_n_0_[0]
    SLICE_X1Y78          LUT3 (Prop_lut3_I2_O)        0.124     1.888 r  Segs/COUNT/en_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.481     4.369    en_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     7.921 r  en_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.921    en[3]
    J14                                                               r  en[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Segs/COUNT/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Segs/COUNT/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.239ns (56.981%)  route 0.180ns (43.019%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE                         0.000     0.000 r  Segs/COUNT/count_reg[0]/C
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.194     0.194 f  Segs/COUNT/count_reg[0]/Q
                         net (fo=17, routed)          0.180     0.374    Segs/COUNT/count_reg_n_0_[0]
    SLICE_X1Y82          LUT1 (Prop_lut1_I0_O)        0.045     0.419 r  Segs/COUNT/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.419    Segs/COUNT/count[0]_i_1_n_0
    SLICE_X1Y82          FDCE                                         r  Segs/COUNT/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segs/COUNT/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Segs/COUNT/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.657ns  (logic 0.237ns (36.097%)  route 0.420ns (63.903%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE                         0.000     0.000 r  Segs/COUNT/count_reg[0]/C
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.194     0.194 r  Segs/COUNT/count_reg[0]/Q
                         net (fo=17, routed)          0.255     0.449    Segs/COUNT/count_reg_n_0_[0]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.043     0.492 r  Segs/COUNT/count[1]_i_1/O
                         net (fo=1, routed)           0.164     0.657    Segs/COUNT/count[1]_i_1_n_0
    SLICE_X3Y83          FDCE                                         r  Segs/COUNT/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segs/COUNT/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Segs/COUNT/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.719ns  (logic 0.238ns (33.119%)  route 0.481ns (66.881%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE                         0.000     0.000 r  Segs/COUNT/count_reg[2]/C
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.194     0.194 r  Segs/COUNT/count_reg[2]/Q
                         net (fo=18, routed)          0.305     0.499    Segs/COUNT/count_reg_n_0_[2]
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.044     0.543 r  Segs/COUNT/count[2]_i_1/O
                         net (fo=1, routed)           0.175     0.719    Segs/COUNT/count[2]_i_1_n_0
    SLICE_X0Y81          FDCE                                         r  Segs/COUNT/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segs/COUNT/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.490ns (73.257%)  route 0.544ns (26.743%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE                         0.000     0.000 r  Segs/COUNT/count_reg[2]/C
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.194     0.194 f  Segs/COUNT/count_reg[2]/Q
                         net (fo=18, routed)          0.192     0.386    Segs/COUNT/count_reg_n_0_[2]
    SLICE_X0Y83          LUT3 (Prop_lut3_I2_O)        0.045     0.431 r  Segs/COUNT/en_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.351     0.783    en_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     2.033 r  en_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.033    en[4]
    P14                                                               r  en[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Segs/COUNT/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 0.320ns (15.379%)  route 1.758ns (84.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=10, routed)          1.337     1.611    CORE/reset_n_IBUF
    SLICE_X5Y90          LUT1 (Prop_lut1_I0_O)        0.045     1.656 f  CORE/FSM_sequential_state[2]_i_1/O
                         net (fo=99, routed)          0.422     2.078    Segs/COUNT/reset
    SLICE_X3Y83          FDCE                                         f  Segs/COUNT/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Segs/COUNT/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 0.320ns (14.591%)  route 1.871ns (85.409%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=10, routed)          1.337     1.611    CORE/reset_n_IBUF
    SLICE_X5Y90          LUT1 (Prop_lut1_I0_O)        0.045     1.656 f  CORE/FSM_sequential_state[2]_i_1/O
                         net (fo=99, routed)          0.534     2.190    Segs/COUNT/reset
    SLICE_X1Y82          FDCE                                         f  Segs/COUNT/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Segs/COUNT/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 0.320ns (14.209%)  route 1.930ns (85.791%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=10, routed)          1.337     1.611    CORE/reset_n_IBUF
    SLICE_X5Y90          LUT1 (Prop_lut1_I0_O)        0.045     1.656 f  CORE/FSM_sequential_state[2]_i_1/O
                         net (fo=99, routed)          0.593     2.249    Segs/COUNT/reset
    SLICE_X0Y81          FDCE                                         f  Segs/COUNT/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segs/COUNT/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.473ns (64.748%)  route 0.802ns (35.252%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE                         0.000     0.000 r  Segs/COUNT/count_reg[2]/C
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.194     0.194 r  Segs/COUNT/count_reg[2]/Q
                         net (fo=18, routed)          0.411     0.605    Segs/COUNT/count_reg_n_0_[2]
    SLICE_X0Y78          LUT5 (Prop_lut5_I1_O)        0.045     0.650 r  Segs/COUNT/seven_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.391     1.041    seven_seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.276 r  seven_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.276    seven_seg[4]
    P15                                                               r  seven_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segs/COUNT/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.475ns (64.806%)  route 0.801ns (35.194%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE                         0.000     0.000 r  Segs/COUNT/count_reg[0]/C
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.194     0.194 r  Segs/COUNT/count_reg[0]/Q
                         net (fo=17, routed)          0.194     0.388    Segs/COUNT/count_reg_n_0_[0]
    SLICE_X0Y83          LUT3 (Prop_lut3_I2_O)        0.045     0.433 r  Segs/COUNT/en_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.607     1.040    en_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     2.277 r  en_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.277    en[0]
    J17                                                               r  en[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segs/COUNT/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.491ns (63.963%)  route 0.840ns (36.037%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE                         0.000     0.000 r  Segs/COUNT/count_reg[1]/C
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.194     0.194 r  Segs/COUNT/count_reg[1]/Q
                         net (fo=16, routed)          0.299     0.493    Segs/COUNT/count_reg_n_0_[1]
    SLICE_X0Y83          LUT3 (Prop_lut3_I1_O)        0.045     0.538 r  Segs/COUNT/en_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.541     1.079    en_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     2.332 r  en_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.332    en[5]
    T14                                                               r  en[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/uart_tx_blk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.743ns  (logic 4.629ns (39.422%)  route 7.113ns (60.577%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.704     5.307    uart/uart_tx_blk/clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  uart/uart_tx_blk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.419     5.726 r  uart/uart_tx_blk/counter_reg[1]/Q
                         net (fo=5, routed)           0.932     6.658    uart/uart_tx_blk/counter[1]
    SLICE_X5Y77          LUT6 (Prop_lut6_I2_O)        0.297     6.955 r  uart/uart_tx_blk/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.753     7.708    uart/uart_tx_blk/tx_OBUF_inst_i_2_n_0
    SLICE_X7Y74          LUT5 (Prop_lut5_I0_O)        0.150     7.858 r  uart/uart_tx_blk/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.428    13.286    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.763    17.049 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    17.049    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CORE/MANHATTAN/Y1_carry_i_4_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.383ns  (logic 4.838ns (42.505%)  route 6.545ns (57.495%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.626     5.229    CORE/MANHATTAN/clka
    SLICE_X9Y74          FDRE                                         r  CORE/MANHATTAN/Y1_carry_i_4_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.456     5.685 r  CORE/MANHATTAN/Y1_carry_i_4_psbram/Q
                         net (fo=8, routed)           1.679     7.364    Segs/COUNT/seven_seg_OBUF[1]_inst_i_1_0[1]
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124     7.488 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.941     8.429    Segs/COUNT/seven_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y78          LUT5 (Prop_lut5_I4_O)        0.152     8.581 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.901     9.482    Segs/COUNT/seven_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.354     9.836 r  Segs/COUNT/seven_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.023    12.859    seven_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    16.612 r  seven_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.612    seven_seg[3]
    K13                                                               r  seven_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CORE/MANHATTAN/Y1_carry_i_4_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.107ns  (logic 4.871ns (43.856%)  route 6.236ns (56.144%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.626     5.229    CORE/MANHATTAN/clka
    SLICE_X9Y74          FDRE                                         r  CORE/MANHATTAN/Y1_carry_i_4_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.456     5.685 r  CORE/MANHATTAN/Y1_carry_i_4_psbram/Q
                         net (fo=8, routed)           1.679     7.364    Segs/COUNT/seven_seg_OBUF[1]_inst_i_1_0[1]
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124     7.488 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.941     8.429    Segs/COUNT/seven_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y78          LUT5 (Prop_lut5_I4_O)        0.152     8.581 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.894     9.475    Segs/COUNT/seven_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I4_O)        0.354     9.829 r  Segs/COUNT/seven_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.721    12.550    seven_seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    16.335 r  seven_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.335    seven_seg[0]
    T10                                                               r  seven_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CORE/MANHATTAN/Y1_carry_i_4_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.849ns  (logic 4.613ns (42.524%)  route 6.236ns (57.476%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.626     5.229    CORE/MANHATTAN/clka
    SLICE_X9Y74          FDRE                                         r  CORE/MANHATTAN/Y1_carry_i_4_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.456     5.685 r  CORE/MANHATTAN/Y1_carry_i_4_psbram/Q
                         net (fo=8, routed)           1.679     7.364    Segs/COUNT/seven_seg_OBUF[1]_inst_i_1_0[1]
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124     7.488 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.941     8.429    Segs/COUNT/seven_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y78          LUT5 (Prop_lut5_I4_O)        0.152     8.581 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.901     9.482    Segs/COUNT/seven_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I4_O)        0.326     9.808 r  Segs/COUNT/seven_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.714    12.522    seven_seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.078 r  seven_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.078    seven_seg[1]
    R10                                                               r  seven_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CORE/MANHATTAN/Y1_carry_i_2_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.662ns  (logic 4.852ns (45.504%)  route 5.810ns (54.496%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.627     5.230    CORE/MANHATTAN/clka
    SLICE_X11Y75         FDRE                                         r  CORE/MANHATTAN/Y1_carry_i_2_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  CORE/MANHATTAN/Y1_carry_i_2_psbram_3/Q
                         net (fo=7, routed)           1.712     7.398    Segs/COUNT/doutb[4]
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.124     7.522 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.948     8.470    Segs/COUNT/seven_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I4_O)        0.152     8.622 f  Segs/COUNT/seven_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.833     9.455    Segs/COUNT/seven_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I4_O)        0.356     9.811 r  Segs/COUNT/seven_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.317    12.128    seven_seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    15.892 r  seven_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.892    seven_seg[5]
    T11                                                               r  seven_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CORE/MANHATTAN/Y1_carry_i_4_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.519ns  (logic 4.551ns (43.267%)  route 5.968ns (56.733%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.626     5.229    CORE/MANHATTAN/clka
    SLICE_X9Y74          FDRE                                         r  CORE/MANHATTAN/Y1_carry_i_4_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.456     5.685 r  CORE/MANHATTAN/Y1_carry_i_4_psbram/Q
                         net (fo=8, routed)           1.679     7.364    Segs/COUNT/seven_seg_OBUF[1]_inst_i_1_0[1]
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124     7.488 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.941     8.429    Segs/COUNT/seven_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y78          LUT5 (Prop_lut5_I4_O)        0.152     8.581 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.894     9.475    Segs/COUNT/seven_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I4_O)        0.326     9.801 r  Segs/COUNT/seven_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.453    12.254    seven_seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.747 r  seven_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.747    seven_seg[2]
    K16                                                               r  seven_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CORE/MANHATTAN/Y1_carry_i_2_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.075ns  (logic 4.595ns (45.610%)  route 5.480ns (54.390%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.627     5.230    CORE/MANHATTAN/clka
    SLICE_X11Y75         FDRE                                         r  CORE/MANHATTAN/Y1_carry_i_2_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     5.686 f  CORE/MANHATTAN/Y1_carry_i_2_psbram_3/Q
                         net (fo=7, routed)           1.712     7.398    Segs/COUNT/doutb[4]
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.124     7.522 f  Segs/COUNT/seven_seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.948     8.470    Segs/COUNT/seven_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I4_O)        0.152     8.622 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.603     9.225    Segs/COUNT/seven_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I4_O)        0.326     9.551 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.217    11.768    seven_seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    15.305 r  seven_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.305    seven_seg[6]
    L18                                                               r  seven_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CORE/MANHATTAN/Y1_carry_i_2_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.836ns  (logic 4.592ns (46.680%)  route 5.245ns (53.320%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.627     5.230    CORE/MANHATTAN/clka
    SLICE_X11Y75         FDRE                                         r  CORE/MANHATTAN/Y1_carry_i_2_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  CORE/MANHATTAN/Y1_carry_i_2_psbram_3/Q
                         net (fo=7, routed)           1.712     7.398    Segs/COUNT/doutb[4]
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.124     7.522 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.948     8.470    Segs/COUNT/seven_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I4_O)        0.152     8.622 f  Segs/COUNT/seven_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.833     9.455    Segs/COUNT/seven_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.326     9.781 r  Segs/COUNT/seven_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.751    11.532    seven_seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.066 r  seven_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.066    seven_seg[4]
    P15                                                               r  seven_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.968ns  (logic 4.333ns (54.381%)  route 3.635ns (45.619%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.708     5.311    command/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  command/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  command/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          0.780     6.546    command/Q[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.149     6.695 r  command/led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.855     9.551    led2_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.728    13.279 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000    13.279    led2
    H17                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.252ns  (logic 4.115ns (56.747%)  route 3.137ns (43.253%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.708     5.311    command/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  command/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  command/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          0.780     6.546    command/Q[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.124     6.670 r  command/led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.357     9.027    led1_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.563 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    12.563    led1
    K15                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 command/ELEMENT_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.530ns (66.549%)  route 0.769ns (33.452%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.594     1.513    command/ELEMENT_COUNTER/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  command/ELEMENT_COUNTER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  command/ELEMENT_COUNTER/count_reg[1]/Q
                         net (fo=6, routed)           0.181     1.836    Segs/COUNT/address[1]
    SLICE_X1Y78          LUT5 (Prop_lut5_I2_O)        0.048     1.884 f  Segs/COUNT/seven_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.197     2.080    Segs/COUNT/seven_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I4_O)        0.107     2.187 r  Segs/COUNT/seven_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.391     2.579    seven_seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.813 r  seven_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.813    seven_seg[4]
    P15                                                               r  seven_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.422ns (61.711%)  route 0.882ns (38.289%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.594     1.513    command/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  command/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  command/FSM_sequential_state_reg[1]/Q
                         net (fo=15, routed)          0.280     1.935    command/Q[1]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.045     1.980 r  command/led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.602     2.582    led1_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.818 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.818    led1
    K15                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command/ELEMENT_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.534ns (62.480%)  route 0.921ns (37.520%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.594     1.513    command/ELEMENT_COUNTER/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  command/ELEMENT_COUNTER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  command/ELEMENT_COUNTER/count_reg[1]/Q
                         net (fo=6, routed)           0.181     1.836    Segs/COUNT/address[1]
    SLICE_X1Y78          LUT5 (Prop_lut5_I2_O)        0.048     1.884 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.193     2.077    Segs/COUNT/seven_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.107     2.184 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.547     2.731    seven_seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.969 r  seven_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.969    seven_seg[6]
    L18                                                               r  seven_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.597ns  (logic 1.472ns (56.691%)  route 1.125ns (43.309%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.594     1.513    command/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  command/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  command/FSM_sequential_state_reg[1]/Q
                         net (fo=15, routed)          0.280     1.935    command/Q[1]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.043     1.978 r  command/led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.844     2.822    led2_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.288     4.110 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     4.110    led2
    H17                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command/ELEMENT_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.636ns  (logic 1.628ns (61.763%)  route 1.008ns (38.237%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.594     1.513    command/ELEMENT_COUNTER/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  command/ELEMENT_COUNTER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  command/ELEMENT_COUNTER/count_reg[1]/Q
                         net (fo=6, routed)           0.181     1.836    Segs/COUNT/address[1]
    SLICE_X1Y78          LUT5 (Prop_lut5_I2_O)        0.048     1.884 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.197     2.080    Segs/COUNT/seven_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.113     2.193 r  Segs/COUNT/seven_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.630     2.823    seven_seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.326     4.150 r  seven_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.150    seven_seg[5]
    T11                                                               r  seven_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command/ELEMENT_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.655ns  (logic 1.490ns (56.133%)  route 1.165ns (43.867%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.594     1.513    command/ELEMENT_COUNTER/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  command/ELEMENT_COUNTER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  command/ELEMENT_COUNTER/count_reg[1]/Q
                         net (fo=6, routed)           0.181     1.836    Segs/COUNT/address[1]
    SLICE_X1Y78          LUT5 (Prop_lut5_I2_O)        0.048     1.884 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.318     2.202    Segs/COUNT/seven_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I4_O)        0.107     2.309 r  Segs/COUNT/seven_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.665     2.974    seven_seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.168 r  seven_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.168    seven_seg[2]
    K16                                                               r  seven_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command/ELEMENT_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.840ns  (logic 1.552ns (54.655%)  route 1.288ns (45.345%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.594     1.513    command/ELEMENT_COUNTER/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  command/ELEMENT_COUNTER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  command/ELEMENT_COUNTER/count_reg[1]/Q
                         net (fo=6, routed)           0.181     1.836    Segs/COUNT/address[1]
    SLICE_X1Y78          LUT5 (Prop_lut5_I2_O)        0.048     1.884 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.328     2.212    Segs/COUNT/seven_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I4_O)        0.107     2.319 r  Segs/COUNT/seven_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.778     3.097    seven_seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.353 r  seven_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.353    seven_seg[1]
    R10                                                               r  seven_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command/ELEMENT_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.931ns  (logic 1.640ns (55.963%)  route 1.291ns (44.037%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.594     1.513    command/ELEMENT_COUNTER/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  command/ELEMENT_COUNTER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  command/ELEMENT_COUNTER/count_reg[1]/Q
                         net (fo=6, routed)           0.181     1.836    Segs/COUNT/address[1]
    SLICE_X1Y78          LUT5 (Prop_lut5_I2_O)        0.048     1.884 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.318     2.202    Segs/COUNT/seven_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I4_O)        0.107     2.309 r  Segs/COUNT/seven_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.791     3.100    seven_seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.344     4.445 r  seven_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.445    seven_seg[0]
    T10                                                               r  seven_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command/ELEMENT_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.026ns  (logic 1.608ns (53.143%)  route 1.418ns (46.857%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.594     1.513    command/ELEMENT_COUNTER/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  command/ELEMENT_COUNTER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  command/ELEMENT_COUNTER/count_reg[1]/Q
                         net (fo=6, routed)           0.181     1.836    Segs/COUNT/address[1]
    SLICE_X1Y78          LUT5 (Prop_lut5_I2_O)        0.048     1.884 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.328     2.212    Segs/COUNT/seven_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.106     2.318 r  Segs/COUNT/seven_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.908     3.226    seven_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.313     4.539 r  seven_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.539    seven_seg[3]
    K13                                                               r  seven_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uart_tx_blk/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.928ns  (logic 1.507ns (38.361%)  route 2.421ns (61.639%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.590     1.509    uart/uart_tx_blk/clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  uart/uart_tx_blk/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  uart/uart_tx_blk/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.203     1.854    uart/uart_tx_blk/FSM_sequential_state_reg[0]_0
    SLICE_X7Y74          LUT5 (Prop_lut5_I4_O)        0.043     1.897 r  uart/uart_tx_blk/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.218     4.115    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.323     5.438 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.438    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           106 Endpoints
Min Delay           106 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CORE/state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.665ns  (logic 1.631ns (21.278%)  route 6.034ns (78.722%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=10, routed)          3.271     4.778    CORE/reset_n_IBUF
    SLICE_X5Y90          LUT1 (Prop_lut1_I0_O)        0.124     4.902 r  CORE/FSM_sequential_state[2]_i_1/O
                         net (fo=99, routed)          2.763     7.665    CORE/reset
    SLICE_X8Y73          FDRE                                         r  CORE/state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.509     4.932    CORE/clk_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  CORE/state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CORE/state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.665ns  (logic 1.631ns (21.278%)  route 6.034ns (78.722%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=10, routed)          3.271     4.778    CORE/reset_n_IBUF
    SLICE_X5Y90          LUT1 (Prop_lut1_I0_O)        0.124     4.902 r  CORE/FSM_sequential_state[2]_i_1/O
                         net (fo=99, routed)          2.763     7.665    CORE/reset
    SLICE_X9Y73          FDRE                                         r  CORE/state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.509     4.932    CORE/clk_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  CORE/state_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CORE/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.299ns  (logic 1.631ns (22.345%)  route 5.668ns (77.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=10, routed)          3.271     4.778    CORE/reset_n_IBUF
    SLICE_X5Y90          LUT1 (Prop_lut1_I0_O)        0.124     4.902 r  CORE/FSM_sequential_state[2]_i_1/O
                         net (fo=99, routed)          2.397     7.299    CORE/reset
    SLICE_X7Y73          FDRE                                         r  CORE/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.588     5.011    CORE/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  CORE/state_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart/uart_tx_blk/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.299ns  (logic 1.631ns (22.345%)  route 5.668ns (77.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=10, routed)          3.271     4.778    CORE/reset_n_IBUF
    SLICE_X5Y90          LUT1 (Prop_lut1_I0_O)        0.124     4.902 r  CORE/FSM_sequential_state[2]_i_1/O
                         net (fo=99, routed)          2.397     7.299    uart/uart_tx_blk/tx_data_reg_reg[0]_0[0]
    SLICE_X7Y73          FDRE                                         r  uart/uart_tx_blk/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.588     5.011    uart/uart_tx_blk/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  uart/uart_tx_blk/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CORE/suma_manhattan_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.278ns  (logic 1.631ns (22.410%)  route 5.647ns (77.590%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=10, routed)          3.271     4.778    CORE/reset_n_IBUF
    SLICE_X5Y90          LUT1 (Prop_lut1_I0_O)        0.124     4.902 r  CORE/FSM_sequential_state[2]_i_1/O
                         net (fo=99, routed)          2.376     7.278    CORE/reset
    SLICE_X2Y76          FDRE                                         r  CORE/suma_manhattan_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.590     5.013    CORE/clk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  CORE/suma_manhattan_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart/uart_rx_blk/rx_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.278ns  (logic 1.631ns (22.410%)  route 5.647ns (77.590%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=10, routed)          3.271     4.778    CORE/reset_n_IBUF
    SLICE_X5Y90          LUT1 (Prop_lut1_I0_O)        0.124     4.902 r  CORE/FSM_sequential_state[2]_i_1/O
                         net (fo=99, routed)          2.376     7.278    uart/uart_rx_blk/bit_counter_reg[0]_0[0]
    SLICE_X3Y76          FDRE                                         r  uart/uart_rx_blk/rx_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.590     5.013    uart/uart_rx_blk/clk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  uart/uart_rx_blk/rx_data_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CORE/suma_euclediana_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.165ns  (logic 1.631ns (22.763%)  route 5.534ns (77.237%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=10, routed)          3.271     4.778    CORE/reset_n_IBUF
    SLICE_X5Y90          LUT1 (Prop_lut1_I0_O)        0.124     4.902 r  CORE/FSM_sequential_state[2]_i_1/O
                         net (fo=99, routed)          2.263     7.165    CORE/reset
    SLICE_X6Y76          FDRE                                         r  CORE/suma_euclediana_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.588     5.011    CORE/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  CORE/suma_euclediana_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CORE/suma_euclediana_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.165ns  (logic 1.631ns (22.763%)  route 5.534ns (77.237%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=10, routed)          3.271     4.778    CORE/reset_n_IBUF
    SLICE_X5Y90          LUT1 (Prop_lut1_I0_O)        0.124     4.902 r  CORE/FSM_sequential_state[2]_i_1/O
                         net (fo=99, routed)          2.263     7.165    CORE/reset
    SLICE_X6Y76          FDRE                                         r  CORE/suma_euclediana_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.588     5.011    CORE/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  CORE/suma_euclediana_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CORE/suma_euclediana_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.165ns  (logic 1.631ns (22.763%)  route 5.534ns (77.237%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=10, routed)          3.271     4.778    CORE/reset_n_IBUF
    SLICE_X5Y90          LUT1 (Prop_lut1_I0_O)        0.124     4.902 r  CORE/FSM_sequential_state[2]_i_1/O
                         net (fo=99, routed)          2.263     7.165    CORE/reset
    SLICE_X6Y76          FDRE                                         r  CORE/suma_euclediana_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.588     5.011    CORE/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  CORE/suma_euclediana_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CORE/suma_euclediana_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.165ns  (logic 1.631ns (22.763%)  route 5.534ns (77.237%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=10, routed)          3.271     4.778    CORE/reset_n_IBUF
    SLICE_X5Y90          LUT1 (Prop_lut1_I0_O)        0.124     4.902 r  CORE/FSM_sequential_state[2]_i_1/O
                         net (fo=99, routed)          2.263     7.165    CORE/reset
    SLICE_X6Y76          FDRE                                         r  CORE/suma_euclediana_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.588     5.011    CORE/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  CORE/suma_euclediana_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart/uart_rx_blk/spacing_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.759ns  (logic 0.320ns (18.169%)  route 1.439ns (81.831%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=10, routed)          1.439     1.714    uart/uart_rx_blk/reset_n_IBUF
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.045     1.759 r  uart/uart_rx_blk/spacing_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.759    uart/uart_rx_blk/spacing_counter[1]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  uart/uart_rx_blk/spacing_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.872     2.037    uart/uart_rx_blk/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  uart/uart_rx_blk/spacing_counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.760ns  (logic 0.320ns (18.159%)  route 1.440ns (81.841%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=10, routed)          1.440     1.715    uart/uart_rx_blk/reset_n_IBUF
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.045     1.760 r  uart/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.760    uart/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  uart/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.872     2.037    uart/uart_rx_blk/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  uart/uart_rx_blk/spacing_counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart/uart_rx_blk/spacing_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.819ns  (logic 0.320ns (17.569%)  route 1.499ns (82.431%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=10, routed)          1.499     1.774    uart/uart_rx_blk/reset_n_IBUF
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.819 r  uart/uart_rx_blk/spacing_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.819    uart/uart_rx_blk/spacing_counter[0]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  uart/uart_rx_blk/spacing_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.871     2.036    uart/uart_rx_blk/clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  uart/uart_rx_blk/spacing_counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Segs/DIVISOR/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.899ns  (logic 0.320ns (16.827%)  route 1.580ns (83.173%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=10, routed)          1.337     1.611    CORE/reset_n_IBUF
    SLICE_X5Y90          LUT1 (Prop_lut1_I0_O)        0.045     1.656 f  CORE/FSM_sequential_state[2]_i_1/O
                         net (fo=99, routed)          0.243     1.899    Segs/DIVISOR/reset
    SLICE_X3Y90          FDCE                                         f  Segs/DIVISOR/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.876     2.041    Segs/DIVISOR/clk_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  Segs/DIVISOR/counter_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Segs/DIVISOR/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.899ns  (logic 0.320ns (16.827%)  route 1.580ns (83.173%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=10, routed)          1.337     1.611    CORE/reset_n_IBUF
    SLICE_X5Y90          LUT1 (Prop_lut1_I0_O)        0.045     1.656 f  CORE/FSM_sequential_state[2]_i_1/O
                         net (fo=99, routed)          0.243     1.899    Segs/DIVISOR/reset
    SLICE_X3Y90          FDCE                                         f  Segs/DIVISOR/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.876     2.041    Segs/DIVISOR/clk_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  Segs/DIVISOR/counter_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Segs/DIVISOR/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.899ns  (logic 0.320ns (16.827%)  route 1.580ns (83.173%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=10, routed)          1.337     1.611    CORE/reset_n_IBUF
    SLICE_X5Y90          LUT1 (Prop_lut1_I0_O)        0.045     1.656 f  CORE/FSM_sequential_state[2]_i_1/O
                         net (fo=99, routed)          0.243     1.899    Segs/DIVISOR/reset
    SLICE_X3Y90          FDCE                                         f  Segs/DIVISOR/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.876     2.041    Segs/DIVISOR/clk_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  Segs/DIVISOR/counter_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Segs/DIVISOR/counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.899ns  (logic 0.320ns (16.827%)  route 1.580ns (83.173%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=10, routed)          1.337     1.611    CORE/reset_n_IBUF
    SLICE_X5Y90          LUT1 (Prop_lut1_I0_O)        0.045     1.656 f  CORE/FSM_sequential_state[2]_i_1/O
                         net (fo=99, routed)          0.243     1.899    Segs/DIVISOR/reset
    SLICE_X3Y90          FDCE                                         f  Segs/DIVISOR/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.876     2.041    Segs/DIVISOR/clk_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  Segs/DIVISOR/counter_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Segs/DIVISOR/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.954ns  (logic 0.320ns (16.358%)  route 1.634ns (83.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=10, routed)          1.337     1.611    CORE/reset_n_IBUF
    SLICE_X5Y90          LUT1 (Prop_lut1_I0_O)        0.045     1.656 f  CORE/FSM_sequential_state[2]_i_1/O
                         net (fo=99, routed)          0.297     1.954    Segs/DIVISOR/reset
    SLICE_X3Y89          FDCE                                         f  Segs/DIVISOR/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.875     2.040    Segs/DIVISOR/clk_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  Segs/DIVISOR/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Segs/DIVISOR/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.954ns  (logic 0.320ns (16.358%)  route 1.634ns (83.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=10, routed)          1.337     1.611    CORE/reset_n_IBUF
    SLICE_X5Y90          LUT1 (Prop_lut1_I0_O)        0.045     1.656 f  CORE/FSM_sequential_state[2]_i_1/O
                         net (fo=99, routed)          0.297     1.954    Segs/DIVISOR/reset
    SLICE_X3Y89          FDCE                                         f  Segs/DIVISOR/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.875     2.040    Segs/DIVISOR/clk_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  Segs/DIVISOR/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Segs/DIVISOR/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.954ns  (logic 0.320ns (16.358%)  route 1.634ns (83.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=10, routed)          1.337     1.611    CORE/reset_n_IBUF
    SLICE_X5Y90          LUT1 (Prop_lut1_I0_O)        0.045     1.656 f  CORE/FSM_sequential_state[2]_i_1/O
                         net (fo=99, routed)          0.297     1.954    Segs/DIVISOR/reset
    SLICE_X3Y89          FDCE                                         f  Segs/DIVISOR/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.875     2.040    Segs/DIVISOR/clk_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  Segs/DIVISOR/counter_reg[2]/C





