INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Raphael/Documents/Uni/FYP/Fpgastuff/ddr3_build2.srcs/sources_1/imports/ddr3_build2/work/vivado/ddr3_build2/ddr3_build2.srcs/sources_1/imports/verilog/lru_cache_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lru_cache_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Raphael/Documents/Uni/FYP/Fpgastuff/ddr3_build2.srcs/sources_1/imports/ddr3_build2/work/vivado/ddr3_build2/ddr3_build2.srcs/sources_1/imports/verilog/mig_wrapper_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_wrapper_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Raphael/Documents/Uni/FYP/Fpgastuff/ddr3_build2.srcs/sources_1/new/userland.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userland
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Raphael/Documents/Uni/FYP/Fpgastuff/ddr3_build2.srcs/sources_1/new/serialRx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serialRx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Raphael/Documents/Uni/FYP/Fpgastuff/ddr3_build2.srcs/sources_1/new/serialTx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serialTx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Raphael/Documents/Uni/FYP/Fpgastuff/ddr3_build2.srcs/sources_1/new/heartbeat.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module heartbeat
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Raphael/Documents/Uni/FYP/Fpgastuff/ddr3_build2.srcs/sources_1/new/usbWidthSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module usbWidthSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Raphael/Documents/Uni/FYP/Fpgastuff/ddr3_build2.srcs/sources_1/new/usbWidthSelector_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module usbWidthSelector_tb
