<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<title>Verilog</title>
<style type="text/css">
<!--
@import url("style.css");
-->
</style>
<script type="text/javascript">

  var _gaq = _gaq || [];
  _gaq.push(['_setAccount', 'UA-28938909-1']);
  _gaq.push(['_trackPageview']);

  (function() {
    var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
    ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
    var s = document.getElementsByTagName('script')[0]; s.parentNode.insertBefore(ga, s);
  })();

</script>
</head>
<body>
<div align=center>
<table id="arm-data">
    <thead>
    	<tr>
        	<th scope="col">Index</th>
            <th scope="col">Left</th>
			<th scope="col">Right</th>
			<th scope="col">Support</th>
			<th scope="col">Confidence</th>
			<th scope="col">Lift</th>
			<th scope="col">nBoth</th>
			<th scope="col">nLeft-nBoth</th>
			<th scope="col">nRight-nBoth</th>
			<th scope="col">nExamples-nLeft-nRight+nBoth</th>
			<th scope="col">p-value<sup><a href="#1">1</a></sup> Fisher's test</th>
			<th scope="col">Significant at 0.05</th>
        </tr>
    </thead>
	<tfoot>
		<tr>
			<td colspan="12"><sup><a name="1">1</a></sup> First 12 digits</td>
		</tr>
	</tfoot>
    <tbody>
	     <tr>
        	<td>12587</td>
            <td>Verilog</td>
			<td>ActionScript</td>
			<td>0.00000492</td>
			<td>0.01258000</td>
			<td>1.912</td>
			<td>2</td>
			<td>157</td>
			<td>2670</td>
			<td>403360</td>
			<td>0.281191854620</td>
			<td></td>
        </tr>
		<tr>
        	<td>12557</td>
            <td>Verilog</td>
			<td>Ant</td>
			<td>0.00000492</td>
			<td>0.01258000</td>
			<td>2.095</td>
			<td>2</td>
			<td>157</td>
			<td>2437</td>
			<td>403593</td>
			<td>0.247538151565</td>
			<td></td>
        </tr>
		<tr>
        	<td>11442</td>
            <td>Verilog</td>
			<td>AppleScript</td>
			<td>0.00000739</td>
			<td>0.01887000</td>
			<td>10.825</td>
			<td>3</td>
			<td>156</td>
			<td>705</td>
			<td>405325</td>
			<td>0.002832817504</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12438</td>
            <td>Verilog</td>
			<td>Assembly</td>
			<td>0.00006401</td>
			<td>0.16352000</td>
			<td>21.502</td>
			<td>26</td>
			<td>133</td>
			<td>3063</td>
			<td>402967</td>
			<td>0.000000000000</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12598</td>
            <td>Verilog</td>
			<td>Awk</td>
			<td>0.00001970</td>
			<td>0.05031000</td>
			<td>18.836</td>
			<td>8</td>
			<td>151</td>
			<td>1077</td>
			<td>404953</td>
			<td>0.000000014995</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12452</td>
            <td>Verilog</td>
			<td>Bash</td>
			<td>0.00005909</td>
			<td>0.15094000</td>
			<td>9.810</td>
			<td>24</td>
			<td>135</td>
			<td>6226</td>
			<td>399804</td>
			<td>0.000000000000</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12506</td>
            <td>Verilog</td>
			<td>Basic</td>
			<td>0.00000492</td>
			<td>0.01258000</td>
			<td>16.118</td>
			<td>2</td>
			<td>157</td>
			<td>315</td>
			<td>405715</td>
			<td>0.007034424141</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12537</td>
            <td>Verilog</td>
			<td>Windows batch</td>
			<td>0.00001477</td>
			<td>0.03774000</td>
			<td>7.376</td>
			<td>6</td>
			<td>153</td>
			<td>2072</td>
			<td>403958</td>
			<td>0.000186585540</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>8405</td>
            <td>Verilog</td>
			<td>Bison</td>
			<td>0.00000492</td>
			<td>0.01258000</td>
			<td>20.602</td>
			<td>2</td>
			<td>157</td>
			<td>246</td>
			<td>405784</td>
			<td>0.004378116538</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12455</td>
            <td>Verilog</td>
			<td>C</td>
			<td>0.00017480</td>
			<td>0.44654000</td>
			<td>8.330</td>
			<td>71</td>
			<td>88</td>
			<td>21703</td>
			<td>384327</td>
			<td>0.000000000000</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12520</td>
            <td>Verilog</td>
			<td>C#</td>
			<td>0.00009848</td>
			<td>0.25157000</td>
			<td>1.783</td>
			<td>40</td>
			<td>119</td>
			<td>57257</td>
			<td>348773</td>
			<td>0.000158133758</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>7820</td>
            <td>Verilog</td>
			<td>C++</td>
			<td>0.00018218</td>
			<td>0.46541000</td>
			<td>5.814</td>
			<td>74</td>
			<td>85</td>
			<td>32444</td>
			<td>373586</td>
			<td>0.000000000000</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12471</td>
            <td>Verilog</td>
			<td>Clojure</td>
			<td>0.00000985</td>
			<td>0.02516000</td>
			<td>9.198</td>
			<td>4</td>
			<td>155</td>
			<td>1107</td>
			<td>404923</td>
			<td>0.001019940917</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12478</td>
            <td>Verilog</td>
			<td>Cocoa</td>
			<td>0.00003200</td>
			<td>0.08176000</td>
			<td>6.173</td>
			<td>13</td>
			<td>146</td>
			<td>5367</td>
			<td>400663</td>
			<td>0.000000254968</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12458</td>
            <td>Verilog</td>
			<td>ColdFusion</td>
			<td>0.00000492</td>
			<td>0.01258000</td>
			<td>4.081</td>
			<td>2</td>
			<td>157</td>
			<td>1250</td>
			<td>404780</td>
			<td>0.086945771461</td>
			<td></td>
        </tr>
		<tr>
        	<td>12502</td>
            <td>Verilog</td>
			<td>Common Lisp</td>
			<td>0.00001231</td>
			<td>0.03145000</td>
			<td>23.351</td>
			<td>5</td>
			<td>154</td>
			<td>542</td>
			<td>405488</td>
			<td>0.000002912953</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12573</td>
            <td>Verilog</td>
			<td>C shell</td>
			<td>0.00000492</td>
			<td>0.01258000</td>
			<td>40.550</td>
			<td>2</td>
			<td>157</td>
			<td>124</td>
			<td>405906</td>
			<td>0.001161440493</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12590</td>
            <td>Verilog</td>
			<td>CSS</td>
			<td>0.00003200</td>
			<td>0.08176000</td>
			<td>1.314</td>
			<td>13</td>
			<td>146</td>
			<td>25265</td>
			<td>380765</td>
			<td>0.192175850654</td>
			<td></td>
        </tr>
		<tr>
        	<td>12621</td>
            <td>Verilog</td>
			<td>Delphi/Object Pascal</td>
			<td>0.00000985</td>
			<td>0.02516000</td>
			<td>2.942</td>
			<td>4</td>
			<td>155</td>
			<td>3469</td>
			<td>402561</td>
			<td>0.048469580755</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>9760</td>
            <td>Verilog</td>
			<td>Emacs Lisp</td>
			<td>0.00001231</td>
			<td>0.03145000</td>
			<td>22.688</td>
			<td>5</td>
			<td>154</td>
			<td>558</td>
			<td>405472</td>
			<td>0.000003349489</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>3920</td>
            <td>Verilog</td>
			<td>Erlang</td>
			<td>0.00000739</td>
			<td>0.01887000</td>
			<td>7.244</td>
			<td>3</td>
			<td>156</td>
			<td>1055</td>
			<td>404975</td>
			<td>0.008572037485</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12564</td>
            <td>Verilog</td>
			<td>F#</td>
			<td>0.00000985</td>
			<td>0.02516000</td>
			<td>7.940</td>
			<td>4</td>
			<td>155</td>
			<td>1283</td>
			<td>404747</td>
			<td>0.001743132220</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>1544</td>
            <td>Verilog</td>
			<td>Go</td>
			<td>0.00000492</td>
			<td>0.01258000</td>
			<td>13.410</td>
			<td>2</td>
			<td>157</td>
			<td>379</td>
			<td>405651</td>
			<td>0.010002392026</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12482</td>
            <td>Verilog</td>
			<td>Haskell</td>
			<td>0.00002216</td>
			<td>0.05660000</td>
			<td>10.527</td>
			<td>9</td>
			<td>150</td>
			<td>2175</td>
			<td>403855</td>
			<td>0.000000255095</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12583</td>
            <td>Verilog</td>
			<td>HTML</td>
			<td>0.00006155</td>
			<td>0.15723000</td>
			<td>1.909</td>
			<td>25</td>
			<td>134</td>
			<td>33433</td>
			<td>372597</td>
			<td>0.001341849592</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12487</td>
            <td>Verilog</td>
			<td>Java</td>
			<td>0.00012556</td>
			<td>0.32075000</td>
			<td>2.341</td>
			<td>51</td>
			<td>108</td>
			<td>55596</td>
			<td>350434</td>
			<td>0.000000002429</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12444</td>
            <td>Verilog</td>
			<td>JavaScript</td>
			<td>0.00006893</td>
			<td>0.17610000</td>
			<td>1.327</td>
			<td>28</td>
			<td>131</td>
			<td>53881</td>
			<td>352149</td>
			<td>0.071311818254</td>
			<td></td>
        </tr>
		<tr>
        	<td>12612</td>
            <td>Verilog</td>
			<td>LaTeX</td>
			<td>0.00002462</td>
			<td>0.06289000</td>
			<td>14.091</td>
			<td>10</td>
			<td>149</td>
			<td>1803</td>
			<td>404227</td>
			<td>0.000000003578</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>7084</td>
            <td>Verilog</td>
			<td>Lisp</td>
			<td>0.00002954</td>
			<td>0.07547000</td>
			<td>19.752</td>
			<td>12</td>
			<td>147</td>
			<td>1540</td>
			<td>404490</td>
			<td>0.000000000002</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>11931</td>
            <td>Verilog</td>
			<td>Lua</td>
			<td>0.00001231</td>
			<td>0.03145000</td>
			<td>11.344</td>
			<td>5</td>
			<td>154</td>
			<td>1121</td>
			<td>404909</td>
			<td>0.000090615909</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12576</td>
            <td>Verilog</td>
			<td>make</td>
			<td>0.00004924</td>
			<td>0.12579000</td>
			<td>43.116</td>
			<td>20</td>
			<td>139</td>
			<td>1165</td>
			<td>404865</td>
			<td>0.000000000000</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>3315</td>
            <td>Verilog</td>
			<td>MATLAB</td>
			<td>0.00005416</td>
			<td>0.13836000</td>
			<td>19.944</td>
			<td>22</td>
			<td>137</td>
			<td>2796</td>
			<td>403234</td>
			<td>0.000000000000</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12561</td>
            <td>Verilog</td>
			<td>Objective-C</td>
			<td>0.00003939</td>
			<td>0.10063000</td>
			<td>2.540</td>
			<td>16</td>
			<td>143</td>
			<td>16076</td>
			<td>389954</td>
			<td>0.000624618516</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12465</td>
            <td>Verilog</td>
			<td>Ocaml</td>
			<td>0.00001231</td>
			<td>0.03145000</td>
			<td>31.461</td>
			<td>5</td>
			<td>154</td>
			<td>401</td>
			<td>405629</td>
			<td>0.000000681613</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>2041</td>
            <td>Verilog</td>
			<td>OpenCL</td>
			<td>0.00000492</td>
			<td>0.01258000</td>
			<td>17.618</td>
			<td>2</td>
			<td>157</td>
			<td>288</td>
			<td>405742</td>
			<td>0.005926142592</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12499</td>
            <td>Verilog</td>
			<td>Pascal</td>
			<td>0.00000492</td>
			<td>0.01258000</td>
			<td>14.352</td>
			<td>2</td>
			<td>157</td>
			<td>354</td>
			<td>405676</td>
			<td>0.008786992989</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12495</td>
            <td>Verilog</td>
			<td>Perl</td>
			<td>0.00004431</td>
			<td>0.11321000</td>
			<td>6.620</td>
			<td>18</td>
			<td>141</td>
			<td>6928</td>
			<td>399102</td>
			<td>0.000000000376</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12605</td>
            <td>Verilog</td>
			<td>PHP</td>
			<td>0.00008124</td>
			<td>0.20755000</td>
			<td>1.647</td>
			<td>33</td>
			<td>126</td>
			<td>51143</td>
			<td>354887</td>
			<td>0.002581016078</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12549</td>
            <td>Verilog</td>
			<td>Prolog</td>
			<td>0.00000739</td>
			<td>0.01887000</td>
			<td>10.484</td>
			<td>3</td>
			<td>156</td>
			<td>728</td>
			<td>405302</td>
			<td>0.003098046448</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>5188</td>
            <td>Verilog</td>
			<td>Python</td>
			<td>0.00012310</td>
			<td>0.31447000</td>
			<td>4.328</td>
			<td>50</td>
			<td>109</td>
			<td>29462</td>
			<td>376568</td>
			<td>0.000000000000</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12186</td>
            <td>Verilog</td>
			<td>R</td>
			<td>0.00001477</td>
			<td>0.03774000</td>
			<td>6.755</td>
			<td>6</td>
			<td>153</td>
			<td>2263</td>
			<td>403767</td>
			<td>0.000297705280</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12528</td>
            <td>Verilog</td>
			<td>Ruby</td>
			<td>0.00005170</td>
			<td>0.13208000</td>
			<td>3.979</td>
			<td>21</td>
			<td>138</td>
			<td>13463</td>
			<td>392567</td>
			<td>0.000000087188</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>11178</td>
            <td>Verilog</td>
			<td>Scala</td>
			<td>0.00001477</td>
			<td>0.03774000</td>
			<td>6.531</td>
			<td>6</td>
			<td>153</td>
			<td>2341</td>
			<td>403689</td>
			<td>0.000355749548</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12509</td>
            <td>Verilog</td>
			<td>Scheme</td>
			<td>0.00001723</td>
			<td>0.04403000</td>
			<td>17.412</td>
			<td>7</td>
			<td>152</td>
			<td>1020</td>
			<td>405010</td>
			<td>0.000000206714</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>10342</td>
            <td>Verilog</td>
			<td>sed</td>
			<td>0.00001231</td>
			<td>0.03145000</td>
			<td>8.803</td>
			<td>5</td>
			<td>154</td>
			<td>1446</td>
			<td>404584</td>
			<td>0.000291430353</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12569</td>
            <td>Verilog</td>
			<td>Smalltalk</td>
			<td>0.00000739</td>
			<td>0.01887000</td>
			<td>22.541</td>
			<td>3</td>
			<td>156</td>
			<td>337</td>
			<td>405693</td>
			<td>0.000346877644</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12602</td>
            <td>Verilog</td>
			<td>SQL</td>
			<td>0.00006155</td>
			<td>0.15723000</td>
			<td>2.087</td>
			<td>25</td>
			<td>134</td>
			<td>30579</td>
			<td>375451</td>
			<td>0.000374386609</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12617</td>
            <td>Verilog</td>
			<td>Tcl</td>
			<td>0.00001231</td>
			<td>0.03145000</td>
			<td>33.614</td>
			<td>5</td>
			<td>154</td>
			<td>375</td>
			<td>405655</td>
			<td>0.000000492772</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12593</td>
            <td>Verilog</td>
			<td>Enhanced C shell</td>
			<td>0.00000739</td>
			<td>0.01887000</td>
			<td>79.010</td>
			<td>3</td>
			<td>156</td>
			<td>94</td>
			<td>405936</td>
			<td>0.000008445719</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12608</td>
            <td>Verilog</td>
			<td>Transact-SQL</td>
			<td>0.00000985</td>
			<td>0.02516000</td>
			<td>1.681</td>
			<td>4</td>
			<td>155</td>
			<td>6074</td>
			<td>399956</td>
			<td>0.215932247420</td>
			<td></td>
        </tr>
		<tr>
        	<td>12430</td>
            <td>Verilog</td>
			<td>UML</td>
			<td>0.00000985</td>
			<td>0.02516000</td>
			<td>7.141</td>
			<td>4</td>
			<td>155</td>
			<td>1427</td>
			<td>404603</td>
			<td>0.002552568456</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12553</td>
            <td>Verilog</td>
			<td>Visual Basic</td>
			<td>0.00001477</td>
			<td>0.03774000</td>
			<td>5.994</td>
			<td>6</td>
			<td>153</td>
			<td>2551</td>
			<td>403479</td>
			<td>0.000556674152</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12461</td>
            <td>Verilog</td>
			<td>Visual Basic .NET</td>
			<td>0.00001231</td>
			<td>0.03145000</td>
			<td>1.282</td>
			<td>5</td>
			<td>154</td>
			<td>9955</td>
			<td>396075</td>
			<td>0.351133993085</td>
			<td></td>
        </tr>
		<tr>
        	<td>12491</td>
            <td>Verilog</td>
			<td>VBScript</td>
			<td>0.00000492</td>
			<td>0.01258000</td>
			<td>2.858</td>
			<td>2</td>
			<td>157</td>
			<td>1786</td>
			<td>404244</td>
			<td>0.155518590220</td>
			<td></td>
        </tr>
		<tr>
        	<td>9199</td>
            <td>Verilog</td>
			<td>VHDL</td>
			<td>0.00012310</td>
			<td>0.31447000</td>
			<td>605.367</td>
			<td>50</td>
			<td>109</td>
			<td>161</td>
			<td>405869</td>
			<td>0.000000000000</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12523</td>
            <td>Verilog</td>
			<td>XAML</td>
			<td>0.00000739</td>
			<td>0.01887000</td>
			<td>2.321</td>
			<td>3</td>
			<td>156</td>
			<td>3299</td>
			<td>402731</td>
			<td>0.140476996682</td>
			<td></td>
        </tr>
		<tr>
        	<td>12435</td>
            <td>Verilog</td>
			<td>XML</td>
			<td>0.00004678</td>
			<td>0.11950000</td>
			<td>2.417</td>
			<td>19</td>
			<td>140</td>
			<td>20064</td>
			<td>385966</td>
			<td>0.000353577662</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12447</td>
            <td>Verilog</td>
			<td>XML Schema</td>
			<td>0.00000492</td>
			<td>0.01258000</td>
			<td>4.244</td>
			<td>2</td>
			<td>157</td>
			<td>1202</td>
			<td>404828</td>
			<td>0.081366145403</td>
			<td></td>
        </tr>
		<tr>
        	<td>12514</td>
            <td>Verilog</td>
			<td>Xpath</td>
			<td>0.00000985</td>
			<td>0.02516000</td>
			<td>3.525</td>
			<td>4</td>
			<td>155</td>
			<td>2895</td>
			<td>403135</td>
			<td>0.027837745088</td>
			<td>yes</td>
        </tr>
		<tr>
        	<td>12544</td>
            <td>Verilog</td>
			<td>zsh</td>
			<td>0.00000985</td>
			<td>0.02516000</td>
			<td>44.818</td>
			<td>4</td>
			<td>155</td>
			<td>224</td>
			<td>405806</td>
			<td>0.000002314971</td>
			<td>yes</td>
        </tr>
		
	</tbody>
</table>
</div>