INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/026716844/ALU Project_Officlal/ALU Project_Officlal.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/026716844/ALU Project_Officlal/ALU Project_Officlal.srcs/sources_1/new/PCADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/026716844/ALU Project_Officlal/ALU Project_Officlal.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/026716844/ALU Project_Officlal/ALU Project_Officlal.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/026716844/ALU Project_Officlal/ALU Project_Officlal.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/026716844/ALU Project_Officlal/ALU Project_Officlal.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/026716844/ALU Project_Officlal/ALU Project_Officlal.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/026716844/ALU Project_Officlal/ALU Project_Officlal.srcs/sources_1/new/datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_tb
