// Seed: 410345205
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_5 = 32'd77,
    parameter id_7 = 32'd9
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    _id_7,
    id_8,
    id_9
);
  input wire id_9;
  nor primCall (id_8, id_2, id_4, id_9);
  output logic [7:0] id_8;
  input wire _id_7;
  output wire id_6;
  output wire _id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  logic [1  ==  id_5 : id_5] id_10;
  ;
endmodule
