// Seed: 3859337083
module module_0 (
    output wire id_0,
    output wand id_1,
    input tri1 id_2,
    input wire id_3
    , id_6,
    output supply0 id_4
);
  logic [1 : 1] id_7;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output uwire id_2,
    input uwire id_3,
    output tri id_4,
    input supply0 id_5,
    output wor id_6
);
  assign id_4 = -1 == "" || id_5 != id_1 || 1 || 1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_5,
      id_0,
      id_6
  );
  assign modCall_1.id_4 = 0;
  assign id_6 = id_5;
  logic id_8 = id_1;
endmodule
