{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 11:28:28 2019 " "Info: Processing started: Thu Oct 17 11:28:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[0\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[0\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[1\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[1\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[2\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[2\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[3\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[3\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[4\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[4\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[5\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[5\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[6\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[6\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[1\] " "Warning: Node \"regDST:inst15\|regDSTOut\[1\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[0\] " "Warning: Node \"regDST:inst15\|regDSTOut\[0\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[2\] " "Warning: Node \"regDST:inst15\|regDSTOut\[2\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[3\] " "Warning: Node \"regDST:inst15\|regDSTOut\[3\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[4\] " "Warning: Node \"regDST:inst15\|regDSTOut\[4\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[7\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[7\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[31\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[31\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[30\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[30\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[29\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[29\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[28\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[28\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[26\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[26\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[27\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[27\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[24\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[24\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[25\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[25\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[22\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[22\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[23\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[23\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[20\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[20\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[21\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[21\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[13\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[13\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[8\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[8\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[11\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[11\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[12\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[12\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[10\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[10\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[9\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[9\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[18\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[18\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[19\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[19\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[16\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[16\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[14\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[14\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[15\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[15\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[17\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[17\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "regDST:inst15\|Mux5~0 " "Info: Detected gated clock \"regDST:inst15\|Mux5~0\" as buffer" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regDST:inst15\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxxxchgctrl " "Info: Detected ripple clock \"unidadeControle:inst17\|muxxxchgctrl\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 61 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxxxchgctrl" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxregdst\[1\] " "Info: Detected ripple clock \"unidadeControle:inst17\|muxregdst\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 122 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxregdst\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxregdst\[0\] " "Info: Detected ripple clock \"unidadeControle:inst17\|muxregdst\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 122 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxregdst\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxmemtoreg\[1\] " "Info: Detected ripple clock \"unidadeControle:inst17\|muxmemtoreg\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 122 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxmemtoreg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxmemtoreg\[2\] " "Info: Detected ripple clock \"unidadeControle:inst17\|muxmemtoreg\[2\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 122 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxmemtoreg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxmemtoreg\[3\] " "Info: Detected ripple clock \"unidadeControle:inst17\|muxmemtoreg\[3\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 122 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxmemtoreg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "memToReg:inst7\|Mux32~0 " "Info: Detected gated clock \"memToReg:inst7\|Mux32~0\" as buffer" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memToReg:inst7\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register regDST:inst15\|regDSTOut\[4\] register Banco_reg:inst6\|Reg26\[2\] 65.12 MHz 15.356 ns Internal " "Info: Clock \"clk\" has Internal fmax of 65.12 MHz between source register \"regDST:inst15\|regDSTOut\[4\]\" and destination register \"Banco_reg:inst6\|Reg26\[2\]\" (period= 15.356 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.324 ns + Longest register register " "Info: + Longest register to register delay is 3.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regDST:inst15\|regDSTOut\[4\] 1 REG LCCOMB_X32_Y28_N30 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y28_N30; Fanout = 33; REG Node = 'regDST:inst15\|regDSTOut\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regDST:inst15|regDSTOut[4] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.357 ns) 1.289 ns Banco_reg:inst6\|Mux64~27 2 COMB LCCOMB_X29_Y26_N22 32 " "Info: 2: + IC(0.932 ns) + CELL(0.357 ns) = 1.289 ns; Loc. = LCCOMB_X29_Y26_N22; Fanout = 32; COMB Node = 'Banco_reg:inst6\|Mux64~27'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.289 ns" { regDST:inst15|regDSTOut[4] Banco_reg:inst6|Mux64~27 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.746 ns) 3.324 ns Banco_reg:inst6\|Reg26\[2\] 3 REG LCFF_X30_Y23_N11 2 " "Info: 3: + IC(1.289 ns) + CELL(0.746 ns) = 3.324 ns; Loc. = LCFF_X30_Y23_N11; Fanout = 2; REG Node = 'Banco_reg:inst6\|Reg26\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.035 ns" { Banco_reg:inst6|Mux64~27 Banco_reg:inst6|Reg26[2] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.103 ns ( 33.18 % ) " "Info: Total cell delay = 1.103 ns ( 33.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.221 ns ( 66.82 % ) " "Info: Total interconnect delay = 2.221 ns ( 66.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.324 ns" { regDST:inst15|regDSTOut[4] Banco_reg:inst6|Mux64~27 Banco_reg:inst6|Reg26[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.324 ns" { regDST:inst15|regDSTOut[4] {} Banco_reg:inst6|Mux64~27 {} Banco_reg:inst6|Reg26[2] {} } { 0.000ns 0.932ns 1.289ns } { 0.000ns 0.357ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.264 ns - Smallest " "Info: - Smallest clock skew is -4.264 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.952 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_U30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 8; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 1424 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1424; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.618 ns) 2.952 ns Banco_reg:inst6\|Reg26\[2\] 3 REG LCFF_X30_Y23_N11 2 " "Info: 3: + IC(1.127 ns) + CELL(0.618 ns) = 2.952 ns; Loc. = LCFF_X30_Y23_N11; Fanout = 2; REG Node = 'Banco_reg:inst6\|Reg26\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.745 ns" { clk~clkctrl Banco_reg:inst6|Reg26[2] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 50.20 % ) " "Info: Total cell delay = 1.482 ns ( 50.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.470 ns ( 49.80 % ) " "Info: Total interconnect delay = 1.470 ns ( 49.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.952 ns" { clk clk~clkctrl Banco_reg:inst6|Reg26[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.952 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:inst6|Reg26[2] {} } { 0.000ns 0.000ns 0.343ns 1.127ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.216 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_U30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 8; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.712 ns) 2.838 ns unidadeControle:inst17\|muxxxchgctrl 2 REG LCFF_X24_Y25_N17 40 " "Info: 2: + IC(1.262 ns) + CELL(0.712 ns) = 2.838 ns; Loc. = LCFF_X24_Y25_N17; Fanout = 40; REG Node = 'unidadeControle:inst17\|muxxxchgctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.974 ns" { clk unidadeControle:inst17|muxxxchgctrl } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.228 ns) 4.164 ns regDST:inst15\|Mux5~0 3 COMB LCCOMB_X32_Y28_N26 1 " "Info: 3: + IC(1.098 ns) + CELL(0.228 ns) = 4.164 ns; Loc. = LCCOMB_X32_Y28_N26; Fanout = 1; COMB Node = 'regDST:inst15\|Mux5~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.326 ns" { unidadeControle:inst17|muxxxchgctrl regDST:inst15|Mux5~0 } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.637 ns) + CELL(0.000 ns) 5.801 ns regDST:inst15\|Mux5~0clkctrl 4 COMB CLKCTRL_G0 5 " "Info: 4: + IC(1.637 ns) + CELL(0.000 ns) = 5.801 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'regDST:inst15\|Mux5~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.637 ns" { regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.053 ns) 7.216 ns regDST:inst15\|regDSTOut\[4\] 5 REG LCCOMB_X32_Y28_N30 33 " "Info: 5: + IC(1.362 ns) + CELL(0.053 ns) = 7.216 ns; Loc. = LCCOMB_X32_Y28_N30; Fanout = 33; REG Node = 'regDST:inst15\|regDSTOut\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.415 ns" { regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[4] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.857 ns ( 25.73 % ) " "Info: Total cell delay = 1.857 ns ( 25.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.359 ns ( 74.27 % ) " "Info: Total interconnect delay = 5.359 ns ( 74.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.216 ns" { clk unidadeControle:inst17|muxxxchgctrl regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.216 ns" { clk {} clk~combout {} unidadeControle:inst17|muxxxchgctrl {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[4] {} } { 0.000ns 0.000ns 1.262ns 1.098ns 1.637ns 1.362ns } { 0.000ns 0.864ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.952 ns" { clk clk~clkctrl Banco_reg:inst6|Reg26[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.952 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:inst6|Reg26[2] {} } { 0.000ns 0.000ns 0.343ns 1.127ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.216 ns" { clk unidadeControle:inst17|muxxxchgctrl regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.216 ns" { clk {} clk~combout {} unidadeControle:inst17|muxxxchgctrl {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[4] {} } { 0.000ns 0.000ns 1.262ns 1.098ns 1.637ns 1.362ns } { 0.000ns 0.864ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.324 ns" { regDST:inst15|regDSTOut[4] Banco_reg:inst6|Mux64~27 Banco_reg:inst6|Reg26[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.324 ns" { regDST:inst15|regDSTOut[4] {} Banco_reg:inst6|Mux64~27 {} Banco_reg:inst6|Reg26[2] {} } { 0.000ns 0.932ns 1.289ns } { 0.000ns 0.357ns 0.746ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.952 ns" { clk clk~clkctrl Banco_reg:inst6|Reg26[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.952 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:inst6|Reg26[2] {} } { 0.000ns 0.000ns 0.343ns 1.127ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.216 ns" { clk unidadeControle:inst17|muxxxchgctrl regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.216 ns" { clk {} clk~combout {} unidadeControle:inst17|muxxxchgctrl {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[4] {} } { 0.000ns 0.000ns 1.262ns 1.098ns 1.637ns 1.362ns } { 0.000ns 0.864ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:AluOut\|Saida\[15\] memToReg:inst7\|memToRegOut\[15\] clk 3.332 ns " "Info: Found hold time violation between source  pin or register \"Registrador:AluOut\|Saida\[15\]\" and destination pin or register \"memToReg:inst7\|memToRegOut\[15\]\" for clock \"clk\" (Hold time is 3.332 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.501 ns + Largest " "Info: + Largest clock skew is 4.501 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.453 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_U30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 8; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.712 ns) 2.720 ns unidadeControle:inst17\|muxmemtoreg\[2\] 2 REG LCFF_X24_Y23_N15 19 " "Info: 2: + IC(1.144 ns) + CELL(0.712 ns) = 2.720 ns; Loc. = LCFF_X24_Y23_N15; Fanout = 19; REG Node = 'unidadeControle:inst17\|muxmemtoreg\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.856 ns" { clk unidadeControle:inst17|muxmemtoreg[2] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.228 ns) 3.592 ns memToReg:inst7\|Mux32~0 3 COMB LCCOMB_X25_Y25_N24 1 " "Info: 3: + IC(0.644 ns) + CELL(0.228 ns) = 3.592 ns; Loc. = LCCOMB_X25_Y25_N24; Fanout = 1; COMB Node = 'memToReg:inst7\|Mux32~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.872 ns" { unidadeControle:inst17|muxmemtoreg[2] memToReg:inst7|Mux32~0 } "NODE_NAME" } } { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.471 ns) + CELL(0.000 ns) 6.063 ns memToReg:inst7\|Mux32~0clkctrl 4 COMB CLKCTRL_G7 32 " "Info: 4: + IC(2.471 ns) + CELL(0.000 ns) = 6.063 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'memToReg:inst7\|Mux32~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.471 ns" { memToReg:inst7|Mux32~0 memToReg:inst7|Mux32~0clkctrl } "NODE_NAME" } } { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.053 ns) 7.453 ns memToReg:inst7\|memToRegOut\[15\] 5 REG LCCOMB_X27_Y27_N24 33 " "Info: 5: + IC(1.337 ns) + CELL(0.053 ns) = 7.453 ns; Loc. = LCCOMB_X27_Y27_N24; Fanout = 33; REG Node = 'memToReg:inst7\|memToRegOut\[15\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.390 ns" { memToReg:inst7|Mux32~0clkctrl memToReg:inst7|memToRegOut[15] } "NODE_NAME" } } { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.857 ns ( 24.92 % ) " "Info: Total cell delay = 1.857 ns ( 24.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.596 ns ( 75.08 % ) " "Info: Total interconnect delay = 5.596 ns ( 75.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.453 ns" { clk unidadeControle:inst17|muxmemtoreg[2] memToReg:inst7|Mux32~0 memToReg:inst7|Mux32~0clkctrl memToReg:inst7|memToRegOut[15] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.453 ns" { clk {} clk~combout {} unidadeControle:inst17|muxmemtoreg[2] {} memToReg:inst7|Mux32~0 {} memToReg:inst7|Mux32~0clkctrl {} memToReg:inst7|memToRegOut[15] {} } { 0.000ns 0.000ns 1.144ns 0.644ns 2.471ns 1.337ns } { 0.000ns 0.864ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.952 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_U30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 8; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 1424 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1424; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.618 ns) 2.952 ns Registrador:AluOut\|Saida\[15\] 3 REG LCFF_X27_Y27_N29 2 " "Info: 3: + IC(1.127 ns) + CELL(0.618 ns) = 2.952 ns; Loc. = LCFF_X27_Y27_N29; Fanout = 2; REG Node = 'Registrador:AluOut\|Saida\[15\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.745 ns" { clk~clkctrl Registrador:AluOut|Saida[15] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 50.20 % ) " "Info: Total cell delay = 1.482 ns ( 50.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.470 ns ( 49.80 % ) " "Info: Total interconnect delay = 1.470 ns ( 49.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.952 ns" { clk clk~clkctrl Registrador:AluOut|Saida[15] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.952 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:AluOut|Saida[15] {} } { 0.000ns 0.000ns 0.343ns 1.127ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.453 ns" { clk unidadeControle:inst17|muxmemtoreg[2] memToReg:inst7|Mux32~0 memToReg:inst7|Mux32~0clkctrl memToReg:inst7|memToRegOut[15] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.453 ns" { clk {} clk~combout {} unidadeControle:inst17|muxmemtoreg[2] {} memToReg:inst7|Mux32~0 {} memToReg:inst7|Mux32~0clkctrl {} memToReg:inst7|memToRegOut[15] {} } { 0.000ns 0.000ns 1.144ns 0.644ns 2.471ns 1.337ns } { 0.000ns 0.864ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.952 ns" { clk clk~clkctrl Registrador:AluOut|Saida[15] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.952 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:AluOut|Saida[15] {} } { 0.000ns 0.000ns 0.343ns 1.127ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.075 ns - Shortest register register " "Info: - Shortest register to register delay is 1.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:AluOut\|Saida\[15\] 1 REG LCFF_X27_Y27_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y27_N29; Fanout = 2; REG Node = 'Registrador:AluOut\|Saida\[15\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Registrador:AluOut|Saida[15] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.346 ns) 0.612 ns memToReg:inst7\|Mux15~1 2 COMB LCCOMB_X27_Y27_N26 1 " "Info: 2: + IC(0.266 ns) + CELL(0.346 ns) = 0.612 ns; Loc. = LCCOMB_X27_Y27_N26; Fanout = 1; COMB Node = 'memToReg:inst7\|Mux15~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.612 ns" { Registrador:AluOut|Saida[15] memToReg:inst7|Mux15~1 } "NODE_NAME" } } { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.228 ns) 1.075 ns memToReg:inst7\|memToRegOut\[15\] 3 REG LCCOMB_X27_Y27_N24 33 " "Info: 3: + IC(0.235 ns) + CELL(0.228 ns) = 1.075 ns; Loc. = LCCOMB_X27_Y27_N24; Fanout = 33; REG Node = 'memToReg:inst7\|memToRegOut\[15\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.463 ns" { memToReg:inst7|Mux15~1 memToReg:inst7|memToRegOut[15] } "NODE_NAME" } } { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.574 ns ( 53.40 % ) " "Info: Total cell delay = 0.574 ns ( 53.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.501 ns ( 46.60 % ) " "Info: Total interconnect delay = 0.501 ns ( 46.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { Registrador:AluOut|Saida[15] memToReg:inst7|Mux15~1 memToReg:inst7|memToRegOut[15] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "1.075 ns" { Registrador:AluOut|Saida[15] {} memToReg:inst7|Mux15~1 {} memToReg:inst7|memToRegOut[15] {} } { 0.000ns 0.266ns 0.235ns } { 0.000ns 0.346ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Registrador.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } } { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.453 ns" { clk unidadeControle:inst17|muxmemtoreg[2] memToReg:inst7|Mux32~0 memToReg:inst7|Mux32~0clkctrl memToReg:inst7|memToRegOut[15] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.453 ns" { clk {} clk~combout {} unidadeControle:inst17|muxmemtoreg[2] {} memToReg:inst7|Mux32~0 {} memToReg:inst7|Mux32~0clkctrl {} memToReg:inst7|memToRegOut[15] {} } { 0.000ns 0.000ns 1.144ns 0.644ns 2.471ns 1.337ns } { 0.000ns 0.864ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.952 ns" { clk clk~clkctrl Registrador:AluOut|Saida[15] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.952 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:AluOut|Saida[15] {} } { 0.000ns 0.000ns 0.343ns 1.127ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { Registrador:AluOut|Saida[15] memToReg:inst7|Mux15~1 memToReg:inst7|memToRegOut[15] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "1.075 ns" { Registrador:AluOut|Saida[15] {} memToReg:inst7|Mux15~1 {} memToReg:inst7|memToRegOut[15] {} } { 0.000ns 0.266ns 0.235ns } { 0.000ns 0.346ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "unidadeControle:inst17\|muxpcsource\[0\] reset clk 4.312 ns register " "Info: tsu for register \"unidadeControle:inst17\|muxpcsource\[0\]\" (data pin = \"reset\", clock pin = \"clk\") is 4.312 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.170 ns + Longest pin register " "Info: + Longest pin to register delay is 7.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_T30 46 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_T30; Fanout = 46; PIN Node = 'reset'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -912 472 640 -896 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.791 ns) + CELL(0.225 ns) 5.880 ns unidadeControle:inst17\|alucontrol\[2\]~3 2 COMB LCCOMB_X24_Y22_N8 3 " "Info: 2: + IC(4.791 ns) + CELL(0.225 ns) = 5.880 ns; Loc. = LCCOMB_X24_Y22_N8; Fanout = 3; COMB Node = 'unidadeControle:inst17\|alucontrol\[2\]~3'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.016 ns" { reset unidadeControle:inst17|alucontrol[2]~3 } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.544 ns) + CELL(0.746 ns) 7.170 ns unidadeControle:inst17\|muxpcsource\[0\] 3 REG LCFF_X24_Y24_N3 32 " "Info: 3: + IC(0.544 ns) + CELL(0.746 ns) = 7.170 ns; Loc. = LCFF_X24_Y24_N3; Fanout = 32; REG Node = 'unidadeControle:inst17\|muxpcsource\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.290 ns" { unidadeControle:inst17|alucontrol[2]~3 unidadeControle:inst17|muxpcsource[0] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.835 ns ( 25.59 % ) " "Info: Total cell delay = 1.835 ns ( 25.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.335 ns ( 74.41 % ) " "Info: Total interconnect delay = 5.335 ns ( 74.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.170 ns" { reset unidadeControle:inst17|alucontrol[2]~3 unidadeControle:inst17|muxpcsource[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.170 ns" { reset {} reset~combout {} unidadeControle:inst17|alucontrol[2]~3 {} unidadeControle:inst17|muxpcsource[0] {} } { 0.000ns 0.000ns 4.791ns 0.544ns } { 0.000ns 0.864ns 0.225ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 122 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.948 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_U30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 8; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 1424 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1424; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.618 ns) 2.948 ns unidadeControle:inst17\|muxpcsource\[0\] 3 REG LCFF_X24_Y24_N3 32 " "Info: 3: + IC(1.123 ns) + CELL(0.618 ns) = 2.948 ns; Loc. = LCFF_X24_Y24_N3; Fanout = 32; REG Node = 'unidadeControle:inst17\|muxpcsource\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.741 ns" { clk~clkctrl unidadeControle:inst17|muxpcsource[0] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 50.27 % ) " "Info: Total cell delay = 1.482 ns ( 50.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 49.73 % ) " "Info: Total interconnect delay = 1.466 ns ( 49.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.948 ns" { clk clk~clkctrl unidadeControle:inst17|muxpcsource[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.948 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst17|muxpcsource[0] {} } { 0.000ns 0.000ns 0.343ns 1.123ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.170 ns" { reset unidadeControle:inst17|alucontrol[2]~3 unidadeControle:inst17|muxpcsource[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.170 ns" { reset {} reset~combout {} unidadeControle:inst17|alucontrol[2]~3 {} unidadeControle:inst17|muxpcsource[0] {} } { 0.000ns 0.000ns 4.791ns 0.544ns } { 0.000ns 0.864ns 0.225ns 0.746ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.948 ns" { clk clk~clkctrl unidadeControle:inst17|muxpcsource[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.948 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst17|muxpcsource[0] {} } { 0.000ns 0.000ns 0.343ns 1.123ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk aluresult\[31\] unidadeControle:inst17\|muxalusrcb\[1\] 18.856 ns register " "Info: tco from clock \"clk\" to destination pin \"aluresult\[31\]\" through register \"unidadeControle:inst17\|muxalusrcb\[1\]\" is 18.856 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.946 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_U30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 8; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 1424 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1424; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.618 ns) 2.946 ns unidadeControle:inst17\|muxalusrcb\[1\] 3 REG LCFF_X24_Y23_N25 38 " "Info: 3: + IC(1.121 ns) + CELL(0.618 ns) = 2.946 ns; Loc. = LCFF_X24_Y23_N25; Fanout = 38; REG Node = 'unidadeControle:inst17\|muxalusrcb\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.739 ns" { clk~clkctrl unidadeControle:inst17|muxalusrcb[1] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 50.31 % ) " "Info: Total cell delay = 1.482 ns ( 50.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.464 ns ( 49.69 % ) " "Info: Total interconnect delay = 1.464 ns ( 49.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.946 ns" { clk clk~clkctrl unidadeControle:inst17|muxalusrcb[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.946 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst17|muxalusrcb[1] {} } { 0.000ns 0.000ns 0.343ns 1.121ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 122 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.816 ns + Longest register pin " "Info: + Longest register to pin delay is 15.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unidadeControle:inst17\|muxalusrcb\[1\] 1 REG LCFF_X24_Y23_N25 38 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y23_N25; Fanout = 38; REG Node = 'unidadeControle:inst17\|muxalusrcb\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unidadeControle:inst17|muxalusrcb[1] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.225 ns) 1.168 ns aluSrcB:inst1\|Mux31~0 2 COMB LCCOMB_X36_Y23_N8 4 " "Info: 2: + IC(0.943 ns) + CELL(0.225 ns) = 1.168 ns; Loc. = LCCOMB_X36_Y23_N8; Fanout = 4; COMB Node = 'aluSrcB:inst1\|Mux31~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.168 ns" { unidadeControle:inst17|muxalusrcb[1] aluSrcB:inst1|Mux31~0 } "NODE_NAME" } } { "aluSrcB.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcB.sv" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.053 ns) 2.250 ns Ula32:inst3\|carry_temp\[0\]~1 3 COMB LCCOMB_X27_Y24_N30 1 " "Info: 3: + IC(1.029 ns) + CELL(0.053 ns) = 2.250 ns; Loc. = LCCOMB_X27_Y24_N30; Fanout = 1; COMB Node = 'Ula32:inst3\|carry_temp\[0\]~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.082 ns" { aluSrcB:inst1|Mux31~0 Ula32:inst3|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 2.508 ns Ula32:inst3\|carry_temp\[1\]~2 4 COMB LCCOMB_X27_Y24_N16 4 " "Info: 4: + IC(0.205 ns) + CELL(0.053 ns) = 2.508 ns; Loc. = LCCOMB_X27_Y24_N16; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[1\]~2'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.258 ns" { Ula32:inst3|carry_temp[0]~1 Ula32:inst3|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 2.788 ns Ula32:inst3\|carry_temp\[3\]~14 5 COMB LCCOMB_X27_Y24_N4 1 " "Info: 5: + IC(0.227 ns) + CELL(0.053 ns) = 2.788 ns; Loc. = LCCOMB_X27_Y24_N4; Fanout = 1; COMB Node = 'Ula32:inst3\|carry_temp\[3\]~14'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:inst3|carry_temp[1]~2 Ula32:inst3|carry_temp[3]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.228 ns) 3.259 ns Ula32:inst3\|carry_temp\[3\]~3 6 COMB LCCOMB_X27_Y24_N22 4 " "Info: 6: + IC(0.243 ns) + CELL(0.228 ns) = 3.259 ns; Loc. = LCCOMB_X27_Y24_N22; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[3\]~3'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.471 ns" { Ula32:inst3|carry_temp[3]~14 Ula32:inst3|carry_temp[3]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.154 ns) 3.643 ns Ula32:inst3\|carry_temp\[5\]~43 7 COMB LCCOMB_X27_Y24_N14 1 " "Info: 7: + IC(0.230 ns) + CELL(0.154 ns) = 3.643 ns; Loc. = LCCOMB_X27_Y24_N14; Fanout = 1; COMB Node = 'Ula32:inst3\|carry_temp\[5\]~43'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.384 ns" { Ula32:inst3|carry_temp[3]~3 Ula32:inst3|carry_temp[5]~43 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.228 ns) 4.111 ns Ula32:inst3\|carry_temp\[5\]~45 8 COMB LCCOMB_X27_Y24_N26 3 " "Info: 8: + IC(0.240 ns) + CELL(0.228 ns) = 4.111 ns; Loc. = LCCOMB_X27_Y24_N26; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[5\]~45'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.468 ns" { Ula32:inst3|carry_temp[5]~43 Ula32:inst3|carry_temp[5]~45 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 4.377 ns Ula32:inst3\|carry_temp\[7\]~4 9 COMB LCCOMB_X27_Y24_N24 3 " "Info: 9: + IC(0.213 ns) + CELL(0.053 ns) = 4.377 ns; Loc. = LCCOMB_X27_Y24_N24; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[7\]~4'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:inst3|carry_temp[5]~45 Ula32:inst3|carry_temp[7]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.053 ns) 5.806 ns Ula32:inst3\|carry_temp\[9\]~5 10 COMB LCCOMB_X36_Y31_N10 3 " "Info: 10: + IC(1.376 ns) + CELL(0.053 ns) = 5.806 ns; Loc. = LCCOMB_X36_Y31_N10; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[9\]~5'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.429 ns" { Ula32:inst3|carry_temp[7]~4 Ula32:inst3|carry_temp[9]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 6.072 ns Ula32:inst3\|carry_temp\[11\]~6 11 COMB LCCOMB_X36_Y31_N14 3 " "Info: 11: + IC(0.213 ns) + CELL(0.053 ns) = 6.072 ns; Loc. = LCCOMB_X36_Y31_N14; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[11\]~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:inst3|carry_temp[9]~5 Ula32:inst3|carry_temp[11]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 6.340 ns Ula32:inst3\|carry_temp\[13\]~7 12 COMB LCCOMB_X36_Y31_N0 3 " "Info: 12: + IC(0.215 ns) + CELL(0.053 ns) = 6.340 ns; Loc. = LCCOMB_X36_Y31_N0; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[13\]~7'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst3|carry_temp[11]~6 Ula32:inst3|carry_temp[13]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 6.618 ns Ula32:inst3\|carry_temp\[15\]~8 13 COMB LCCOMB_X36_Y31_N4 3 " "Info: 13: + IC(0.225 ns) + CELL(0.053 ns) = 6.618 ns; Loc. = LCCOMB_X36_Y31_N4; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[15\]~8'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:inst3|carry_temp[13]~7 Ula32:inst3|carry_temp[15]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 6.889 ns Ula32:inst3\|carry_temp\[17\]~39 14 COMB LCCOMB_X36_Y31_N20 3 " "Info: 14: + IC(0.218 ns) + CELL(0.053 ns) = 6.889 ns; Loc. = LCCOMB_X36_Y31_N20; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[17\]~39'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:inst3|carry_temp[15]~8 Ula32:inst3|carry_temp[17]~39 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 7.155 ns Ula32:inst3\|carry_temp\[19\]~9 15 COMB LCCOMB_X36_Y31_N26 3 " "Info: 15: + IC(0.213 ns) + CELL(0.053 ns) = 7.155 ns; Loc. = LCCOMB_X36_Y31_N26; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[19\]~9'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:inst3|carry_temp[17]~39 Ula32:inst3|carry_temp[19]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 7.422 ns Ula32:inst3\|carry_temp\[21\]~35 16 COMB LCCOMB_X36_Y31_N16 3 " "Info: 16: + IC(0.214 ns) + CELL(0.053 ns) = 7.422 ns; Loc. = LCCOMB_X36_Y31_N16; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[21\]~35'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:inst3|carry_temp[19]~9 Ula32:inst3|carry_temp[21]~35 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.053 ns) 8.385 ns Ula32:inst3\|carry_temp\[23\]~31 17 COMB LCCOMB_X37_Y24_N28 3 " "Info: 17: + IC(0.910 ns) + CELL(0.053 ns) = 8.385 ns; Loc. = LCCOMB_X37_Y24_N28; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[23\]~31'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.963 ns" { Ula32:inst3|carry_temp[21]~35 Ula32:inst3|carry_temp[23]~31 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.053 ns) 8.820 ns Ula32:inst3\|carry_temp\[25\]~27 18 COMB LCCOMB_X37_Y24_N8 3 " "Info: 18: + IC(0.382 ns) + CELL(0.053 ns) = 8.820 ns; Loc. = LCCOMB_X37_Y24_N8; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[25\]~27'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.435 ns" { Ula32:inst3|carry_temp[23]~31 Ula32:inst3|carry_temp[25]~27 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.053 ns) 9.181 ns Ula32:inst3\|carry_temp\[27\]~23 19 COMB LCCOMB_X37_Y24_N20 3 " "Info: 19: + IC(0.308 ns) + CELL(0.053 ns) = 9.181 ns; Loc. = LCCOMB_X37_Y24_N20; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[27\]~23'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.361 ns" { Ula32:inst3|carry_temp[25]~27 Ula32:inst3|carry_temp[27]~23 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 9.445 ns Ula32:inst3\|carry_temp\[29\]~10 20 COMB LCCOMB_X37_Y24_N0 3 " "Info: 20: + IC(0.211 ns) + CELL(0.053 ns) = 9.445 ns; Loc. = LCCOMB_X37_Y24_N0; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[29\]~10'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:inst3|carry_temp[27]~23 Ula32:inst3|carry_temp[29]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.053 ns) 10.412 ns Ula32:inst3\|Mux0~1 21 COMB LCCOMB_X42_Y28_N22 3 " "Info: 21: + IC(0.914 ns) + CELL(0.053 ns) = 10.412 ns; Loc. = LCCOMB_X42_Y28_N22; Fanout = 3; COMB Node = 'Ula32:inst3\|Mux0~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.967 ns" { Ula32:inst3|carry_temp[29]~10 Ula32:inst3|Mux0~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.422 ns) + CELL(1.982 ns) 15.816 ns aluresult\[31\] 22 PIN PIN_C7 0 " "Info: 22: + IC(3.422 ns) + CELL(1.982 ns) = 15.816 ns; Loc. = PIN_C7; Fanout = 0; PIN Node = 'aluresult\[31\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.404 ns" { Ula32:inst3|Mux0~1 aluresult[31] } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 128 3344 3520 144 "aluresult\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.665 ns ( 23.17 % ) " "Info: Total cell delay = 3.665 ns ( 23.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.151 ns ( 76.83 % ) " "Info: Total interconnect delay = 12.151 ns ( 76.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "15.816 ns" { unidadeControle:inst17|muxalusrcb[1] aluSrcB:inst1|Mux31~0 Ula32:inst3|carry_temp[0]~1 Ula32:inst3|carry_temp[1]~2 Ula32:inst3|carry_temp[3]~14 Ula32:inst3|carry_temp[3]~3 Ula32:inst3|carry_temp[5]~43 Ula32:inst3|carry_temp[5]~45 Ula32:inst3|carry_temp[7]~4 Ula32:inst3|carry_temp[9]~5 Ula32:inst3|carry_temp[11]~6 Ula32:inst3|carry_temp[13]~7 Ula32:inst3|carry_temp[15]~8 Ula32:inst3|carry_temp[17]~39 Ula32:inst3|carry_temp[19]~9 Ula32:inst3|carry_temp[21]~35 Ula32:inst3|carry_temp[23]~31 Ula32:inst3|carry_temp[25]~27 Ula32:inst3|carry_temp[27]~23 Ula32:inst3|carry_temp[29]~10 Ula32:inst3|Mux0~1 aluresult[31] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "15.816 ns" { unidadeControle:inst17|muxalusrcb[1] {} aluSrcB:inst1|Mux31~0 {} Ula32:inst3|carry_temp[0]~1 {} Ula32:inst3|carry_temp[1]~2 {} Ula32:inst3|carry_temp[3]~14 {} Ula32:inst3|carry_temp[3]~3 {} Ula32:inst3|carry_temp[5]~43 {} Ula32:inst3|carry_temp[5]~45 {} Ula32:inst3|carry_temp[7]~4 {} Ula32:inst3|carry_temp[9]~5 {} Ula32:inst3|carry_temp[11]~6 {} Ula32:inst3|carry_temp[13]~7 {} Ula32:inst3|carry_temp[15]~8 {} Ula32:inst3|carry_temp[17]~39 {} Ula32:inst3|carry_temp[19]~9 {} Ula32:inst3|carry_temp[21]~35 {} Ula32:inst3|carry_temp[23]~31 {} Ula32:inst3|carry_temp[25]~27 {} Ula32:inst3|carry_temp[27]~23 {} Ula32:inst3|carry_temp[29]~10 {} Ula32:inst3|Mux0~1 {} aluresult[31] {} } { 0.000ns 0.943ns 1.029ns 0.205ns 0.227ns 0.243ns 0.230ns 0.240ns 0.213ns 1.376ns 0.213ns 0.215ns 0.225ns 0.218ns 0.213ns 0.214ns 0.910ns 0.382ns 0.308ns 0.211ns 0.914ns 3.422ns } { 0.000ns 0.225ns 0.053ns 0.053ns 0.053ns 0.228ns 0.154ns 0.228ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.946 ns" { clk clk~clkctrl unidadeControle:inst17|muxalusrcb[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.946 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst17|muxalusrcb[1] {} } { 0.000ns 0.000ns 0.343ns 1.121ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "15.816 ns" { unidadeControle:inst17|muxalusrcb[1] aluSrcB:inst1|Mux31~0 Ula32:inst3|carry_temp[0]~1 Ula32:inst3|carry_temp[1]~2 Ula32:inst3|carry_temp[3]~14 Ula32:inst3|carry_temp[3]~3 Ula32:inst3|carry_temp[5]~43 Ula32:inst3|carry_temp[5]~45 Ula32:inst3|carry_temp[7]~4 Ula32:inst3|carry_temp[9]~5 Ula32:inst3|carry_temp[11]~6 Ula32:inst3|carry_temp[13]~7 Ula32:inst3|carry_temp[15]~8 Ula32:inst3|carry_temp[17]~39 Ula32:inst3|carry_temp[19]~9 Ula32:inst3|carry_temp[21]~35 Ula32:inst3|carry_temp[23]~31 Ula32:inst3|carry_temp[25]~27 Ula32:inst3|carry_temp[27]~23 Ula32:inst3|carry_temp[29]~10 Ula32:inst3|Mux0~1 aluresult[31] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "15.816 ns" { unidadeControle:inst17|muxalusrcb[1] {} aluSrcB:inst1|Mux31~0 {} Ula32:inst3|carry_temp[0]~1 {} Ula32:inst3|carry_temp[1]~2 {} Ula32:inst3|carry_temp[3]~14 {} Ula32:inst3|carry_temp[3]~3 {} Ula32:inst3|carry_temp[5]~43 {} Ula32:inst3|carry_temp[5]~45 {} Ula32:inst3|carry_temp[7]~4 {} Ula32:inst3|carry_temp[9]~5 {} Ula32:inst3|carry_temp[11]~6 {} Ula32:inst3|carry_temp[13]~7 {} Ula32:inst3|carry_temp[15]~8 {} Ula32:inst3|carry_temp[17]~39 {} Ula32:inst3|carry_temp[19]~9 {} Ula32:inst3|carry_temp[21]~35 {} Ula32:inst3|carry_temp[23]~31 {} Ula32:inst3|carry_temp[25]~27 {} Ula32:inst3|carry_temp[27]~23 {} Ula32:inst3|carry_temp[29]~10 {} Ula32:inst3|Mux0~1 {} aluresult[31] {} } { 0.000ns 0.943ns 1.029ns 0.205ns 0.227ns 0.243ns 0.230ns 0.240ns 0.213ns 1.376ns 0.213ns 0.215ns 0.225ns 0.218ns 0.213ns 0.214ns 0.910ns 0.382ns 0.308ns 0.211ns 0.914ns 3.422ns } { 0.000ns 0.225ns 0.053ns 0.053ns 0.053ns 0.228ns 0.154ns 0.228ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset resetD2 7.153 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"resetD2\" is 7.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_T30 46 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_T30; Fanout = 46; PIN Node = 'reset'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -912 472 640 -896 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.125 ns) + CELL(2.164 ns) 7.153 ns resetD2 2 PIN PIN_U31 0 " "Info: 2: + IC(4.125 ns) + CELL(2.164 ns) = 7.153 ns; Loc. = PIN_U31; Fanout = 0; PIN Node = 'resetD2'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.289 ns" { reset resetD2 } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 304 1760 1936 320 "resetD2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.028 ns ( 42.33 % ) " "Info: Total cell delay = 3.028 ns ( 42.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.125 ns ( 57.67 % ) " "Info: Total interconnect delay = 4.125 ns ( 57.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.153 ns" { reset resetD2 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.153 ns" { reset {} reset~combout {} resetD2 {} } { 0.000ns 0.000ns 4.125ns } { 0.000ns 0.864ns 2.164ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "unidadeControle:inst17\|state.sll_sra_srl_sllv_srav reset clk -2.375 ns register " "Info: th for register \"unidadeControle:inst17\|state.sll_sra_srl_sllv_srav\" (data pin = \"reset\", clock pin = \"clk\") is -2.375 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.949 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_U30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 8; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 1424 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1424; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.618 ns) 2.949 ns unidadeControle:inst17\|state.sll_sra_srl_sllv_srav 3 REG LCFF_X24_Y25_N1 7 " "Info: 3: + IC(1.124 ns) + CELL(0.618 ns) = 2.949 ns; Loc. = LCFF_X24_Y25_N1; Fanout = 7; REG Node = 'unidadeControle:inst17\|state.sll_sra_srl_sllv_srav'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.742 ns" { clk~clkctrl unidadeControle:inst17|state.sll_sra_srl_sllv_srav } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 50.25 % ) " "Info: Total cell delay = 1.482 ns ( 50.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.467 ns ( 49.75 % ) " "Info: Total interconnect delay = 1.467 ns ( 49.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.949 ns" { clk clk~clkctrl unidadeControle:inst17|state.sll_sra_srl_sllv_srav } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.949 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst17|state.sll_sra_srl_sllv_srav {} } { 0.000ns 0.000ns 0.343ns 1.124ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 111 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.473 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_T30 46 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_T30; Fanout = 46; PIN Node = 'reset'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -912 472 640 -896 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.212 ns) + CELL(0.397 ns) 5.473 ns unidadeControle:inst17\|state.sll_sra_srl_sllv_srav 2 REG LCFF_X24_Y25_N1 7 " "Info: 2: + IC(4.212 ns) + CELL(0.397 ns) = 5.473 ns; Loc. = LCFF_X24_Y25_N1; Fanout = 7; REG Node = 'unidadeControle:inst17\|state.sll_sra_srl_sllv_srav'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.609 ns" { reset unidadeControle:inst17|state.sll_sra_srl_sllv_srav } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.261 ns ( 23.04 % ) " "Info: Total cell delay = 1.261 ns ( 23.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.212 ns ( 76.96 % ) " "Info: Total interconnect delay = 4.212 ns ( 76.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.473 ns" { reset unidadeControle:inst17|state.sll_sra_srl_sllv_srav } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.473 ns" { reset {} reset~combout {} unidadeControle:inst17|state.sll_sra_srl_sllv_srav {} } { 0.000ns 0.000ns 4.212ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.949 ns" { clk clk~clkctrl unidadeControle:inst17|state.sll_sra_srl_sllv_srav } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.949 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst17|state.sll_sra_srl_sllv_srav {} } { 0.000ns 0.000ns 0.343ns 1.124ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.473 ns" { reset unidadeControle:inst17|state.sll_sra_srl_sllv_srav } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.473 ns" { reset {} reset~combout {} unidadeControle:inst17|state.sll_sra_srl_sllv_srav {} } { 0.000ns 0.000ns 4.212ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 41 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4402 " "Info: Peak virtual memory: 4402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 11:28:29 2019 " "Info: Processing ended: Thu Oct 17 11:28:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
