// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2022 Somlabs
 */

/dts-v1/;

#include <dt-bindings/usb/pd.h>
#include "imx8mp.dtsi"

/ {
        model = "Somlabs SpaceSOM-8Mplus";
        compatible = "somlabs,spacesom-8mplus", "fsl,imx8mp";

        chosen {
                stdout-path = &uart4;
        };

        leds {      /* dedicated led for system status */
                compatible = "gpio-leds";
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_gpio_led>;

                status {
                        label = "status";
                        gpios = <&gpio4 25 0>;
                        linux,default-trigger = "heartbeat";
                };
        };

        memory@40000000 {
                device_type = "memory";
                reg = <0x0 0x40000000 0 0x80000000>;
        };

        wlan_pwr_en: wlan_pwr_en {
                compatible = "mmc-pwrseq-simple";
                reset-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
        };
};

&{/reserved-memory/linux,cma} {
        alloc-ranges = <0 0x40000000 0 0x60000000>;
        size = <0 0x28000000>;
};

&A53_0 {
        cpu-supply = <&buck2>;
};

&A53_1 {
        cpu-supply = <&buck2>;
};

&A53_2 {
        cpu-supply = <&buck2>;
};

&A53_3 {
        cpu-supply = <&buck2>;
};

&dsp {
        status = "okay";
};

&ecspi1 {
        #address-cells = <1>;
        #size-cells = <0>;
        fsl,spi-num-chipselects = <1>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_ecspi1 &pinctrl_ecspi1_cs>;
        cs-gpios = <&gpio5 9 GPIO_ACTIVE_LOW>;
};

&ecspi2 {
        #address-cells = <1>;
        #size-cells = <0>;
        fsl,spi-num-chipselects = <1>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_ecspi2 &pinctrl_ecspi2_cs>;
        cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
};

&eqos {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_eqos>;
        phy-reset-gpios = <&gpio3 16 0>; /* GPIO3_16 */
        phy-reset-duration = <10>;
        phy-reset-post-delay = <50>;
        phy-int-gpios = <&gpio4 20 GPIO_ACTIVE_LOW>; /* GPIO4_20 */
        phy-mode = "rgmii-id";
};

&fec {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_fec>;
        phy-reset-gpios = <&gpio4 18 0>; /* GPIO4_18 */
        phy-reset-duration = <10>;
        phy-reset-post-delay = <50>;
        phy-int-gpios = <&gpio4 19 GPIO_ACTIVE_LOW>; /* GPIO4_19 */
        phy-mode = "rgmii-id";
        fsl,magic-packet;
};

&flexspi {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_flexspi0>;
        status = "okay";

        flash0: w25q128fwpig@0 {
                reg = <0>;
                #address-cells = <1>;
                #size-cells = <1>;
                compatible = "jedec,spi-nor";
                spi-max-frequency = <80000000>;
                spi-tx-bus-width = <1>;
                spi-rx-bus-width = <4>;
        };
};

&flexcan1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_flexcan1>;
};

&flexcan2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_flexcan2>;
};

&i2c1 {
        clock-frequency = <400000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c1>;
};

&i2c2 {
        clock-frequency = <400000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c2>;
};

&i2c3 {
        clock-frequency = <400000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c3>;
};

&i2c4 {
        clock-frequency = <400000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c4>;
};


&i2c6 {
        clock-frequency = <400000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c6>;
        status = "okay";

        pmic: pca9450@25 {
                reg = <0x25>;
                compatible = "nxp,pca9450c";
                /* PMIC PCA9450 PMIC_nINT GPIO3_I25 */
                pinctrl-0 = <&pinctrl_pmic>;
                interrupt-parent = <&gpio3>;
                interrupts = <25 GPIO_ACTIVE_LOW>;

                regulators {
                        buck1: BUCK1 {
                                regulator-name = "BUCK1";
                                regulator-min-microvolt = <600000>;
                                regulator-max-microvolt = <2187500>;
                                regulator-boot-on;
                                regulator-always-on;
                                regulator-ramp-delay = <3125>;
                        };

                        buck2: BUCK2 {
                                regulator-name = "BUCK2";
                                regulator-min-microvolt = <600000>;
                                regulator-max-microvolt = <2187500>;
                                regulator-boot-on;
                                regulator-always-on;
                                regulator-ramp-delay = <3125>;
                                nxp,dvs-run-voltage = <950000>;
                                nxp,dvs-standby-voltage = <850000>;
                        };

                        buck4: BUCK4{
                                regulator-name = "BUCK4";
                                regulator-min-microvolt = <600000>;
                                regulator-max-microvolt = <3400000>;
                                regulator-boot-on;
                                regulator-always-on;
                        };

                        buck5: BUCK5{
                                regulator-name = "BUCK5";
                                regulator-min-microvolt = <600000>;
                                regulator-max-microvolt = <3400000>;
                                regulator-boot-on;
                                regulator-always-on;
                        };

                        buck6: BUCK6 {
                                regulator-name = "BUCK6";
                                regulator-min-microvolt = <600000>;
                                regulator-max-microvolt = <3400000>;
                                regulator-boot-on;
                                regulator-always-on;
                        };

                        ldo1: LDO1 {
                                regulator-name = "LDO1";
                                regulator-min-microvolt = <1600000>;
                                regulator-max-microvolt = <3300000>;
                                regulator-boot-on;
                                regulator-always-on;
                        };

                        ldo2: LDO2 {
                                regulator-name = "LDO2";
                                regulator-min-microvolt = <800000>;
                                regulator-max-microvolt = <1150000>;
                                regulator-boot-on;
                                regulator-always-on;
                        };

                        ldo3: LDO3 {
                                regulator-name = "LDO3";
                                regulator-min-microvolt = <800000>;
                                regulator-max-microvolt = <3300000>;
                                regulator-boot-on;
                                regulator-always-on;
                        };

                        ldo4: LDO4 {
                                regulator-name = "LDO4";
                                regulator-min-microvolt = <800000>;
                                regulator-max-microvolt = <3300000>;
                                regulator-boot-on;
                                regulator-always-on;
                        };

                        ldo5: LDO5 {
                                regulator-name = "LDO5";
                                regulator-min-microvolt = <1800000>;
                                regulator-max-microvolt = <3300000>;
                                regulator-boot-on;
                                regulator-always-on;
                        };
                };
        };
};

&pcie{
        clocks = <&clk IMX8MP_CLK_HSIO_ROOT>,
                 <&clk IMX8MP_CLK_PCIE_AUX>,
                 <&clk IMX8MP_CLK_HSIO_AXI>,
                 <&clk IMX8MP_CLK_PCIE_ROOT>;
        clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus";
        assigned-clocks = <&clk IMX8MP_CLK_HSIO_AXI>,
                          <&clk IMX8MP_CLK_PCIE_AUX>;
        assigned-clock-rates = <500000000>, <10000000>;
        assigned-clock-parents = <&clk IMX8MP_SYS_PLL2_500M>,
                                 <&clk IMX8MP_SYS_PLL2_50M>;
        l1ss-disabled;
};

&sai3 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_sai3>;
};

&sdma2 {
        status = "okay";
};

&uart1 { /* BT */
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart1>;
        assigned-clocks = <&clk IMX8MP_CLK_UART1>;
        assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>;
        fsl,uart-has-rtscts;
        status = "okay";
};

&uart2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart2>;
};

&uart3 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart3>;
};

&uart4 {        /* console */
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart4>;
        status = "okay";
};

&usdhc1 {
        // assigned-clocks = <&clk IMX8MP_CLK_USDHC1>;
        // assigned-clock-rates = <400000000>;
        pinctrl-names = "default", "state_100mhz", "state_200mhz";
        pinctrl-0 = <&pinctrl_usdhc1 &pinctrl_usdhc1_gpio>;
        pinctrl-1 = <&pinctrl_usdhc1_100mhz &pinctrl_usdhc1_gpio>;
        pinctrl-2 = <&pinctrl_usdhc1_200mhz &pinctrl_usdhc1_gpio>;
        bus-width = <8>;
};

&usdhc2 {       /* WLAN */
        pinctrl-names = "default", "state_100mhz", "state_200mhz";
        pinctrl-0 = <&pinctrl_usdhc2 &pinctrl_usdhc2_gpio>;
        pinctrl-1 = <&pinctrl_usdhc2_100mhz &pinctrl_usdhc2_gpio>;
        pinctrl-2 = <&pinctrl_usdhc2_200mhz &pinctrl_usdhc2_gpio>;
        keep-power-in-suspend;
        non-removable;
        wakeup-source;
        mmc-pwrseq = <&wlan_pwr_en>;
        fsl,sdio-interrupt-enabled;
        wifi-host;
        status = "okay";

        wifi_wake_host {
                compatible = "nxp,wifi-wake-host";
                interrupt-parent = <&gpio2>;
                interrupts = <19 IRQ_TYPE_LEVEL_LOW>;
                interrupt-names = "host-wake";
        };
};

&usdhc3 {       /* eMMC on SOM */
        assigned-clocks = <&clk IMX8MP_CLK_USDHC3>;
        assigned-clock-rates = <400000000>;
        pinctrl-names = "default", "state_100mhz", "state_200mhz";
        pinctrl-0 = <&pinctrl_usdhc3>;
        pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
        pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
        bus-width = <8>;
        non-removable;
        status = "okay";
};

&wdog1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_wdog>;
        fsl,ext-reset-output;
        status = "okay";
};

&iomuxc {

        pinctrl_ecspi1: ecspi1grp {
                fsl,pins = <
                        MX8MP_IOMUXC_ECSPI1_SCLK__ECSPI1_SCLK           0x82
                        MX8MP_IOMUXC_ECSPI1_MOSI__ECSPI1_MOSI           0x82
                        MX8MP_IOMUXC_ECSPI1_MISO__ECSPI1_MISO           0x82
                >;
        };

        pinctrl_ecspi1_cs: ecspi1cs {
                fsl,pins = <
                        MX8MP_IOMUXC_ECSPI1_SS0__GPIO5_IO09             0x40000
                >;
        };

        pinctrl_ecspi2: ecspi2grp {
                fsl,pins = <
                        MX8MP_IOMUXC_ECSPI2_SCLK__ECSPI2_SCLK           0x82
                        MX8MP_IOMUXC_ECSPI2_MOSI__ECSPI2_MOSI           0x82
                        MX8MP_IOMUXC_ECSPI2_MISO__ECSPI2_MISO           0x82
                >;
        };

        pinctrl_ecspi2_cs: ecspi2cs {
                fsl,pins = <
                        MX8MP_IOMUXC_ECSPI2_SS0__GPIO5_IO13             0x40000
                >;
        };

        pinctrl_eqos: eqosgrp {
                fsl,pins = <
                        //MX8MP_IOMUXC_ENET_MDC__ENET_QOS_MDC                             0x3
                        //MX8MP_IOMUXC_ENET_MDIO__ENET_QOS_MDIO                           0x3
                        MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0                       0x91
                        MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1                       0x91
                        MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2                       0x91
                        MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3                       0x91
                        MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK       0x91
                        MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL                 0x91
                        MX8MP_IOMUXC_ENET_TD0__ENET_QOS_RGMII_TD0                       0x1f
                        MX8MP_IOMUXC_ENET_TD1__ENET_QOS_RGMII_TD1                       0x1f
                        MX8MP_IOMUXC_ENET_TD2__ENET_QOS_RGMII_TD2                       0x1f
                        MX8MP_IOMUXC_ENET_TD3__ENET_QOS_RGMII_TD3                       0x1f
                        MX8MP_IOMUXC_ENET_TX_CTL__ENET_QOS_RGMII_TX_CTL                 0x1f
                        MX8MP_IOMUXC_ENET_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK       0x1f
                        MX8MP_IOMUXC_NAND_READY_B__GPIO3_IO16                           0x39    /* phy reset */
                        MX8MP_IOMUXC_SAI1_MCLK__GPIO4_IO20                              0x41    /* phy int */
                >;
        };

        pinctrl_eqos_mdio_gpio: eqosgrp_mdio {
                fsl,pins = <
                        MX8MP_IOMUXC_ENET_MDC__GPIO1_IO16                               0x6
                        MX8MP_IOMUXC_ENET_MDIO__GPIO1_IO17                              0x1f6
                >;
        };

        pinctrl_fec: fecgrp {
                fsl,pins = <
                        MX8MP_IOMUXC_SAI1_RXD2__ENET1_MDC               0x3
                        MX8MP_IOMUXC_SAI1_RXD3__ENET1_MDIO              0x3
                        MX8MP_IOMUXC_SAI1_RXD4__ENET1_RGMII_RD0         0x91
                        MX8MP_IOMUXC_SAI1_RXD5__ENET1_RGMII_RD1         0x91
                        MX8MP_IOMUXC_SAI1_RXD6__ENET1_RGMII_RD2         0x91
                        MX8MP_IOMUXC_SAI1_RXD7__ENET1_RGMII_RD3         0x91
                        MX8MP_IOMUXC_SAI1_TXC__ENET1_RGMII_RXC          0x91
                        MX8MP_IOMUXC_SAI1_TXFS__ENET1_RGMII_RX_CTL      0x91
                        MX8MP_IOMUXC_SAI1_TXD0__ENET1_RGMII_TD0         0x1f
                        MX8MP_IOMUXC_SAI1_TXD1__ENET1_RGMII_TD1         0x1f
                        MX8MP_IOMUXC_SAI1_TXD2__ENET1_RGMII_TD2         0x1f
                        MX8MP_IOMUXC_SAI1_TXD3__ENET1_RGMII_TD3         0x1f
                        MX8MP_IOMUXC_SAI1_TXD4__ENET1_RGMII_TX_CTL      0x1f
                        MX8MP_IOMUXC_SAI1_TXD5__ENET1_RGMII_TXC         0x1f
                        MX8MP_IOMUXC_SAI1_TXD6__GPIO4_IO18              0x39    /* phy reset */
                        MX8MP_IOMUXC_SAI1_TXD7__GPIO4_IO19              0x41    /* phy int */
                >;
        };

        pinctrl_fec_1588: fec1588grp {
                fsl,pins = <
                        MX8MP_IOMUXC_SAI1_RXFS__ENET1_1588_EVENT0_IN    0x91
                        MX8MP_IOMUXC_SAI1_RXC__ENET1_1588_EVENT0_OUT    0x1f
                        MX8MP_IOMUXC_SAI1_RXD0__ENET1_1588_EVENT1_IN    0x91
                        MX8MP_IOMUXC_SAI1_RXD1__ENET1_1588_EVENT1_OUT   0x1f
                >;
        };

        pinctrl_flexcan1: flexcan1grp {
                fsl,pins = <
                        MX8MP_IOMUXC_SPDIF_RX__CAN1_RX                  0x154
                        MX8MP_IOMUXC_SPDIF_TX__CAN1_TX                  0x154
                >;
        };

        pinctrl_flexcan2: flexcan2grp {
                fsl,pins = <
                        MX8MP_IOMUXC_SAI2_MCLK__CAN2_RX                 0x154
                        MX8MP_IOMUXC_SAI2_TXD0__CAN2_TX                 0x154
                >;
        };

        pinctrl_flexspi0: flexspi0grp {
                fsl,pins = <
                        MX8MP_IOMUXC_NAND_ALE__FLEXSPI_A_SCLK           0x1c2
                        MX8MP_IOMUXC_NAND_CE0_B__FLEXSPI_A_SS0_B        0x82
                        MX8MP_IOMUXC_NAND_DATA00__FLEXSPI_A_DATA00      0x82
                        MX8MP_IOMUXC_NAND_DATA01__FLEXSPI_A_DATA01      0x82
                        MX8MP_IOMUXC_NAND_DATA02__FLEXSPI_A_DATA02      0x82
                        MX8MP_IOMUXC_NAND_DATA03__FLEXSPI_A_DATA03      0x82
                >;
        };

        pinctrl_gpio_led: gpioledgrp {
                fsl,pins = <
                        MX8MP_IOMUXC_SAI2_TXC__GPIO4_IO25               0x19
                >;
        };

        pinctrl_i2c1: i2c1grp {
                fsl,pins = <
                        MX8MP_IOMUXC_I2C1_SCL__I2C1_SCL                 0x400001c2
                        MX8MP_IOMUXC_I2C1_SDA__I2C1_SDA                 0x400001c2
                >;
        };

        pinctrl_i2c2: i2c2grp {
                fsl,pins = <
                        MX8MP_IOMUXC_I2C2_SCL__I2C2_SCL                 0x400001c2
                        MX8MP_IOMUXC_I2C2_SDA__I2C2_SDA                 0x400001c2
                >;
        };

        pinctrl_i2c3: i2c3grp {
                fsl,pins = <
                        MX8MP_IOMUXC_I2C3_SCL__I2C3_SCL                 0x400001c2
                        MX8MP_IOMUXC_I2C3_SDA__I2C3_SDA                 0x400001c2
                >;
        };

        pinctrl_i2c4: i2c4grp {
                fsl,pins = <
                        MX8MP_IOMUXC_I2C4_SCL__I2C4_SCL                 0x400001c2
                        MX8MP_IOMUXC_I2C4_SDA__I2C4_SDA                 0x400001c2
                >;
        };

        pinctrl_i2c6: i2c6grp {
                fsl,pins = <
                        MX8MP_IOMUXC_SAI5_RXFS__I2C6_SCL                0x400001c2
                        MX8MP_IOMUXC_SAI5_RXC__I2C6_SDA                 0x400001c2
                >;
        };

        pinctrl_pmic: pmicirq {
                fsl,pins = <
                        MX8MP_IOMUXC_SAI5_MCLK__GPIO3_IO25              0x41
                >;
        };

        pinctrl_sai3: sai3grp {
                fsl,pins = <
                        MX8MP_IOMUXC_SAI3_TXFS__AUDIOMIX_SAI3_TX_SYNC   0xd6
                        MX8MP_IOMUXC_SAI3_TXC__AUDIOMIX_SAI3_TX_BCLK    0xd6
                        MX8MP_IOMUXC_SAI3_RXD__AUDIOMIX_SAI3_RX_DATA00  0xd6
                        MX8MP_IOMUXC_SAI3_TXD__AUDIOMIX_SAI3_TX_DATA00  0xd6
                        MX8MP_IOMUXC_SAI3_MCLK__AUDIOMIX_SAI3_MCLK      0xd6
                        MX8MP_IOMUXC_SAI3_RXFS__AUDIOMIX_SAI3_RX_SYNC   0xd6
                        MX8MP_IOMUXC_SAI3_RXC__AUDIOMIX_SAI3_RX_BCLK    0xd6
                >;
        };

        pinctrl_uart1: uart1grp {
                fsl,pins = <
                        MX8MP_IOMUXC_SAI2_RXFS__UART1_DTE_RX            0x140
                        MX8MP_IOMUXC_SAI2_RXC__UART1_DTE_TX             0x140
                        MX8MP_IOMUXC_SAI2_RXD0__UART1_DTE_CTS           0x140
                        MX8MP_IOMUXC_SAI2_TXFS__UART1_DTE_RTS           0x140
                >;
        };

        pinctrl_uart2: uart2grp {
                fsl,pins = <
                        MX8MP_IOMUXC_UART2_RXD__UART2_DCE_RX            0x49
                        MX8MP_IOMUXC_UART2_TXD__UART2_DCE_TX            0x49
                >;
        };

        pinctrl_uart3: uart3grp {
                fsl,pins = <
                        MX8MP_IOMUXC_UART3_RXD__UART3_DCE_RX            0x140
                        MX8MP_IOMUXC_UART3_TXD__UART3_DCE_TX            0x140
                >;
        };

        pinctrl_uart4: uart4grp {
                fsl,pins = <
                        MX8MP_IOMUXC_UART4_RXD__UART4_DCE_RX            0x140
                        MX8MP_IOMUXC_UART4_TXD__UART4_DCE_TX            0x140
                >;
        };

        pinctrl_usdhc1_gpio: usdhc1gpiogrp {
                fsl,pins = <
                        MX8MP_IOMUXC_SD1_RESET_B__GPIO2_IO10            0x1c4
                >;
        };

        pinctrl_usdhc1: usdhc1grp {
                fsl,pins = <
                        MX8MP_IOMUXC_SD1_CLK__USDHC1_CLK                0x190
                        MX8MP_IOMUXC_SD1_CMD__USDHC1_CMD                0x1d0
                        MX8MP_IOMUXC_SD1_DATA0__USDHC1_DATA0            0x1d0
                        MX8MP_IOMUXC_SD1_DATA1__USDHC1_DATA1            0x1d0
                        MX8MP_IOMUXC_SD1_DATA2__USDHC1_DATA2            0x1d0
                        MX8MP_IOMUXC_SD1_DATA3__USDHC1_DATA3            0x1d0
                        MX8MP_IOMUXC_SD1_DATA4__USDHC1_DATA4            0x1d0
                        MX8MP_IOMUXC_SD1_DATA5__USDHC1_DATA5            0x1d0
                        MX8MP_IOMUXC_SD1_DATA6__USDHC1_DATA6            0x1d0
                        MX8MP_IOMUXC_SD1_DATA7__USDHC1_DATA7            0x1d0
                        MX8MP_IOMUXC_SD1_STROBE__USDHC1_STROBE          0x190
                >;
        };

        pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
                fsl,pins = <
                        MX8MP_IOMUXC_SD1_CLK__USDHC1_CLK                0x194
                        MX8MP_IOMUXC_SD1_CMD__USDHC1_CMD                0x1d4
                        MX8MP_IOMUXC_SD1_DATA0__USDHC1_DATA0            0x1d4
                        MX8MP_IOMUXC_SD1_DATA1__USDHC1_DATA1            0x1d4
                        MX8MP_IOMUXC_SD1_DATA2__USDHC1_DATA2            0x1d4
                        MX8MP_IOMUXC_SD1_DATA3__USDHC1_DATA3            0x1d4
                        MX8MP_IOMUXC_SD1_DATA4__USDHC1_DATA4            0x1d4
                        MX8MP_IOMUXC_SD1_DATA5__USDHC1_DATA5            0x1d4
                        MX8MP_IOMUXC_SD1_DATA6__USDHC1_DATA6            0x1d4
                        MX8MP_IOMUXC_SD1_DATA7__USDHC1_DATA7            0x1d4
                        MX8MP_IOMUXC_SD1_STROBE__USDHC1_STROBE          0x194
                >;
        };

        pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
                fsl,pins = <
                        MX8MP_IOMUXC_SD1_CLK__USDHC1_CLK                0x196
                        MX8MP_IOMUXC_SD1_CMD__USDHC1_CMD                0x1d6
                        MX8MP_IOMUXC_SD1_DATA0__USDHC1_DATA0            0x1d6
                        MX8MP_IOMUXC_SD1_DATA1__USDHC1_DATA1            0x1d6
                        MX8MP_IOMUXC_SD1_DATA2__USDHC1_DATA2            0x1d6
                        MX8MP_IOMUXC_SD1_DATA3__USDHC1_DATA3            0x1d6
                        MX8MP_IOMUXC_SD1_DATA4__USDHC1_DATA4            0x1d6
                        MX8MP_IOMUXC_SD1_DATA5__USDHC1_DATA5            0x1d6
                        MX8MP_IOMUXC_SD1_DATA6__USDHC1_DATA6            0x1d6
                        MX8MP_IOMUXC_SD1_DATA7__USDHC1_DATA7            0x1d6
                        MX8MP_IOMUXC_SD1_STROBE__USDHC1_STROBE          0x196
                >;
        };

        pinctrl_usdhc2_gpio: usdhc2gpiogrp {
                fsl,pins = <
                        MX8MP_IOMUXC_SD2_CD_B__GPIO2_IO12               0x19
                        MX8MP_IOMUXC_SD2_RESET_B__GPIO2_IO19            0x1c4
                >;
        };

        pinctrl_usdhc2: usdhc2grp {
                fsl,pins = <
                        MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK                0x190
                        MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD                0x1d0
                        MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0            0x1d0
                        MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1            0x1d0
                        MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2            0x1d0
                        MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3            0x1d0
                >;
        };

        pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
                fsl,pins = <
                        MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK                0x194
                        MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD                0x1d4
                        MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0            0x1d4
                        MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1            0x1d4
                        MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2            0x1d4
                        MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3            0x1d4
                >;
        };

        pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
                fsl,pins = <
                        MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK                0x196
                        MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD                0x1d6
                        MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0            0x1d6
                        MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1            0x1d6
                        MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2            0x1d6
                        MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3            0x1d6
                >;
        };

        pinctrl_usdhc3: usdhc3grp {
                fsl,pins = <
                        MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK              0x190
                        MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD              0x1d0
                        MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0          0x1d0
                        MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1          0x1d0
                        MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2          0x1d0
                        MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3          0x1d0
                        MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4            0x1d0
                        MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5           0x1d0
                        MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6           0x1d0
                        MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7             0x1d0
                        MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE          0x190
                >;
        };

        pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp {
                fsl,pins = <
                        MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK              0x194
                        MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD              0x1d4
                        MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0          0x1d4
                        MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1          0x1d4
                        MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2          0x1d4
                        MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3          0x1d4
                        MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4            0x1d4
                        MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5           0x1d4
                        MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6           0x1d4
                        MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7             0x1d4
                        MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE          0x194
                >;
        };

        pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp {
                fsl,pins = <
                        MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK              0x196
                        MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD              0x1d6
                        MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0          0x1d6
                        MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1          0x1d6
                        MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2          0x1d6
                        MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3          0x1d6
                        MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4            0x1d6
                        MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5           0x1d6
                        MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6           0x1d6
                        MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7             0x1d6
                        MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE          0x196
                >;
        };

        pinctrl_wdog: wdoggrp {
                fsl,pins = <
                        MX8MP_IOMUXC_GPIO1_IO02__WDOG1_WDOG_B           0xc6
                >;
        };

        pinctrl_usb0_vbus: usb0grp {
                fsl,pins = <
                        MX8MP_IOMUXC_GPIO1_IO12__USB1_PWR               0x19
                >;
        };

        pinctrl_usb1_vbus: usb1grp {
                fsl,pins = <
                        MX8MP_IOMUXC_GPIO1_IO14__USB2_PWR               0x19
                >;
        };

        pinctrl_flexspi0: flexspi0grp {
                fsl,pins = <
                        MX8MP_IOMUXC_NAND_ALE__FLEXSPI_A_SCLK           0x1c4
                        MX8MP_IOMUXC_NAND_CE0_B__FLEXSPI_A_SS0_B        0x84
                        MX8MP_IOMUXC_NAND_DATA00__FLEXSPI_A_DATA00      0x84
                        MX8MP_IOMUXC_NAND_DATA01__FLEXSPI_A_DATA01      0x84
                        MX8MP_IOMUXC_NAND_DATA02__FLEXSPI_A_DATA02      0x84
                        MX8MP_IOMUXC_NAND_DATA03__FLEXSPI_A_DATA03      0x84
                >;
        };
};

&vpu_g1 {
        status = "okay";
};

&vpu_g2 {
        status = "okay";
};

&vpu_vc8000e {
        status = "okay";
};

&vpu_v4l2 {
        status = "okay";
};

&gpu_3d {
        status = "okay";
};

&gpu_2d {
        status = "okay";
};

&ml_vipsi {
        status = "okay";
};

&mix_gpu_ml {
        status = "okay";
};

&mipi_csi_0 {
        #address-cells = <1>;
        #size-cells = <0>;
        status = "disabled";
};

&mipi_csi_1 {
        #address-cells = <1>;
        #size-cells = <0>;
        status = "disabled";
};

&flexspi {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_flexspi0>;
        status = "okay";

        flash0: w25q128fwpig@0 {
                reg = <0>;
                #address-cells = <1>;
                #size-cells = <1>;
                compatible = "jedec,spi-nor";
                spi-max-frequency = <80000000>;
                spi-tx-bus-width = <1>;
                spi-rx-bus-width = <4>;
        };
};
