//  ____  __  __  ____         _____ __  __ _   _
// / ___||  \/  ||___ \       | ____|  \/  | | | |
// \___ \| |\/| |  __) |_____ |  _| | |\/| | | | |
//  ___) | |  | | / __/|_____|| |___| |  | | |_| |
// |____/|_|  |_||_____|      |_____|_|  |_|\___/
//
// A Sega Model 2 arcade emulator.
// Copyright (c) 2025+ Daniel Martin (dmanlfc)
// SPDX-License-Identifier: BSD-3-Clause
//
// This header must not be removed. The source files in this project may not be
// used to contribute to commercial projects or for monetary gain without the
// express written permission of the author.
//
#pragma once

#include "core/types.h"
#include "cpu/bus.h"
#include "cpu/i960/i960.h"
#include "hw/model2_area_timing.h"
#include "hw/copro_tgp.h"
#include "hw/geometrizer.h"
#include "hw/i8251.h"
#include "hw/m1audio.h"
#include "hw/m2comm.h"
#include "hw/mb8421.h"
#include "hw/model1io2.h"
#include "hw/model1io.h"
#include "hw/model2_machine_base.h"
#include "hw/model2_video.h"
#include "rom/game.h"
#include "rom/rom_set.h"

#include <array>
#include <map>
#include <span>
#include <string>
#include <vector>

namespace sm2::hw {

// ===========================================================================
// Model2Original — the original Sega Model 2, the board before the CRX family.
//
// Derived from MAME's model2o_state in src/mame/sega/model2.cpp (BSD-3-Clause,
// copyright-holders R. Belmont, Olivier Galibert, ElSemi, Angelo Salese,
// Matthew Daniels). The address decode mirrors model2o_mem -- which is
// model2_tgp_mem plus four overrides -- region for region so the two can be
// compared directly.
//
// The same i960 main CPU, MB86234 TGP coprocessor, geometrizer, System 24 tilemap
// chip and video timing as Model 2A: MAME's model2o_state derives from
// model2_tgp_state exactly as model2a_state does, and shares its coprocessor
// wiring verbatim, so hw::CoproTgp is reused here unchanged.
//
// Three things differ, and all three are on the periphery:
//
//   * Scratch RAM is 128 KB, not 256 KB, and the second 128 KB of that window is
//     a mirror of the program ROM at offset 0x20000.
//   * There is no 315-5649 on the i960's bus. Inputs arrive through a 2K
//     dual-port RAM (hw::Mb8421) filled in by a whole separate computer, the
//     Model 1 I/O board (hw::Model1io), which runs its own Z80 program.
//   * The sound board is the Model 1 one -- 68000 + YM3438 + two MultiPCMs --
//     rather than the 68000/SCSP board the CRX family uses. It is not emulated;
//     see the note on m_uart below.
// ===========================================================================

class Model2Original final : public cpu::Bus, public Model2MachineBase {
public:
    // -- video timing (identical to Model 2A) -------------------------------
    static constexpr u32 kDotClock        = 16'000'000;
    static constexpr u32 kCpuClock        = 25'000'000;
    static constexpr u32 kHorizontalTotal = 656;
    static constexpr u32 kVerticalTotal   = 424;
    static constexpr u32 kVisibleWidth    = 496;
    static constexpr u32 kVisibleHeight   = 384;
    static constexpr u32 kCyclesPerLine =
        static_cast<u32>(static_cast<u64>(kHorizontalTotal) * kCpuClock / kDotClock);
    static constexpr u32 kCyclesPerFrame = kCyclesPerLine * kVerticalTotal;
    static constexpr u64 kFrameNanoseconds =
        static_cast<u64>(kCyclesPerFrame) * 1'000'000'000ULL / kCpuClock;

    // -- the serial link to the sound board ---------------------------------
    // MAME clocks model2o's UART from 16 MHz / 2 / 16, which is the same 31.25 kHz
    // Sega/MIDI rate the CRX boards use from their own 500 kHz clock.
    static constexpr u32 kUartBitRate     = 31'250;
    static constexpr u32 kUartBitsPerByte = 10;

    Model2Original();
    ~Model2Original() override;

    Model2Original(const Model2Original&)            = delete;
    Model2Original& operator=(const Model2Original&) = delete;

    [[nodiscard]] bool init(const rom::GameSpec& game, rom::RomSet roms) override;
    void reset() override;
    void run_frame() override;

    [[nodiscard]] Inputs& inputs() override { return m_inputs; }
    [[nodiscard]] const Inputs& inputs() const override { return m_inputs; }

    [[nodiscard]] M2Comm&       comm() override { return m_comm; }
    [[nodiscard]] const M2Comm& comm() const override { return m_comm; }

    [[nodiscard]] CpuStatus main_cpu_status() const override
    {
        CpuStatus status;
        status.state_string  = m_cpu.state_string();
        status.fault_message = m_cpu.fault_message();
        status.instructions  = m_cpu.instructions();
        status.halted        = m_cpu.halted();
        status.faulted       = m_cpu.faulted();
        return status;
    }

    [[nodiscard]] cpu::i960::I960& cpu() { return m_cpu; }
    [[nodiscard]] const cpu::i960::I960& cpu() const { return m_cpu; }

    [[nodiscard]] CoproTgp& copro() { return m_copro; }
    [[nodiscard]] const CoproTgp& copro() const { return m_copro; }

    [[nodiscard]] Geometrizer& geometry() { return m_geometry; }
    [[nodiscard]] const Geometrizer& geometry() const { return m_geometry; }

    /// The I/O board, for reporting whether its Z80 is executing sensibly.
    [[nodiscard]] Model1io& ioboard() { return m_ioboard; }
    [[nodiscard]] const Model1io& ioboard() const { return m_ioboard; }

    /// The boot-test report's view of whichever I/O board this title fits, so the
    /// report does not have to know which one it is. Virtua Cop's is a different
    /// board with a different CPU; everything else on this hardware uses the
    /// plain one.
    struct IoBoardReport {
        const char* kind    = "Model 1 I/O";
        bool        present = false;
        u16         pc      = 0;
        u16         sp      = 0;
        bool        halted  = false;
        u64         instructions = 0;
        u64         cycles       = 0;
        u64         dual_port_reads  = 0;
        u64         dual_port_writes = 0;
        u64         analog_samples   = 0;
        u64         output_writes    = 0;
        u64         unmapped_reads   = 0;
        u64         unmapped_writes  = 0;
        u64         io_port_accesses = 0;
        /// Only the advanced board has these; zero elsewhere.
        u64 fpga_words     = 0;
        u64 lightgun_reads = 0;
        u64 interrupts     = 0;
    };
    [[nodiscard]] IoBoardReport io_board_report() const;

    /// The settings EEPROM, which lives on whichever I/O board is fitted.
    [[nodiscard]] Eeprom93c46& io_eeprom();
    [[nodiscard]] const Eeprom93c46& io_eeprom() const;

    /// The dual-port RAM the I/O board and the i960 share.
    [[nodiscard]] const Mb8421& dual_port_ram() const { return m_dpram; }

    /// The serial link that would carry sound commands. See m_uart.
    [[nodiscard]] const I8251& uart() const { return m_uart; }

    /// The Model 1 audio board. Mutable because main.cpp drains its samples.
    [[nodiscard]] M1Audio& sound() { return m_m1audio; }
    [[nodiscard]] const M1Audio& sound() const { return m_m1audio; }

    [[nodiscard]] const RenderList& render_list() const override { return m_render_list; }

    [[nodiscard]] u64 geometry_stage_nanoseconds() const override
    {
        return m_geometry.last_run_nanoseconds();
    }

    [[nodiscard]] u64 cycles() const override { return m_cycles; }
    [[nodiscard]] u64 frames() const override { return m_frames; }

    [[nodiscard]] u32 intreq() const override { return m_intreq; }
    [[nodiscard]] u32 intena() const override { return m_intena; }

    void set_nvram_directory(const std::string& directory) override;
    void load_nvram() override;
    void save_nvram() const override;

    [[nodiscard]] bool save_state(const std::string& path) const override;
    [[nodiscard]] bool load_state(const std::string& path) override;

    /// Copy the set's shipped EEPROM image over the chip, if it ships one.
    void seed_eeprom_from_rom();

    void set_log_unmapped(bool enable) override { m_log_unmapped = enable; }
    void log_burst_summary() const override;
    void log_unmapped_summary() const override;

    [[nodiscard]] std::span<const u8>  tile_ram() const override { return m_tile_ram; }
    [[nodiscard]] std::span<const u8>  char_ram() const override { return m_char_ram; }
    [[nodiscard]] std::span<const u16> palette_ram() const override { return m_palette_ram; }
    [[nodiscard]] std::span<const u16> colour_translate() const override { return m_colorxlat; }
    [[nodiscard]] std::span<const u8>  luma_ram() const override { return m_luma_ram; }
    [[nodiscard]] std::span<const u32> texture_ram(int sheet) const override
    {
        return sheet == 0 ? std::span<const u32>(m_texture_ram0)
                          : std::span<const u32>(m_texture_ram1);
    }
    [[nodiscard]] std::span<const u32> buffer_ram() const override { return m_buffer_ram; }
    [[nodiscard]] std::span<const u8> work_ram() const override { return m_work_ram; }

    [[nodiscard]] u32 geometry_read_start_address() const override
    {
        return m_geo_read_start_address;
    }
    [[nodiscard]] bool render_test_mode() const override { return m_render_test; }

    [[nodiscard]] std::span<const u16> framebuffer(int bank) const override
    {
        return bank == 0 ? std::span<const u16>(m_framebuffer_a)
                         : std::span<const u16>(m_framebuffer_b);
    }

    [[nodiscard]] bool palette_dirty() const override { return m_palette_dirty; }
    void clear_palette_dirty() override { m_palette_dirty = false; }

    [[nodiscard]] u64 texture_generation() const override { return m_texture_generation; }
    [[nodiscard]] u64 table_generation() const override { return m_table_generation; }

    [[nodiscard]] u64 tile_generation() const override { return m_tile_generation; }
    [[nodiscard]] u64 char_generation() const override { return m_char_generation; }

    [[nodiscard]] Model2Video& video() override { return m_video; }
    [[nodiscard]] const Model2Video& video() const override { return m_video; }

    [[nodiscard]] u64 tilemap_compose_nanoseconds() const override
    {
        return m_video.last_compose_nanoseconds();
    }

    void compose_video() override;

    // -- cpu::Bus ----------------------------------------------------------

    u8  read8(u32 address) override;
    u16 read16(u32 address) override;
    u32 read32(u32 address) override;
    u32 fetch32(u32 address) override;
    void write8(u32 address, u8 value) override;
    void write16(u32 address, u16 value) override;
    void write32(u32 address, u32 value) override;
    std::pair<u8, u16>  read8_flags(u32 address) override;
    u16                 write8_flags(u32 address, u8 value) override;
    std::pair<u32, u16> read32_flags(u32 address) override;
    u16 write32_flags(u32 address, u32 value) override;

private:
    enum class Notify : u8 { None, Palette, TileRam, CharRam };

    struct Window {
        u8*    base     = nullptr;
        usize  size     = 0;
        bool   writable = false;
        bool   rom      = false;
        u16    flags    = cpu::kBusFlagNone;
        Notify notify   = Notify::None;
        u32    offset   = 0;
    };

    void note_video_write(const Window& window, u32 width);
    [[nodiscard]] Window resolve(u32 address);
    /// Main program ROM and work RAM without building a Window; nullptr for
    /// anything else, which then goes through resolve() as before.
    [[nodiscard]] const u8* hot_read(u32 address, u32 width) const;
    /// Same for writes, work RAM only.
    [[nodiscard]] u8* hot_write(u32 address, u32 width);
    [[nodiscard]] static u16 register_flags(u32 address);
    [[nodiscard]] u32 register_read(u32 address, u32 width);
    void register_write(u32 address, u32 value, u32 width);

    [[nodiscard]] u32 timers_r(u32 index);
    void timers_w(u32 index, u32 value);
    void service_timers();
    [[nodiscard]] u64 next_timer_deadline() const;

    void irq_update();
    void raise_interrupt(u32 line);
    void sound_ready_w();
    void on_vblank_start();

    void step_copro(u32 host_cycles);
    void sync_copro();

    void lamp_output_w(u8 value);
    void drive_board_write(u8 value);

    /// IN1 with Daytona's gearbox positions folded into bits 0x70, or the raw
    /// port for a title without a gearbox.
    [[nodiscard]] u8 gearbox_in1() const;

    void note_unmapped_read(u32 address, u32 width);
    void note_unmapped_write(u32 address, u32 value, u32 width);

    /// Bind the advanced board to the panel, the guns and the shared RAM.
    void wire_advanced_io_board();

    /// Walk owned components, RAM and board scalars through the archive. Only
    /// the I/O board actually in use (basic or advanced, per m_uses_advanced_io)
    /// is serialized. See model2c.cpp for the load contract.
    void serialize(Archive& ar);

    // -- devices -----------------------------------------------------------

    cpu::i960::I960 m_cpu;
    Model2Video     m_video;
    CoproTgp        m_copro;
    Geometrizer     m_geometry;

    /// The I/O board and the dual-port RAM between it and the i960. Together
    /// these replace the 315-5649 the CRX boards put on the i960's own bus: the
    /// program never touches a switch directly, it reads whatever the board's
    /// Z80 last left in the shared RAM.
    Model1io m_ioboard;

    /// Virtua Cop fits the advanced board instead. Both are constructed and
    /// only the one the title declares is wired and stepped; each is a Z80
    /// and a few kilobytes, so keeping the idle one costs nothing and avoids
    /// an indirection on the hot interleave path.
    Model1io2 m_ioboard2;
    bool      m_uses_advanced_io = false;
    Mb8421   m_dpram;

    /// The link board. Present on every Model 2 machine configuration in MAME,
    /// and a linked title will not leave its network check without one.
    M2Comm   m_comm;

    /// The uPD71051 that carries sound commands off the board, and the board at
    /// the other end of it.
    ///
    /// The M1 audio board -- a 68000 with a YM3438 and two MultiPCMs, MAME's
    /// SEGAM1AUDIO -- is a different board from the 68000/SCSP one the CRX family
    /// uses and shares nothing with it, which is why hw::Model2Sound does not
    /// apply here.
    ///
    /// The two are joined by exactly two wires: this UART's transmitter into the
    /// sound board's receiver, and its transmitter back into this one's receiver.
    /// The handshake is not optional -- the program enables the transmitter,
    /// unmasks the sound interrupt and waits for TxRDY before it will proceed.
    I8251   m_uart;
    M1Audio m_m1audio;

    // -- memory ------------------------------------------------------------

    rom::RomSet   m_roms;
    rom::GameSpec m_game;

    std::span<const u8> m_rom_maincpu;
    std::span<const u8> m_rom_main_data;
    std::span<const u8> m_rom_copro_tables;
    std::span<const u8> m_rom_copro_data;
    std::span<const u8> m_rom_polygons;
    std::span<const u8> m_rom_textures;

    std::vector<u8>  m_work_ram;      ///< 1 MB at 0x00500000
    std::vector<u8>  m_scratch_ram;   ///< 128 KB at 0x00200000, half of Model 2A's
    std::vector<u32> m_buffer_ram;    ///< 128 KB at 0x00900000, the display list
    std::vector<u8>  m_tile_ram;
    std::vector<u8>  m_char_ram;
    std::vector<u16> m_palette_ram;
    std::vector<u16> m_colorxlat;
    std::vector<u8>  m_luma_ram;
    std::vector<u32> m_texture_ram0;
    std::vector<u32> m_texture_ram1;
    std::vector<u16> m_framebuffer_a;
    std::vector<u16> m_framebuffer_b;
    std::vector<u8>  m_nvram;         ///< 16 KB battery-backed SRAM at 0x01d00000
    std::vector<u8>  m_cpu_control;
    bool             m_fetching = false;  ///< Set while fetch32 reads, which pays no area waits.

    void charge_area(u32 address)
    {
        if (!m_fetching) m_cpu.add_wait_cycles(area_wait_cycles(address, m_cpu_control));
    }
    std::vector<u8>  m_comm_ram;      ///< 16 KB link board shared RAM

    /// daytonam's simulated protection state (Protection::DaytonaMaxxPic).
    u8 m_maxx_state = 0;

    // -- interrupt latch ---------------------------------------------------
    u32 m_intreq = 0;
    u32 m_intena = 0;

    // -- timers ------------------------------------------------------------
    struct Timer {
        u32  value       = 0xfffff;
        u32  original    = 0;
        u64  start_cycle = 0;
        bool running     = false;
    };
    std::array<Timer, 4> m_timers{};

    // -- video and coprocessor registers -----------------------------------
    u32  m_videocontrol = 0;
    bool m_render_mode  = false;
    bool m_render_test  = false;
    bool m_render_unk   = false;
    u32  m_geoctl       = 0;
    u32  m_geocnt       = 0;
    u32  m_geo_write_start_address = 0;
    u32  m_geo_read_start_address  = 0;

    /// Last byte the I/O board latched to a force-feedback drive board. Only
    /// Daytona has one; nothing consumes it.
    u8   m_drive_board_latch = 0;

    /// Selected gear position, held between polls so an idle shifter keeps the
    /// last gear rather than returning an illegal code (MAME's daytona_gearbox_r).
    /// Mutable because gearbox_in1() is a read that must remember the last gear.
    mutable u8 m_gear_selected = 0;
    bool m_palette_dirty     = true;

    u64 m_texture_generation = 1;
    u64 m_table_generation   = 1;
    u64 m_tile_generation    = 1;
    u64 m_char_generation    = 1;

    // -- scheduling --------------------------------------------------------
    u64 m_cycles      = 0;
    u64 m_frame_start = 0;
    u64 m_frames      = 0;

    /// True only while run_frame() runs; save/load assert it is false. Transient.
    bool m_in_frame = false;

    u32  m_pending_intena       = 0;
    u64  m_pending_intena_cycle = 0;
    bool m_pending_intena_valid = false;

    Inputs     m_inputs;
    RenderList m_render_list;

    // -- diagnostics -------------------------------------------------------
    bool m_log_unmapped = false;
    std::map<u32, u64> m_unmapped_reads;
    std::map<u32, u64> m_unmapped_writes;

    static constexpr u32 kBurstRegions = 4096;
    std::vector<u32> m_no_burst_reads  = std::vector<u32>(kBurstRegions, 0);
    std::vector<u32> m_no_burst_writes = std::vector<u32>(kBurstRegions, 0);

    std::string m_nvram_directory;

    // -- coprocessor scheduling --------------------------------------------
    // Same MB86234 at the same 50 MHz as Model 2A: three coprocessor clocks per
    // instruction against the host's 25 MHz means two instructions per three host
    // cycles, and the debt is kept in thirds so the ratio is exact.
    u32 m_copro_debt = 0;
    static constexpr s32 kCoproSyncLimit  = 4096;
    bool m_in_copro_sync = false;
    static constexpr u32 kCoproInterleave = 128;
};

}  // namespace sm2::hw
