\hypertarget{group__RCC__LL__EC__USB__CLKSOURCE}{}\doxysection{Peripheral USB clock source selection}
\label{group__RCC__LL__EC__USB__CLKSOURCE}\index{Peripheral USB clock source selection@{Peripheral USB clock source selection}}
Collaboration diagram for Peripheral USB clock source selection\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__LL__EC__USB__CLKSOURCE_ga33c7f3c683c91ec72de82ea39551a98b}{LL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+CLKSOURCE\+\_\+\+HSI48}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__RCC__LL__EC__USB__CLKSOURCE_gae25eb33372dd9f834d460a6601e48f3e}{LL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+CLKSOURCE\+\_\+\+PLL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1af2495dfbb2dda93bc3b8f8a88ea1a}{RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+1}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__RCC__LL__EC__USB__CLKSOURCE_ga33c7f3c683c91ec72de82ea39551a98b}\label{group__RCC__LL__EC__USB__CLKSOURCE_ga33c7f3c683c91ec72de82ea39551a98b}} 
\index{Peripheral USB clock source selection@{Peripheral USB clock source selection}!LL\_RCC\_USB\_CLKSOURCE\_HSI48@{LL\_RCC\_USB\_CLKSOURCE\_HSI48}}
\index{LL\_RCC\_USB\_CLKSOURCE\_HSI48@{LL\_RCC\_USB\_CLKSOURCE\_HSI48}!Peripheral USB clock source selection@{Peripheral USB clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_USB\_CLKSOURCE\_HSI48}{LL\_RCC\_USB\_CLKSOURCE\_HSI48}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+CLKSOURCE\+\_\+\+HSI48~0x00000000U}

HSI48 clock used as USB clock source \mbox{\Hypertarget{group__RCC__LL__EC__USB__CLKSOURCE_gae25eb33372dd9f834d460a6601e48f3e}\label{group__RCC__LL__EC__USB__CLKSOURCE_gae25eb33372dd9f834d460a6601e48f3e}} 
\index{Peripheral USB clock source selection@{Peripheral USB clock source selection}!LL\_RCC\_USB\_CLKSOURCE\_PLL@{LL\_RCC\_USB\_CLKSOURCE\_PLL}}
\index{LL\_RCC\_USB\_CLKSOURCE\_PLL@{LL\_RCC\_USB\_CLKSOURCE\_PLL}!Peripheral USB clock source selection@{Peripheral USB clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_USB\_CLKSOURCE\_PLL}{LL\_RCC\_USB\_CLKSOURCE\_PLL}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+CLKSOURCE\+\_\+\+PLL~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1af2495dfbb2dda93bc3b8f8a88ea1a}{RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+1}}}

PLL clock used as USB clock source 