Task "Perform Logic Synthesis" successful.
Generated logfile: 
[0;32mInfo: *******************************************************************
[0m[0;32mInfo: Running Quartus Prime Timing Analyzer
[0m[0;32m    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
[0m[0;32m    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
[0m[0;32m    Info: Your use of Intel Corporation's design tools, logic functions 
[0m[0;32m    Info: and other software and tools, and any partner logic 
[0m[0;32m    Info: functions, and any output files from any of the foregoing 
[0m[0;32m    Info: (including device programming or simulation files), and any 
[0m[0;32m    Info: associated documentation or information are expressly subject 
[0m[0;32m    Info: to the terms and conditions of the Intel Program License 
[0m[0;32m    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
[0m[0;32m    Info: the Intel FPGA IP License Agreement, or other applicable license
[0m[0;32m    Info: agreement, including, without limitation, that your use is for
[0m[0;32m    Info: the sole purpose of programming logic devices manufactured by
[0m[0;32m    Info: Intel and sold by Intel or its authorized distributors.  Please
[0m[0;32m    Info: refer to the applicable agreement for further details, at
[0m[0;32m    Info: https://fpgasoftware.intel.com/eula.
[0m[0;32m    Info: Processing started: Fri Feb  5 00:36:13 2021
[0m[0;32mInfo: Command: quartus_sta -t stream_adapt_Altera_QUARTUS_II_run.tcl
[0m### Open existing Altera QUARTUS II 20.1.1 project /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/altera_files/quartus_prj/stream_adapt_quartus.qpf
### Running Synthesis in Altera QUARTUS II 20.1.1 ...
[0;32mInfo: *******************************************************************
[0m[0;32mInfo: Running Quartus Prime Analysis & Synthesis
[0m[0;32m    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
[0m[0;32m    Info: Processing started: Fri Feb  5 00:36:17 2021
[0m[0;32mInfo: Command: quartus_map --read_settings_files=on --write_settings_files=off stream_adapt_quartus -c stream_adapt_quartus
[0m[0;36mWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
[0m[0;32mInfo (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
[0m[0;32mInfo (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/altera_files/hdlsrc/stream_adaptation_model/stream_adapt.vhd
[0m[0;32m    Info (12022): Found design unit 1: stream_adapt-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/altera_files/hdlsrc/stream_adaptation_model/stream_adapt.vhd Line: 55
[0m[0;32m    Info (12023): Found entity 1: stream_adapt File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/altera_files/hdlsrc/stream_adaptation_model/stream_adapt.vhd Line: 41
[0m[0;32mInfo (12127): Elaborating entity "stream_adapt" for the top level hierarchy
[0m[0;36mWarning (10036): Verilog HDL or VHDL warning at stream_adapt.vhd(147): object "Constant_out1" assigned a value but never read File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/altera_files/hdlsrc/stream_adaptation_model/stream_adapt.vhd Line: 147
[0m[0;32mInfo (286030): Timing-Driven Synthesis is running
[0m[0;32mInfo (16010): Generating hard_block partition "hard_block:auto_generated_inst"
[0m[0;32m    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
[0m[0;32mInfo (21057): Implemented 67 device resources after synthesis - the final resource count might be different
[0m[0;32m    Info (21058): Implemented 22 input pins
[0m[0;32m    Info (21059): Implemented 2 output pins
[0m[0;32m    Info (21061): Implemented 43 logic cells
[0m[0;32mInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
[0m[0;32m    Info: Peak virtual memory: 527 megabytes
[0m[0;32m    Info: Processing ended: Fri Feb  5 00:36:41 2021
[0m[0;32m    Info: Elapsed time: 00:00:24
[0m[0;32m    Info: Total CPU time (on all processors): 00:00:22
[0m### Synthesis Complete.
### Close Altera QUARTUS II 20.1.1 project.
[0;32mInfo (23030): Evaluation of Tcl script stream_adapt_Altera_QUARTUS_II_run.tcl was successful
[0m[0;32mInfo: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
[0m[0;32m    Info: Peak virtual memory: 347 megabytes
[0m[0;32m    Info: Processing ended: Fri Feb  5 00:36:42 2021
[0m[0;32m    Info: Elapsed time: 00:00:29
[0m[0;32m    Info: Total CPU time (on all processors): 00:00:23
[0m
Elapsed time is 29.6229 seconds.
