;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 200, 90
	SUB @127, 106
	SUB @127, 106
	SLT @-127, 100
	CMP @127, 106
	SUB @121, 106
	SPL 0
	SUB @127, 106
	CMP -207, <-121
	DJN 0, -0
	DJN 0, -0
	DJN 0, -0
	SUB @121, 106
	SLT 20, @12
	SUB 20, @12
	JMZ 0, <-0
	ADD #270, <1
	ADD #270, <1
	SUB #270, <1
	ADD #270, <1
	MOV -1, <-20
	MOV @0, @2
	MOV @0, @2
	SUB @-90, <32
	JMP -1, @-20
	CMP @-127, 100
	ADD @127, 106
	SUB #0, -21
	SLT @-121, 100
	ADD @127, 106
	SUB @121, 106
	SUB #0, -21
	MOV -7, <-20
	SUB -207, <-120
	ADD #270, <401
	SUB -207, <-120
	CMP #0, 9
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <-2
	CMP -207, <-120
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @121, 106
