// Copyright lowRISC contributors (COSMIC project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0

#include <stdbool.h>
#include <stdint.h>

static bool rapid_write_test()
{
    uint64_t d1 = 0xB03747F359ABBCFEUL, res1;
    uint64_t d2 = 0x0A197F0071E028A1UL, res2;
    uint64_t d3 = 0x2F8A98EBDE49CBE5UL, res3;
    uint64_t d4 = 0x4941BC77DFF95D5BUL, res4;
    uint64_t d5 = 0xF37781A1BC0B12E5UL, res5;
    uint64_t d6 = 0x5FA5C302A0F3B761UL, res6;
    uint64_t d7 = 0xE18D4B4FBDA05B40UL, res7;
    uint64_t d8 = 0x0E918F4F7B4F4F31UL, res8;

    __asm__ volatile(
        "j test_start\n\t"

        // Storage area.
        ".p2align 6\n\t"
        "storage:\n\t"
        ".zero 64\n\t" // 64 bytes.

        "test_start:\n\t");

    // Using inline assembly to keep writes and reads back-to-back
#if defined(__riscv_zcherihybrid)
    __asm__ volatile(
        // Get capability to storage in ct0.
        "llc ct0, storage\n\t"

        // Writes
        "sd %8, 0(ct0)\n\t"
        "sd %9, 8(ct0)\n\t"
        "sd %10, 16(ct0)\n\t"
        "sd %11, 24(ct0)\n\t"
        "sd %12, 32(ct0)\n\t"
        "sd %13, 40(ct0)\n\t"
        "sd %14, 48(ct0)\n\t"
        "sd %15, 56(ct0)\n\t"

        // Reads
        "ld %0, 0(ct0)\n\t"
        "ld %1, 8(ct0)\n\t"
        "ld %2, 16(ct0)\n\t"
        "ld %3, 24(ct0)\n\t"
        "ld %4, 32(ct0)\n\t"
        "ld %5, 40(ct0)\n\t"
        "ld %6, 48(ct0)\n\t"
        "ld %7, 56(ct0)\n\t"
        : "=r"(res1), "=r"(res2), "=r"(res3), "=r"(res4), "=r"(res5), "=r"(res6), "=r"(res7),
          "=r"(res8)
        : "r"(d1), "r"(d2), "r"(d3), "r"(d4), "r"(d5), "r"(d6), "r"(d7), "r"(d8)
        : "ct0", "memory");
#else /* !defined(__riscv_zcherihybrid) */
    __asm__ volatile(
        // Get pointer to storage t0.
        "lla t0, storage\n\t"

        // Writes
        "sd %8, 0(t0)\n\t"
        "sd %9, 8(t0)\n\t"
        "sd %10, 16(t0)\n\t"
        "sd %11, 24(t0)\n\t"
        "sd %12, 32(t0)\n\t"
        "sd %13, 40(t0)\n\t"
        "sd %14, 48(t0)\n\t"
        "sd %15, 56(t0)\n\t"

        // Reads
        "ld %0, 0(t0)\n\t"
        "ld %1, 8(t0)\n\t"
        "ld %2, 16(t0)\n\t"
        "ld %3, 24(t0)\n\t"
        "ld %4, 32(t0)\n\t"
        "ld %5, 40(t0)\n\t"
        "ld %6, 48(t0)\n\t"
        "ld %7, 56(t0)\n\t"
        : "=r"(res1), "=r"(res2), "=r"(res3), "=r"(res4), "=r"(res5), "=r"(res6), "=r"(res7),
          "=r"(res8)
        : "r"(d1), "r"(d2), "r"(d3), "r"(d4), "r"(d5), "r"(d6), "r"(d7), "r"(d8)
        : "t0", "memory");
#endif /* defined(__riscv_zcherihybrid) */

    if (d1 != res1 || d2 != res2 || d3 != res3 || d4 != res4 || d5 != res5 || d6 != res6 ||
        d7 != res7 || d8 != res8) {
        return false;
    }

    return true;
}

bool test_main()
{
    return rapid_write_test();
}
