
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -271260384.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -67714.88

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -67714.88

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_decode.v_csr.vl[4]$_DFF_PP1_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1600.00 1600.00 v input external delay
     1    0.51    0.00    0.00 1600.00 v rst (in)
                                         rst (net)
                  0.00    0.00 1600.00 v _082901_/A (INVx1_ASAP7_75t_R)
   143  129.75  767.74  340.86 1940.86 ^ _082901_/Y (INVx1_ASAP7_75t_R)
                                         _004862_ (net)
                767.74    0.00 1940.86 ^ v_decode.v_csr.vl[4]$_DFF_PP1_/RESETN (DFFASRHQNx1_ASAP7_75t_R)
                               1940.86   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ v_decode.v_csr.vl[4]$_DFF_PP1_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         91.27   91.27   library removal time
                                 91.27   data required time
-----------------------------------------------------------------------------
                                 91.27   data required time
                               -1940.86   data arrival time
-----------------------------------------------------------------------------
                               1849.59   slack (MET)


Startpoint: v_decode.v_rf_ctrl.stage_int_rf_rd_data.internal_data[33]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_decode.v_rf_ctrl.stage_int_rf_rd_data.internal_data[33]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ v_decode.v_rf_ctrl.stage_int_rf_rd_data.internal_data[33]$_DFFE_PN_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.27   16.24   34.74   34.74 ^ v_decode.v_rf_ctrl.stage_int_rf_rd_data.internal_data[33]$_DFFE_PN_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _000483_ (net)
                 16.24    0.00   34.74 ^ _085272_/A2 (OAI21x1_ASAP7_75t_R)
     1    0.55    5.66    7.46   42.20 v _085272_/Y (OAI21x1_ASAP7_75t_R)
                                         _004923_ (net)
                  5.66    0.00   42.20 v v_decode.v_rf_ctrl.stage_int_rf_rd_data.internal_data[33]$_DFFE_PN_/D (DFFHQNx1_ASAP7_75t_R)
                                 42.20   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ v_decode.v_rf_ctrl.stage_int_rf_rd_data.internal_data[33]$_DFFE_PN_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.68    8.68   library hold time
                                  8.68   data required time
-----------------------------------------------------------------------------
                                  8.68   data required time
                                -42.20   data arrival time
-----------------------------------------------------------------------------
                                 33.52   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_decode.v_csr.vl[0]$_DFF_PP0_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1600.00 1600.00 v input external delay
     1    0.68    0.00    0.00 1600.00 v rst (in)
                                         rst (net)
                  0.00    0.00 1600.00 v _082901_/A (INVx1_ASAP7_75t_R)
   143  165.82  980.73  435.05 2035.05 ^ _082901_/Y (INVx1_ASAP7_75t_R)
                                         _004862_ (net)
                980.73    0.00 2035.05 ^ v_decode.v_csr.vl[0]$_DFF_PP0_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               2035.05   data arrival time

                  0.00 8000.00 8000.00   clock clk (rise edge)
                          0.00 8000.00   clock network delay (ideal)
                          0.00 8000.00   clock reconvergence pessimism
                               8000.00 ^ v_decode.v_csr.vl[0]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -98.36 7901.64   library recovery time
                               7901.64   data required time
-----------------------------------------------------------------------------
                               7901.64   data required time
                               -2035.05   data arrival time
-----------------------------------------------------------------------------
                               5866.59   slack (MET)


Startpoint: v_decode.v_rf_ctrl.stage_rf_wr_addr.internal_data[16]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_decode.v_rf.regs[640]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ v_decode.v_rf_ctrl.stage_rf_wr_addr.internal_data[16]$_DFFE_PN_/CLK (DFFHQNx1_ASAP7_75t_R)
  2318 1867.07 10868.95 4923.29 4923.29 ^ v_decode.v_rf_ctrl.stage_rf_wr_addr.internal_data[16]$_DFFE_PN_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _000006_ (net)
               10868.95    0.00 4923.29 ^ _103378_/A (INVx1_ASAP7_75t_R)
  1797 1407.96 2014.86 68490.34 73413.63 v _103378_/Y (INVx1_ASAP7_75t_R)
                                         _078291_ (net)
               2014.86    0.00 73413.63 v _138342_/B (AND3x1_ASAP7_75t_R)
   516  323.65 1976.17 1007.33 74420.96 v _138342_/Y (AND3x1_ASAP7_75t_R)
                                         _038284_ (net)
               1976.17    0.00 74420.96 v _145135_/B (NAND2x1_ASAP7_75t_R)
   128   83.01  789.79 1220.95 75641.91 ^ _145135_/Y (NAND2x1_ASAP7_75t_R)
                                         _042134_ (net)
                789.79    0.00 75641.91 ^ _145139_/A2 (OA21x2_ASAP7_75t_R)
     1    0.62   21.37   60.73 75702.64 ^ _145139_/Y (OA21x2_ASAP7_75t_R)
                                         v_decode.v_rf.regs_nxt[640] (net)
                 21.37    0.00 75702.64 ^ v_decode.v_rf.regs[640]$_DFF_P_/D (DFFHQNx1_ASAP7_75t_R)
                               75702.64   data arrival time

                  0.00 8000.00 8000.00   clock clk (rise edge)
                          0.00 8000.00   clock network delay (ideal)
                          0.00 8000.00   clock reconvergence pessimism
                               8000.00 ^ v_decode.v_rf.regs[640]$_DFF_P_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -12.23 7987.77   library setup time
                               7987.77   data required time
-----------------------------------------------------------------------------
                               7987.77   data required time
                               -75702.64   data arrival time
-----------------------------------------------------------------------------
                               -67714.88   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_decode.v_csr.vl[0]$_DFF_PP0_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1600.00 1600.00 v input external delay
     1    0.68    0.00    0.00 1600.00 v rst (in)
                                         rst (net)
                  0.00    0.00 1600.00 v _082901_/A (INVx1_ASAP7_75t_R)
   143  165.82  980.73  435.05 2035.05 ^ _082901_/Y (INVx1_ASAP7_75t_R)
                                         _004862_ (net)
                980.73    0.00 2035.05 ^ v_decode.v_csr.vl[0]$_DFF_PP0_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               2035.05   data arrival time

                  0.00 8000.00 8000.00   clock clk (rise edge)
                          0.00 8000.00   clock network delay (ideal)
                          0.00 8000.00   clock reconvergence pessimism
                               8000.00 ^ v_decode.v_csr.vl[0]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -98.36 7901.64   library recovery time
                               7901.64   data required time
-----------------------------------------------------------------------------
                               7901.64   data required time
                               -2035.05   data arrival time
-----------------------------------------------------------------------------
                               5866.59   slack (MET)


Startpoint: v_decode.v_rf_ctrl.stage_rf_wr_addr.internal_data[16]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_decode.v_rf.regs[640]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ v_decode.v_rf_ctrl.stage_rf_wr_addr.internal_data[16]$_DFFE_PN_/CLK (DFFHQNx1_ASAP7_75t_R)
  2318 1867.07 10868.95 4923.29 4923.29 ^ v_decode.v_rf_ctrl.stage_rf_wr_addr.internal_data[16]$_DFFE_PN_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _000006_ (net)
               10868.95    0.00 4923.29 ^ _103378_/A (INVx1_ASAP7_75t_R)
  1797 1407.96 2014.86 68490.34 73413.63 v _103378_/Y (INVx1_ASAP7_75t_R)
                                         _078291_ (net)
               2014.86    0.00 73413.63 v _138342_/B (AND3x1_ASAP7_75t_R)
   516  323.65 1976.17 1007.33 74420.96 v _138342_/Y (AND3x1_ASAP7_75t_R)
                                         _038284_ (net)
               1976.17    0.00 74420.96 v _145135_/B (NAND2x1_ASAP7_75t_R)
   128   83.01  789.79 1220.95 75641.91 ^ _145135_/Y (NAND2x1_ASAP7_75t_R)
                                         _042134_ (net)
                789.79    0.00 75641.91 ^ _145139_/A2 (OA21x2_ASAP7_75t_R)
     1    0.62   21.37   60.73 75702.64 ^ _145139_/Y (OA21x2_ASAP7_75t_R)
                                         v_decode.v_rf.regs_nxt[640] (net)
                 21.37    0.00 75702.64 ^ v_decode.v_rf.regs[640]$_DFF_P_/D (DFFHQNx1_ASAP7_75t_R)
                               75702.64   data arrival time

                  0.00 8000.00 8000.00   clock clk (rise edge)
                          0.00 8000.00   clock network delay (ideal)
                          0.00 8000.00   clock reconvergence pessimism
                               8000.00 ^ v_decode.v_rf.regs[640]$_DFF_P_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -12.23 7987.77   library setup time
                               7987.77   data required time
-----------------------------------------------------------------------------
                               7987.77   data required time
                               -75702.64   data arrival time
-----------------------------------------------------------------------------
                               -67714.88   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.75e-03   5.29e-04   6.96e-07   2.28e-03  40.2%
Combinational          2.25e-03   1.12e-03   1.42e-05   3.39e-03  59.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.00e-03   1.65e-03   1.49e-05   5.67e-03 100.0%
                          70.6%      29.1%       0.3%
