{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653331549316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653331549325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 24 00:15:49 2022 " "Processing started: Tue May 24 00:15:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653331549325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653331549325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off router_top -c router_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off router_top -c router_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653331549325 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653331550915 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653331550915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t rahul/advanced vlsi design and verification/project/reg/rtl/router_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/t rahul/advanced vlsi design and verification/project/reg/rtl/router_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_reg " "Found entity 1: router_reg" {  } { { "../../reg/rtl/router_reg.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/reg/rtl/router_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653331567888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653331567888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t rahul/advanced vlsi design and verification/project/fsm/rtl/router_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/t rahul/advanced vlsi design and verification/project/fsm/rtl/router_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_fsm " "Found entity 1: router_fsm" {  } { { "../../fsm/rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653331567896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653331567896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t rahul/advanced vlsi design and verification/project/sync/rtl/router_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/t rahul/advanced vlsi design and verification/project/sync/rtl/router_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_sync " "Found entity 1: router_sync" {  } { { "../../sync/rtl/router_sync.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/sync/rtl/router_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653331567904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653331567904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t rahul/advanced vlsi design and verification/project/fifo/router_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/t rahul/advanced vlsi design and verification/project/fifo/router_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_fifo " "Found entity 1: router_fifo" {  } { { "../../fifo/router_fifo.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fifo/router_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653331567904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653331567904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t rahul/advanced vlsi design and verification/project/top/rtl/router_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/t rahul/advanced vlsi design and verification/project/top/rtl/router_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_top " "Found entity 1: router_top" {  } { { "../rtl/router_top.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/top/rtl/router_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653331567912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653331567912 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "router_top " "Elaborating entity \"router_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653331567976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_fifo router_fifo:FIFO_0 " "Elaborating entity \"router_fifo\" for hierarchy \"router_fifo:FIFO_0\"" {  } { { "../rtl/router_top.v" "FIFO_0" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/top/rtl/router_top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653331568000 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_fifo.v(36) " "Verilog HDL assignment warning at router_fifo.v(36): truncated value with size 32 to match size of target (5)" {  } { { "../../fifo/router_fifo.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fifo/router_fifo.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653331568016 "|router_top|router_fifo:FIFO_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_fifo.v(77) " "Verilog HDL assignment warning at router_fifo.v(77): truncated value with size 32 to match size of target (5)" {  } { { "../../fifo/router_fifo.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fifo/router_fifo.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653331568016 "|router_top|router_fifo:FIFO_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 router_fifo.v(100) " "Verilog HDL assignment warning at router_fifo.v(100): truncated value with size 32 to match size of target (7)" {  } { { "../../fifo/router_fifo.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fifo/router_fifo.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653331568016 "|router_top|router_fifo:FIFO_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 router_fifo.v(111) " "Verilog HDL assignment warning at router_fifo.v(111): truncated value with size 32 to match size of target (7)" {  } { { "../../fifo/router_fifo.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fifo/router_fifo.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653331568016 "|router_top|router_fifo:FIFO_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_sync router_sync:SYNC " "Elaborating entity \"router_sync\" for hierarchy \"router_sync:SYNC\"" {  } { { "../rtl/router_top.v" "SYNC" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/top/rtl/router_top.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653331568024 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_sync.v(79) " "Verilog HDL assignment warning at router_sync.v(79): truncated value with size 32 to match size of target (5)" {  } { { "../../sync/rtl/router_sync.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/sync/rtl/router_sync.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653331568040 "|router_top|router_sync:SYNC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_sync.v(130) " "Verilog HDL assignment warning at router_sync.v(130): truncated value with size 32 to match size of target (5)" {  } { { "../../sync/rtl/router_sync.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/sync/rtl/router_sync.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653331568040 "|router_top|router_sync:SYNC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_sync.v(181) " "Verilog HDL assignment warning at router_sync.v(181): truncated value with size 32 to match size of target (5)" {  } { { "../../sync/rtl/router_sync.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/sync/rtl/router_sync.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653331568040 "|router_top|router_sync:SYNC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_fsm router_fsm:FSM " "Elaborating entity \"router_fsm\" for hierarchy \"router_fsm:FSM\"" {  } { { "../rtl/router_top.v" "FSM" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/top/rtl/router_top.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653331568040 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state router_fsm.v(33) " "Verilog HDL Always Construct warning at router_fsm.v(33): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../../fsm/rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653331568056 "|router_top|router_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.CPE router_fsm.v(33) " "Inferred latch for \"next_state.CPE\" at router_fsm.v(33)" {  } { { "../../fsm/rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653331568056 "|router_top|router_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WTE router_fsm.v(33) " "Inferred latch for \"next_state.WTE\" at router_fsm.v(33)" {  } { { "../../fsm/rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653331568056 "|router_top|router_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LAF router_fsm.v(33) " "Inferred latch for \"next_state.LAF\" at router_fsm.v(33)" {  } { { "../../fsm/rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653331568056 "|router_top|router_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.FFS router_fsm.v(33) " "Inferred latch for \"next_state.FFS\" at router_fsm.v(33)" {  } { { "../../fsm/rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653331568056 "|router_top|router_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LP router_fsm.v(33) " "Inferred latch for \"next_state.LP\" at router_fsm.v(33)" {  } { { "../../fsm/rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653331568056 "|router_top|router_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LD router_fsm.v(33) " "Inferred latch for \"next_state.LD\" at router_fsm.v(33)" {  } { { "../../fsm/rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653331568056 "|router_top|router_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LFD router_fsm.v(33) " "Inferred latch for \"next_state.LFD\" at router_fsm.v(33)" {  } { { "../../fsm/rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653331568056 "|router_top|router_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DA router_fsm.v(33) " "Inferred latch for \"next_state.DA\" at router_fsm.v(33)" {  } { { "../../fsm/rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653331568056 "|router_top|router_fsm:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_reg router_reg:REG " "Elaborating entity \"router_reg\" for hierarchy \"router_reg:REG\"" {  } { { "../rtl/router_top.v" "REG" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/top/rtl/router_top.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653331568065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "router_fsm:FSM\|next_state.LAF_262 " "LATCH primitive \"router_fsm:FSM\|next_state.LAF_262\" is permanently enabled" {  } { { "../../fsm/rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 33 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653331568280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "router_fsm:FSM\|next_state.WTE_249 " "LATCH primitive \"router_fsm:FSM\|next_state.WTE_249\" is permanently enabled" {  } { { "../../fsm/rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 33 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653331568280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "router_fsm:FSM\|next_state.FFS_275 " "LATCH primitive \"router_fsm:FSM\|next_state.FFS_275\" is permanently enabled" {  } { { "../../fsm/rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 33 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653331568280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "router_fsm:FSM\|next_state.LP_288 " "LATCH primitive \"router_fsm:FSM\|next_state.LP_288\" is permanently enabled" {  } { { "../../fsm/rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 33 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653331568280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "router_fsm:FSM\|next_state.LD_301 " "LATCH primitive \"router_fsm:FSM\|next_state.LD_301\" is permanently enabled" {  } { { "../../fsm/rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 33 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653331568280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "router_fsm:FSM\|next_state.LFD_314 " "LATCH primitive \"router_fsm:FSM\|next_state.LFD_314\" is permanently enabled" {  } { { "../../fsm/rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 33 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653331568280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "router_fsm:FSM\|next_state.DA_327 " "LATCH primitive \"router_fsm:FSM\|next_state.DA_327\" is permanently enabled" {  } { { "../../fsm/rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 33 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653331568280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "router_fsm:FSM\|next_state.CPE_236 " "LATCH primitive \"router_fsm:FSM\|next_state.CPE_236\" is permanently enabled" {  } { { "../../fsm/rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 33 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653331568280 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653331569513 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1315 " "Implemented 1315 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653331569609 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653331569609 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1272 " "Implemented 1272 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653331569609 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653331569609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653331569837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 24 00:16:09 2022 " "Processing ended: Tue May 24 00:16:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653331569837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653331569837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653331569837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653331569837 ""}
