MIG: 14:12:35 : xml_input_file: board.prj
MIG: 14:12:35 : Absolute path of xml_input_file: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/board.prj
MIG: 14:12:35 : xml_input_file: board.prj
MIG: 14:12:35 : Absolute path of xml_input_file: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/board.prj
MIG: 14:12:35 : In updateAllModelParams
MIG: 14:12:35 : ################# RUNNING MIG BATCH ###################
MIG: 14:12:35 : Writing IN file for 'system_mig_7series_0_1'...compDirPath: d:/vivado2017.4/install/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1
MIG: 14:12:35 : synp_flow:  -- synthesis_mode: Other
MIG: 14:12:35 : outputDirectory: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/_tmp/
MIG: 14:12:35 : vivado_mode: xpg_bd
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 1
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 : isPortInterface: 0
MIG: 14:12:35 :  locked false  
MIG: 14:12:35 : HDL Language: Verilog
MIG: 14:12:35 : compInfo: true
MIG: 14:12:35 : Vivado Options xc7k325t ffg900 -2
MIG: 14:12:35 : 1: xc7k325t 2: ffg900 3: -2
MIG: 14:12:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:12:35 : xilinx_path: D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE
MIG: 14:12:35 : I am in catch area
MIG: 14:12:35 : Running D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/xil_txt.in -cg_exc_out e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/xil_txt.out ... 
MIG: 14:12:44 : XML_INPUT_FILE: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/board.prj
MIG: 14:12:44 : Component_Name: system_mig_7series_0_1
MIG: 14:12:44 : Moving system_mig_7series_0_1 ...
MIG: 14:12:44 : Moving system_mig_7series_0_1.veo ...
MIG: 14:12:44 : Moving system_mig_7series_0_1_xmdf.tcl ...
MIG: 14:12:44 : XGUI hdlLanguage: Verilog
MIG: 14:12:44 : xgui vivado_mode: xpg_bd
MIG: 14:12:44 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:12:44 : Reading E:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/system_mig_7series_0_1/user_design/rtl/system_mig_7series_0_1_mig.v ...
MIG: 14:12:46 : 1
MIG: 14:12:46 : Inside fn mem: DDR3
MIG: 14:12:46 : detect_uiclk: 200000000
MIG: 14:12:46 : cntrl:  memtype: DDR3
MIG: 14:12:46 : 800
MIG: 14:12:46 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:12:46 : 
MIG: 14:12:46 : 1
MIG: 14:12:46 : 200000000
MIG: 14:12:46 : 
MIG: 14:12:46 :  polarity_value: 0
MIG: 14:12:46 : ACTIVE_HIGH
MIG: 14:12:46 : 
MIG: 14:12:46 : cntrl:  memtype: DDR3
MIG: 14:12:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 14:12:46 : TRUE
MIG: 14:12:46 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 14:12:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 14:12:46 : 
MIG: 14:12:46 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 14:12:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 14:12:46 : 
MIG: 14:12:46 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 14:12:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 14:12:46 : 
MIG: 14:12:46 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 14:12:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 14:12:46 : 
MIG: 14:12:46 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 14:12:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 8.000
MIG: 14:12:46 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 14:12:46 : 100000000
MIG: 14:12:46 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 14:12:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 14:12:46 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 14:12:46 : 800000000
MIG: 14:12:46 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 14:12:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 14:12:46 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 14:12:46 : 800000000
MIG: 14:12:46 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 14:12:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 14:12:46 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 14:12:46 : 800000000
MIG: 14:12:46 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 14:12:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 14:12:46 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 14:12:46 : 800000000
MIG: 14:12:46 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 14:12:46 : 
MIG: 14:12:46 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:12:46 : 
MIG: 14:12:46 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:12:46 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:12:46 : 
MIG: 14:12:46 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:12:46 : 
MIG: 14:12:46 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:12:46 : 
MIG: 14:12:46 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:12:46 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:12:46 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 14:12:46 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:12:46 : 8
MIG: 14:12:46 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 14:12:46 : 64
MIG: 14:12:46 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 14:12:46 : 8
MIG: 14:12:46 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 14:12:46 : 3
MIG: 14:12:46 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 14:12:46 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:12:46 : 
MIG: 14:12:46 :  Valid Param: ECC ==> OFF
MIG: 14:12:46 : 64
MIG: 14:12:46 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 14:12:46 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:12:46 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:12:46 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:12:46 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:12:46 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:12:46 : 
MIG: 14:12:46 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:12:46 : 
MIG: 14:12:46 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 14:12:46 : 28
MIG: 14:12:46 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 14:12:46 : 
MIG: 14:12:46 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:12:46 : 
MIG: 14:12:46 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:12:46 : 
MIG: 14:12:46 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:12:46 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:12:46 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:12:46 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 14:12:46 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 14:12:46 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 14:12:46 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:12:46 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:12:46 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:12:46 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:12:46 :  Invalid Param: DDR3_CL ==> 11
MIG: 14:12:46 :  Invalid Param: DDR3_CWL ==> 8
MIG: 14:12:46 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:12:46 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 14:12:46 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:12:46 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:12:46 : 
MIG: 14:12:46 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:12:46 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:12:46 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:12:46 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:12:46 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 14:12:46 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:12:46 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 14:12:46 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 14:12:46 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:12:46 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:12:46 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:12:46 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:12:46 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 14:12:46 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:12:46 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 14:12:46 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 14:12:46 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 14:12:46 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 14:12:46 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 14:12:46 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 8.000
MIG: 14:12:46 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 14:12:46 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 14:12:46 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 14:12:46 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 14:12:46 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:12:46 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 14:12:46 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:12:46 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 14:12:46 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 14:12:46 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:12:46 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 14:12:46 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 14:12:46 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:12:46 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:12:46 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:12:46 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:12:46 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:12:46 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:12:46 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:12:46 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:12:46 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 14:12:46 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 14:12:46 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:12:46 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:12:46 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:12:46 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:12:46 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 14:12:46 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:12:46 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:12:46 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 14:12:46 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 14:12:46 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 14:12:46 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 14:12:46 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 14:12:46 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 14:12:46 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 14:12:46 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:12:46 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:12:46 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 14:12:46 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 14:12:46 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:12:46 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 14:12:46 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 14:12:46 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 14:12:46 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 14:12:46 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 14:12:46 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 14:12:46 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 14:12:46 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 14:12:46 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 14:12:46 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 14:12:46 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 14:12:46 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:12:46 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:12:46 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:12:46 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:12:46 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:12:46 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:12:46 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:12:46 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:12:46 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:12:46 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:12:46 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 14:12:46 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:12:46 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:12:46 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:12:46 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:12:46 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:12:46 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 14:12:46 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 14:12:46 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:12:46 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:12:46 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:12:46 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:12:46 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:12:46 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:12:46 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:12:46 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:12:46 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 14:12:46 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 14:12:46 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 14:12:46 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 14:12:46 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SYSTEM_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 14:12:46 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SYSTEM_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 14:12:46 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 14:12:46 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:12:46 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:12:46 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:12:46 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:12:46 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:12:46 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:12:46 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:12:46 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 14:12:46 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:12:46 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:12:46 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 14:12:46 : 4
MIG: 14:12:46 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:12:46 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 14:12:46 : TRUE
MIG: 14:12:46 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 14:12:46 : 1
MIG: 14:12:46 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 14:12:46 : 1073741824
MIG: 14:12:46 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:12:46 : 
MIG: 14:12:46 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 14:12:46 : 512
MIG: 14:12:46 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 14:12:46 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:12:46 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:12:46 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:12:46 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:12:46 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:12:46 : 
MIG: 14:12:46 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:12:46 : 
MIG: 14:12:46 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:12:46 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:12:46 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:12:46 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:12:46 : 
MIG: 14:12:46 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:12:46 : 
MIG: 14:12:46 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:12:46 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:12:46 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 14:12:46 : 
MIG: 14:12:46 : NONE
MIG: 14:12:46 : 
MIG: 14:12:46 : Same Interface
MIG: 14:13:34 : Running customizer.xit
MIG: 14:13:34 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 14:13:34 : Writing IN file for 'system_mig_7series_0_1'...compDirPath: d:/vivado2017.4/install/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4924-hu-PC/coregen/system_mig_7series_0_1
MIG: 14:13:34 : synp_flow:  -- synthesis_mode: Other
MIG: 14:13:34 : outputDirectory: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4924-hu-PC/coregen/system_mig_7series_0_1/_tmp/
MIG: 14:13:34 : vivado_mode: xpg_bd
MIG: 14:13:34 :  locked false  
MIG: 14:13:34 : HDL Language: Verilog
MIG: 14:13:34 : compInfo: false
MIG: 14:13:34 : Vivado Options xc7k325t ffg900 -2
MIG: 14:13:34 : 1: xc7k325t 2: ffg900 3: -2
MIG: 14:13:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:13:34 : xilinx_path: D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE
MIG: 14:13:34 : I am in catch area
MIG: 14:13:34 : Running D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4924-hu-PC/coregen/system_mig_7series_0_1/xil_txt.in -cg_exc_out c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4924-hu-PC/coregen/system_mig_7series_0_1/xil_txt.out ... 
MIG: 14:15:37 : Prasad before: xmlPropertyPrj -- board.prj
MIG: 14:15:37 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 14:15:37 : XML_INPUT_FILE: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4924-hu-PC/coregen/system_mig_7series_0_1/mig_a.prj
MIG: 14:15:37 : Component_Name: system_mig_7series_0_1
MIG: 14:15:37 : Moving system_mig_7series_0_1 ...
MIG: 14:15:37 : Moving system_mig_7series_0_1.veo ...
MIG: 14:15:37 : Moving system_mig_7series_0_1_xmdf.tcl ...
MIG: 14:15:37 : Sending back 0
MIG: 14:15:38 : xml_input_file: mig_a.prj
MIG: 14:15:38 : Absolute path of xml_input_file: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_a.prj
MIG: 14:15:38 : xml_input_file: mig_a.prj
MIG: 14:15:38 : Absolute path of xml_input_file: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_a.prj
MIG: 14:15:38 : In updateAllModelParams
MIG: 14:15:38 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 14:15:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:15:38 : XGUI hdlLanguage: Verilog
MIG: 14:15:38 : xgui vivado_mode: xpg_bd
MIG: 14:15:38 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:15:38 : Reading E:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/system_mig_7series_0_1/user_design/rtl/system_mig_7series_0_1_mig.v ...
MIG: 14:15:39 : 
MIG: 14:15:39 : Inside fn mem: DDR3
MIG: 14:15:39 : detect_uiclk: 200000000
MIG: 14:15:39 : cntrl:  memtype: DDR3
MIG: 14:15:39 : 
MIG: 14:15:39 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:15:39 : 
MIG: 14:15:39 : 
MIG: 14:15:39 : 
MIG: 14:15:39 : 
MIG: 14:15:39 :  polarity_value: 0
MIG: 14:15:39 : 
MIG: 14:15:39 : 
MIG: 14:15:39 : cntrl:  memtype: DDR3
MIG: 14:15:39 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 14:15:39 : 
MIG: 14:15:39 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 14:15:39 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 14:15:39 : TRUE
MIG: 14:15:39 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 14:15:39 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 14:15:39 : 
MIG: 14:15:39 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 14:15:39 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 14:15:39 : 
MIG: 14:15:39 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 14:15:39 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 14:15:39 : 
MIG: 14:15:39 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 14:15:39 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 8.000
MIG: 14:15:39 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 14:15:39 : 
MIG: 14:15:39 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 14:15:39 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 14:15:39 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 14:15:39 : 200000000
MIG: 14:15:39 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 14:15:39 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 14:15:39 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 14:15:39 : 
MIG: 14:15:39 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 14:15:39 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 14:15:39 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 14:15:39 : 
MIG: 14:15:39 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 14:15:39 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 14:15:39 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 14:15:39 : 
MIG: 14:15:39 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 14:15:39 : 
MIG: 14:15:39 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:15:39 : 
MIG: 14:15:39 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:15:39 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:15:39 : 
MIG: 14:15:39 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:15:39 : 
MIG: 14:15:39 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:15:39 : 
MIG: 14:15:39 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:15:39 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:15:39 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 14:15:39 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:15:39 : 
MIG: 14:15:39 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 14:15:39 : 
MIG: 14:15:39 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 14:15:39 : 
MIG: 14:15:39 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 14:15:39 : 
MIG: 14:15:39 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 14:15:39 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:15:39 : 
MIG: 14:15:39 :  Valid Param: ECC ==> OFF
MIG: 14:15:39 : 
MIG: 14:15:39 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 14:15:39 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:15:39 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:15:39 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:15:39 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:15:39 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:15:39 : 
MIG: 14:15:39 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:15:39 : 
MIG: 14:15:39 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 14:15:39 : 
MIG: 14:15:39 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 14:15:39 : 
MIG: 14:15:39 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:15:39 : 
MIG: 14:15:39 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:15:39 : 
MIG: 14:15:39 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:15:39 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:15:39 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:15:39 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 14:15:39 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 14:15:39 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 14:15:39 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:15:39 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:15:39 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:15:39 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:15:39 :  Invalid Param: DDR3_CL ==> 11
MIG: 14:15:39 :  Invalid Param: DDR3_CWL ==> 8
MIG: 14:15:39 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:15:39 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 14:15:39 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:15:39 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:15:39 : 
MIG: 14:15:39 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:15:39 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:15:39 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:15:39 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:15:39 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 14:15:39 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:15:39 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 14:15:39 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 14:15:39 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:15:39 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:15:39 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:15:39 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:15:39 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 14:15:39 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:15:39 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 14:15:39 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 14:15:39 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 14:15:39 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 14:15:39 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 14:15:39 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 8.000
MIG: 14:15:39 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 14:15:39 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 14:15:39 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 14:15:39 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 14:15:39 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:15:39 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 14:15:39 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:15:39 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 14:15:39 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 14:15:39 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:15:39 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 14:15:39 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 14:15:39 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:15:39 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:15:39 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:15:39 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:15:39 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:15:39 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:15:39 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:15:39 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:15:39 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 14:15:39 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 14:15:39 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:15:39 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:15:39 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:15:39 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:15:39 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 14:15:39 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:15:39 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:15:39 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 14:15:39 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 14:15:39 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 14:15:39 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 14:15:39 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 14:15:39 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 14:15:39 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 14:15:39 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:15:39 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:15:39 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 14:15:39 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 14:15:39 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:15:39 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 14:15:39 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 14:15:39 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 14:15:39 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 14:15:39 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 14:15:39 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 14:15:39 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 14:15:39 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 14:15:39 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 14:15:39 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 14:15:39 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 14:15:39 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:15:39 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:15:39 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:15:39 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:15:39 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:15:39 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:15:39 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:15:39 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:15:39 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:15:39 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:15:39 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 14:15:39 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:15:39 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:15:39 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:15:39 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:15:39 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:15:39 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 14:15:39 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 14:15:39 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:15:39 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:15:39 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:15:39 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:15:39 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:15:39 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:15:39 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:15:39 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:15:39 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 14:15:39 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 14:15:39 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 14:15:39 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 14:15:39 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SYSTEM_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 14:15:39 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SYSTEM_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 14:15:39 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:15:39 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:15:39 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:15:39 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:15:39 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:15:39 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:15:39 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:15:39 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:15:39 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 14:15:39 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:15:39 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:15:39 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 14:15:39 : 
MIG: 14:15:39 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:15:39 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:15:39 : 
MIG: 14:15:39 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 14:15:39 : 
MIG: 14:15:39 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 14:15:39 : 
MIG: 14:15:39 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:15:39 : 30
MIG: 14:15:39 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:15:39 : 
MIG: 14:15:39 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 14:15:39 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:15:39 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:15:39 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:15:39 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:15:39 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:15:39 : 
MIG: 14:15:39 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:15:39 : 
MIG: 14:15:39 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:15:39 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:15:39 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:15:39 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:15:39 : 
MIG: 14:15:39 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:15:39 : 
MIG: 14:15:39 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:15:39 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:15:39 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 14:15:39 : NOBUF
MIG: 14:15:39 : 
MIG: 14:15:39 : 
MIG: 14:15:39 : Same Interface
MIG: 14:20:15 : Running customizer.xit
MIG: 14:20:15 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 14:20:15 : Writing IN file for 'system_mig_7series_0_1'...compDirPath: d:/vivado2017.4/install/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4924-hu-PC/coregen/system_mig_7series_0_1
MIG: 14:20:15 : synp_flow:  -- synthesis_mode: Other
MIG: 14:20:15 : outputDirectory: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4924-hu-PC/coregen/system_mig_7series_0_1/_tmp/
MIG: 14:20:15 : vivado_mode: xpg_bd
MIG: 14:20:15 :  locked false  
MIG: 14:20:15 : HDL Language: Verilog
MIG: 14:20:15 : compInfo: false
MIG: 14:20:15 : Vivado Options xc7k325t ffg900 -2
MIG: 14:20:15 : 1: xc7k325t 2: ffg900 3: -2
MIG: 14:20:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:20:15 : xilinx_path: D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE
MIG: 14:20:15 : I am in catch area
MIG: 14:20:15 : Running D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4924-hu-PC/coregen/system_mig_7series_0_1/xil_txt.in -cg_exc_out c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4924-hu-PC/coregen/system_mig_7series_0_1/xil_txt.out ... 
MIG: 14:21:18 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 14:21:18 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 14:21:18 : XML_INPUT_FILE: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4924-hu-PC/coregen/system_mig_7series_0_1/mig_b.prj
MIG: 14:21:18 : Component_Name: system_mig_7series_0_1
MIG: 14:21:18 : Moving system_mig_7series_0_1 ...
MIG: 14:21:18 : Moving system_mig_7series_0_1.veo ...
MIG: 14:21:18 : Moving system_mig_7series_0_1_xmdf.tcl ...
MIG: 14:21:18 : Sending back 0
MIG: 14:21:18 : xml_input_file: mig_b.prj
MIG: 14:21:18 : Absolute path of xml_input_file: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_b.prj
MIG: 14:21:18 : xml_input_file: mig_b.prj
MIG: 14:21:18 : Absolute path of xml_input_file: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_b.prj
MIG: 14:21:18 : In updateAllModelParams
MIG: 14:21:18 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 14:21:18 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:21:18 : XGUI hdlLanguage: Verilog
MIG: 14:21:18 : xgui vivado_mode: xpg_bd
MIG: 14:21:18 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:21:18 : Reading E:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/system_mig_7series_0_1/user_design/rtl/system_mig_7series_0_1_mig.v ...
MIG: 14:21:20 : 
MIG: 14:21:20 : Inside fn mem: DDR3
MIG: 14:21:20 : detect_uiclk: 200000000
MIG: 14:21:20 : cntrl:  memtype: DDR3
MIG: 14:21:20 : 
MIG: 14:21:20 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:21:20 : 
MIG: 14:21:20 : 
MIG: 14:21:20 : 
MIG: 14:21:20 : 
MIG: 14:21:20 :  polarity_value: 0
MIG: 14:21:20 : 
MIG: 14:21:20 : 
MIG: 14:21:20 : cntrl:  memtype: DDR3
MIG: 14:21:20 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 14:21:20 : 
MIG: 14:21:20 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 14:21:20 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 14:21:20 : 
MIG: 14:21:20 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 14:21:20 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 14:21:20 : 
MIG: 14:21:20 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 14:21:20 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 14:21:20 : 
MIG: 14:21:20 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 14:21:20 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 14:21:20 : 
MIG: 14:21:20 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 14:21:20 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 8.000
MIG: 14:21:20 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 14:21:20 : 
MIG: 14:21:20 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 14:21:20 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 14:21:20 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 14:21:20 : 
MIG: 14:21:20 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 14:21:20 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 14:21:20 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 14:21:20 : 
MIG: 14:21:20 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 14:21:20 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 14:21:20 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 14:21:20 : 
MIG: 14:21:20 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 14:21:20 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 14:21:20 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 14:21:20 : 
MIG: 14:21:20 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:21:20 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:21:20 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:21:20 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 14:21:20 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 14:21:20 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: ECC ==> OFF
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 14:21:20 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:21:20 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:21:20 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:21:20 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:21:20 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:21:20 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:21:20 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:21:20 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 14:21:20 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 14:21:20 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 14:21:20 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:21:20 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:21:20 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:21:20 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:21:20 :  Invalid Param: DDR3_CL ==> 11
MIG: 14:21:20 :  Invalid Param: DDR3_CWL ==> 8
MIG: 14:21:20 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:21:20 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 14:21:20 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:21:20 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:21:20 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:21:20 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:21:20 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:21:20 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 14:21:20 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:21:20 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 14:21:20 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 14:21:20 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:21:20 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:21:20 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:21:20 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:21:20 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 14:21:20 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:21:20 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 14:21:20 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 14:21:20 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 14:21:20 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 14:21:20 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 14:21:20 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 8.000
MIG: 14:21:20 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 14:21:20 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 14:21:20 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 14:21:20 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 14:21:20 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:21:20 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 14:21:20 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:21:20 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 14:21:20 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 14:21:20 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:21:20 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 14:21:20 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 14:21:20 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:21:20 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:21:20 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:21:20 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:21:20 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:21:20 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:21:20 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:21:20 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:21:20 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 14:21:20 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 14:21:20 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:21:20 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:21:20 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:21:20 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:21:20 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 14:21:20 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:21:20 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:21:20 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 14:21:20 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 14:21:20 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 14:21:20 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 14:21:20 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 14:21:20 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 14:21:20 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 14:21:20 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:21:20 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:21:20 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 14:21:20 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 14:21:20 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:21:20 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 14:21:20 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 14:21:20 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 14:21:20 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 14:21:20 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 14:21:20 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 14:21:20 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 14:21:20 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 14:21:20 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 14:21:20 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 14:21:20 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 14:21:20 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:20 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:20 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:20 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:20 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:20 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:20 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:20 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:20 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:20 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:20 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 14:21:20 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:21:20 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:21:20 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:21:20 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:21:20 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:21:20 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 14:21:20 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 14:21:20 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:21:20 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:21:20 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:21:20 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:21:20 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:21:20 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:21:20 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:21:20 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:21:20 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 14:21:20 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 14:21:20 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 14:21:20 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 14:21:20 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SYSTEM_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 14:21:20 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SYSTEM_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 14:21:20 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:21:20 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:21:20 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:21:20 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:21:20 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:21:20 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:21:20 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:21:20 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:21:20 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 14:21:20 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:21:20 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:21:20 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:21:20 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 14:21:20 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:21:20 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:21:20 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:21:20 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:21:20 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:21:20 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:21:20 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:21:20 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:21:20 : 
MIG: 14:21:20 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:21:20 : 
MIG: 14:21:20 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:21:20 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:21:20 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 14:21:20 : 
MIG: 14:21:20 : 
MIG: 14:21:20 : 
MIG: 14:21:20 : Same Interface
MIG: 15:00:57 : xml_input_file: mig_b.prj
MIG: 15:00:57 : Absolute path of xml_input_file: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_b.prj
MIG: 15:00:57 : In updateAllModelParams
MIG: 15:00:57 : XGUI hdlLanguage: Verilog
MIG: 15:00:57 : xgui vivado_mode: xpg_bd
MIG: 15:00:57 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:00:57 : Reading E:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/system_mig_7series_0_1/user_design/rtl/system_mig_7series_0_1_mig.v ...
MIG: 15:00:59 : 
MIG: 15:00:59 : Inside fn mem: DDR3
MIG: 15:00:59 : detect_uiclk: 200000000
MIG: 15:00:59 : cntrl:  memtype: DDR3
MIG: 15:00:59 : 
MIG: 15:00:59 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 15:00:59 : 
MIG: 15:00:59 : 
MIG: 15:00:59 : 
MIG: 15:00:59 : 
MIG: 15:00:59 :  polarity_value: 0
MIG: 15:00:59 : 
MIG: 15:00:59 : 
MIG: 15:00:59 : cntrl:  memtype: DDR3
MIG: 15:00:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 15:00:59 : 
MIG: 15:00:59 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 15:00:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 15:00:59 : 
MIG: 15:00:59 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 15:00:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 15:00:59 : 
MIG: 15:00:59 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 15:00:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 15:00:59 : 
MIG: 15:00:59 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 15:00:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 15:00:59 : 
MIG: 15:00:59 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 15:00:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 8.000
MIG: 15:00:59 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 15:00:59 : 
MIG: 15:00:59 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 15:00:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 15:00:59 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 15:00:59 : 
MIG: 15:00:59 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 15:00:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 15:00:59 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 15:00:59 : 
MIG: 15:00:59 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 15:00:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 15:00:59 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 15:00:59 : 
MIG: 15:00:59 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 15:00:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 15:00:59 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 15:00:59 : 
MIG: 15:00:59 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 15:00:59 : 
MIG: 15:00:59 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:00:59 : 
MIG: 15:00:59 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:00:59 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:00:59 : 
MIG: 15:00:59 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:00:59 : 
MIG: 15:00:59 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:00:59 : 
MIG: 15:00:59 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:00:59 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:00:59 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 15:00:59 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:00:59 : 
MIG: 15:00:59 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 15:00:59 : 
MIG: 15:00:59 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 15:00:59 : 
MIG: 15:00:59 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 15:00:59 : 
MIG: 15:00:59 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 15:00:59 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:00:59 : 
MIG: 15:00:59 :  Valid Param: ECC ==> OFF
MIG: 15:00:59 : 
MIG: 15:00:59 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 15:00:59 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:00:59 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:00:59 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:00:59 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:00:59 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:00:59 : 
MIG: 15:00:59 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:00:59 : 
MIG: 15:00:59 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 15:00:59 : 
MIG: 15:00:59 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 15:00:59 : 
MIG: 15:00:59 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:00:59 : 
MIG: 15:00:59 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:00:59 : 
MIG: 15:00:59 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:00:59 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:00:59 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:00:59 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 15:00:59 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 15:00:59 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 15:00:59 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:00:59 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:00:59 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:00:59 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:00:59 :  Invalid Param: DDR3_CL ==> 11
MIG: 15:00:59 :  Invalid Param: DDR3_CWL ==> 8
MIG: 15:00:59 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:00:59 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 15:00:59 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:00:59 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:00:59 : 
MIG: 15:00:59 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:00:59 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:00:59 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:00:59 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 15:00:59 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 15:00:59 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:00:59 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 15:00:59 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 15:00:59 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:00:59 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:00:59 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:00:59 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 15:00:59 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 15:00:59 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:00:59 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 15:00:59 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 15:00:59 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 15:00:59 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 15:00:59 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 15:00:59 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 8.000
MIG: 15:00:59 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 15:00:59 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 15:00:59 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 15:00:59 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 15:00:59 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:00:59 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 15:00:59 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:00:59 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 15:00:59 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 15:00:59 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:00:59 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 15:00:59 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 15:00:59 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 15:00:59 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:00:59 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:00:59 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:00:59 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:00:59 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:00:59 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:00:59 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:00:59 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 15:00:59 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 15:00:59 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:00:59 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:00:59 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 15:00:59 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:00:59 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 15:00:59 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:00:59 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:00:59 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 15:00:59 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 15:00:59 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 15:00:59 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 15:00:59 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 15:00:59 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 15:00:59 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 15:00:59 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:00:59 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 15:00:59 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 15:00:59 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 15:00:59 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:00:59 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 15:00:59 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 15:00:59 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 15:00:59 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 15:00:59 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 15:00:59 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 15:00:59 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 15:00:59 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 15:00:59 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 15:00:59 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 15:00:59 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 15:00:59 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:00:59 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:00:59 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:00:59 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:00:59 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:00:59 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:00:59 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:00:59 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:00:59 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:00:59 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:00:59 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 15:00:59 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:00:59 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:00:59 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:00:59 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:00:59 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:00:59 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 15:00:59 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 15:00:59 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:00:59 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:00:59 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:00:59 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:00:59 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:00:59 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:00:59 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:00:59 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:00:59 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 15:00:59 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 15:00:59 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 15:00:59 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 15:00:59 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SYSTEM_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 15:00:59 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SYSTEM_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 15:00:59 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:00:59 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:00:59 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:00:59 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 15:00:59 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:00:59 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:00:59 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:00:59 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:00:59 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 15:00:59 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:00:59 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:00:59 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 15:00:59 : 
MIG: 15:00:59 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:00:59 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:00:59 : 
MIG: 15:00:59 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 15:00:59 : 4
MIG: 15:00:59 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 15:00:59 : 
MIG: 15:00:59 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 15:00:59 : 
MIG: 15:00:59 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 15:00:59 : 
MIG: 15:00:59 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 15:00:59 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:00:59 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 15:00:59 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:00:59 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:00:59 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:00:59 : 
MIG: 15:00:59 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:00:59 : 
MIG: 15:00:59 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:00:59 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:00:59 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:00:59 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:00:59 : 
MIG: 15:00:59 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:00:59 : 
MIG: 15:00:59 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:00:59 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 15:00:59 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 15:00:59 : 
MIG: 15:00:59 : 
MIG: 15:00:59 : 
MIG: 15:00:59 : Same Interface
MIG: 15:00:59 : xml_input_file: mig_b.prj
MIG: 15:00:59 : Absolute path of xml_input_file: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_b.prj
MIG: 15:08:55 : Running synthesis.xit
MIG: 15:08:55 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 15:08:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:08:55 : ERR:             <C0_S_AXI_ID_WIDTH>4</C0_S_AXI_ID_WIDTH> <==>             <C0_S_AXI_ID_WIDTH>1</C0_S_AXI_ID_WIDTH> 
MIG: 15:08:55 : ################# RUNNING MIG BATCH ###################
MIG: 15:08:55 : Writing IN file for 'system_mig_7series_0_1'...compDirPath: d:/vivado2017.4/install/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1
MIG: 15:08:55 : synp_flow:  -- synthesis_mode: Other
MIG: 15:08:55 : outputDirectory: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/_tmp/
MIG: 15:08:55 : vivado_mode: xpg_bd
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 1
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 : isPortInterface: 0
MIG: 15:08:55 :  locked false  
MIG: 15:08:55 : HDL Language: Verilog
MIG: 15:08:55 : compInfo: false
MIG: 15:08:55 : Vivado Options xc7k325t ffg900 -2
MIG: 15:08:55 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:08:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:08:55 : xilinx_path: D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE
MIG: 15:08:55 : I am in catch area
MIG: 15:08:55 : Running D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/xil_txt.in -cg_exc_out e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/xil_txt.out ... 
MIG: 15:09:05 : XML_INPUT_FILE: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_b.prj
MIG: 15:09:05 : Component_Name: system_mig_7series_0_1
MIG: 15:09:05 : Moving system_mig_7series_0_1 ...
MIG: 15:09:05 : Moving system_mig_7series_0_1.veo ...
MIG: 15:09:05 : Moving system_mig_7series_0_1_xmdf.tcl ...
MIG: 15:09:05 : Running vlog_synth_rpr.xit
MIG: 15:09:05 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 15:09:05 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:09:05 : Running simulation.xit
MIG: 15:09:05 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 15:09:05 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:09:06 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:09:06 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 15:09:06 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:09:06 : Running implementation.xit
MIG: 15:09:06 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 15:09:06 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:08:28 : Running synthesis.xit
MIG: 16:08:28 : ################# RUNNING MIG BATCH ###################
MIG: 16:08:28 : Writing IN file for 'system_mig_7series_0_1'...compDirPath: d:/vivado2017.4/install/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1
MIG: 16:08:28 : synp_flow:  -- synthesis_mode: Other
MIG: 16:08:28 : outputDirectory: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/_tmp/
MIG: 16:08:28 : vivado_mode: xpg_bd
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 1
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 : isPortInterface: 0
MIG: 16:08:28 :  locked false  
MIG: 16:08:28 : HDL Language: Verilog
MIG: 16:08:28 : compInfo: false
MIG: 16:08:28 : Vivado Options xc7k325t ffg900 -2
MIG: 16:08:28 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:08:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:08:28 : xilinx_path: D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE
MIG: 16:08:28 : I am in catch area
MIG: 16:08:28 : Running D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/xil_txt.in -cg_exc_out e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/xil_txt.out ... 
MIG: 16:08:37 : XML_INPUT_FILE: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_b.prj
MIG: 16:08:37 : Component_Name: system_mig_7series_0_1
MIG: 16:08:37 : Moving system_mig_7series_0_1 ...
MIG: 16:08:37 : Moving system_mig_7series_0_1.veo ...
MIG: 16:08:37 : Moving system_mig_7series_0_1_xmdf.tcl ...
MIG: 16:08:38 : Running vlog_synth_rpr.xit
MIG: 16:08:38 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 16:08:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:08:38 : Running simulation.xit
MIG: 16:08:38 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 16:08:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:08:38 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:08:39 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 16:08:39 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:08:39 : Running implementation.xit
MIG: 16:08:39 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 16:08:39 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:09:13 : Running customizer.xit
MIG: 20:09:13 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 20:09:13 : Writing IN file for 'system_mig_7series_0_1'...compDirPath: d:/vivado2017.4/install/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4924-hu-PC/coregen/system_mig_7series_0_1
MIG: 20:09:13 : synp_flow:  -- synthesis_mode: Other
MIG: 20:09:13 : outputDirectory: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4924-hu-PC/coregen/system_mig_7series_0_1/_tmp/
MIG: 20:09:13 : vivado_mode: xpg_bd
MIG: 20:09:13 :  locked false  
MIG: 20:09:13 : HDL Language: Verilog
MIG: 20:09:13 : compInfo: false
MIG: 20:09:13 : Vivado Options xc7k325t ffg900 -2
MIG: 20:09:13 : 1: xc7k325t 2: ffg900 3: -2
MIG: 20:09:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:09:13 : xilinx_path: D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE
MIG: 20:09:13 : I am in catch area
MIG: 20:09:13 : Running D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4924-hu-PC/coregen/system_mig_7series_0_1/xil_txt.in -cg_exc_out c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4924-hu-PC/coregen/system_mig_7series_0_1/xil_txt.out ... 
MIG: 20:10:06 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 20:10:06 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 20:10:06 : XML_INPUT_FILE: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4924-hu-PC/coregen/system_mig_7series_0_1/mig_a.prj
MIG: 20:10:06 : Component_Name: system_mig_7series_0_1
MIG: 20:10:06 : Moving system_mig_7series_0_1 ...
MIG: 20:10:06 : Moving system_mig_7series_0_1.veo ...
MIG: 20:10:06 : Moving system_mig_7series_0_1_xmdf.tcl ...
MIG: 20:10:06 : Sending back 0
MIG: 20:10:07 : xml_input_file: mig_a.prj
MIG: 20:10:07 : Absolute path of xml_input_file: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_a.prj
MIG: 20:10:07 : xml_input_file: mig_a.prj
MIG: 20:10:07 : Absolute path of xml_input_file: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_a.prj
MIG: 20:10:07 : In updateAllModelParams
MIG: 20:10:07 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 20:10:07 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:10:07 : XGUI hdlLanguage: Verilog
MIG: 20:10:07 : xgui vivado_mode: xpg_bd
MIG: 20:10:07 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:10:07 : Reading E:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/system_mig_7series_0_1/user_design/rtl/system_mig_7series_0_1_mig.v ...
MIG: 20:10:08 : 
MIG: 20:10:08 : Inside fn mem: DDR3
MIG: 20:10:08 : detect_uiclk: 200000000
MIG: 20:10:08 : cntrl:  memtype: DDR3
MIG: 20:10:08 : 
MIG: 20:10:08 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 20:10:08 : 
MIG: 20:10:08 : 
MIG: 20:10:08 : 
MIG: 20:10:08 : 
MIG: 20:10:08 :  polarity_value: 0
MIG: 20:10:08 : 
MIG: 20:10:08 : 
MIG: 20:10:08 : cntrl:  memtype: DDR3
MIG: 20:10:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 20:10:08 : 
MIG: 20:10:08 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 20:10:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 20:10:08 : 
MIG: 20:10:08 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 20:10:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 20:10:08 : 
MIG: 20:10:08 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 20:10:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 20:10:08 : 
MIG: 20:10:08 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 20:10:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 20:10:08 : 
MIG: 20:10:08 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 20:10:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 8.000
MIG: 20:10:08 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 20:10:08 : 
MIG: 20:10:08 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 20:10:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 20:10:08 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 20:10:08 : 
MIG: 20:10:08 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 20:10:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 20:10:08 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 20:10:08 : 
MIG: 20:10:08 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 20:10:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 20:10:08 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 20:10:08 : 
MIG: 20:10:08 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 20:10:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 20:10:09 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 20:10:09 : 
MIG: 20:10:09 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 20:10:09 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 20:10:09 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:10:09 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 20:10:09 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 20:10:09 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: ECC ==> OFF
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 20:10:09 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:10:09 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:10:09 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:10:09 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 20:10:09 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 20:10:09 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 20:10:09 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 20:10:09 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 20:10:09 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 20:10:09 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 20:10:09 :  Invalid Param: DDR3_AL ==> "0"
MIG: 20:10:09 :  Invalid Param: DDR3_nAL ==> 0
MIG: 20:10:09 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 20:10:09 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 20:10:09 :  Invalid Param: DDR3_CL ==> 11
MIG: 20:10:09 :  Invalid Param: DDR3_CWL ==> 8
MIG: 20:10:09 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 20:10:09 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 20:10:09 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 20:10:09 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 20:10:09 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 20:10:09 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 20:10:09 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 20:10:09 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 20:10:09 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 20:10:09 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 20:10:09 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 20:10:09 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 20:10:09 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 20:10:09 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 20:10:09 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 20:10:09 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 20:10:09 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:10:09 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 20:10:09 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 20:10:09 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 20:10:09 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 20:10:09 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 20:10:09 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 8.000
MIG: 20:10:09 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 20:10:09 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 20:10:09 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 20:10:09 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 20:10:09 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 20:10:09 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 20:10:09 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 20:10:09 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 20:10:09 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 20:10:09 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 20:10:09 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 20:10:09 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 20:10:09 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 20:10:09 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 20:10:09 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 20:10:09 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 20:10:09 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 20:10:09 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:10:09 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 20:10:09 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:10:09 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 20:10:09 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 20:10:09 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:10:09 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:10:09 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 20:10:09 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 20:10:09 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 20:10:09 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 20:10:09 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 20:10:09 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 20:10:09 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 20:10:09 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 20:10:09 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 20:10:09 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 20:10:09 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 20:10:09 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 20:10:09 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:10:09 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 20:10:09 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 20:10:09 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 20:10:09 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 20:10:09 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 20:10:09 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 20:10:09 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 20:10:09 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 20:10:09 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 20:10:09 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 20:10:09 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 20:10:09 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 20:10:09 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 20:10:09 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 20:10:09 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 20:10:09 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:10:09 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:10:09 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:10:09 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:10:09 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:10:09 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:10:09 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:10:09 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:10:09 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:10:09 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:10:09 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 20:10:09 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:10:09 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:10:09 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:10:09 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:10:09 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:10:09 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 20:10:09 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 20:10:09 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 20:10:09 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 20:10:09 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 20:10:09 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 20:10:09 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:10:09 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 20:10:09 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 20:10:09 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 20:10:09 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 20:10:09 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 20:10:09 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 20:10:09 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 20:10:09 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SYSTEM_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 20:10:09 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SYSTEM_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 20:10:09 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:10:09 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:10:09 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 20:10:09 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 20:10:09 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:10:09 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 20:10:09 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 20:10:09 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 20:10:09 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 20:10:09 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 20:10:09 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:10:09 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 20:10:09 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 20:10:09 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 20:10:09 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:10:09 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:10:09 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:10:09 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:10:09 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:10:09 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:10:09 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:10:09 : 
MIG: 20:10:09 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 20:10:09 : 
MIG: 20:10:09 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:10:09 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 20:10:09 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 20:10:09 : 
MIG: 20:10:09 : 
MIG: 20:10:09 : 
MIG: 20:10:09 : Same Interface
MIG: 20:33:59 : Running synthesis.xit
MIG: 20:33:59 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 20:33:59 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:33:59 : Running vlog_synth_rpr.xit
MIG: 20:33:59 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 20:33:59 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:34:00 : Running simulation.xit
MIG: 20:34:00 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 20:34:00 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:34:00 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:34:00 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 20:34:00 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:34:01 : Running implementation.xit
MIG: 20:34:01 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 20:34:01 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:37:27 : Running synthesis.xit
MIG: 20:37:27 : ################# RUNNING MIG BATCH ###################
MIG: 20:37:27 : Writing IN file for 'system_mig_7series_0_1'...compDirPath: d:/vivado2017.4/install/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1
MIG: 20:37:27 : synp_flow:  -- synthesis_mode: Other
MIG: 20:37:27 : outputDirectory: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/_tmp/
MIG: 20:37:27 : vivado_mode: xpg_bd
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 1
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 : isPortInterface: 0
MIG: 20:37:27 :  locked false  
MIG: 20:37:27 : HDL Language: Verilog
MIG: 20:37:27 : compInfo: false
MIG: 20:37:27 : Vivado Options xc7k325t ffg900 -2
MIG: 20:37:27 : 1: xc7k325t 2: ffg900 3: -2
MIG: 20:37:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:37:27 : xilinx_path: D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE
MIG: 20:37:27 : I am in catch area
MIG: 20:37:27 : Running D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/xil_txt.in -cg_exc_out e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/xil_txt.out ... 
MIG: 20:37:36 : XML_INPUT_FILE: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_a.prj
MIG: 20:37:36 : Component_Name: system_mig_7series_0_1
MIG: 20:37:36 : Moving system_mig_7series_0_1 ...
MIG: 20:37:36 : Moving system_mig_7series_0_1.veo ...
MIG: 20:37:36 : Moving system_mig_7series_0_1_xmdf.tcl ...
MIG: 20:37:37 : Running vlog_synth_rpr.xit
MIG: 20:37:37 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 20:37:37 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:37:37 : Running simulation.xit
MIG: 20:37:37 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 20:37:37 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:37:37 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:37:37 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 20:37:37 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:37:37 : Running implementation.xit
MIG: 20:37:38 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 20:37:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:17:47 : Running synthesis.xit
MIG: 20:17:47 : ################# RUNNING MIG BATCH ###################
MIG: 20:17:47 : Writing IN file for 'system_mig_7series_0_1'...compDirPath: d:/vivado2017.4/install/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1
MIG: 20:17:47 : synp_flow:  -- synthesis_mode: Other
MIG: 20:17:47 : outputDirectory: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/_tmp/
MIG: 20:17:47 : vivado_mode: xpg_bd
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 1
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 : isPortInterface: 0
MIG: 20:17:47 :  locked false  
MIG: 20:17:47 : HDL Language: Verilog
MIG: 20:17:47 : compInfo: false
MIG: 20:17:47 : Vivado Options xc7k325t ffg900 -2
MIG: 20:17:47 : 1: xc7k325t 2: ffg900 3: -2
MIG: 20:17:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:17:47 : xilinx_path: D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE
MIG: 20:17:47 : I am in catch area
MIG: 20:17:47 : Running D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/xil_txt.in -cg_exc_out e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/xil_txt.out ... 
MIG: 20:18:09 : XML_INPUT_FILE: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_a.prj
MIG: 20:18:09 : Component_Name: system_mig_7series_0_1
MIG: 20:18:09 : Moving system_mig_7series_0_1 ...
MIG: 20:18:09 : Moving system_mig_7series_0_1.veo ...
MIG: 20:18:09 : Moving system_mig_7series_0_1_xmdf.tcl ...
MIG: 20:18:10 : Running vlog_synth_rpr.xit
MIG: 20:18:10 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 20:18:10 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:18:10 : Running simulation.xit
MIG: 20:18:10 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 20:18:10 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:18:11 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:18:11 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 20:18:11 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:18:11 : Running implementation.xit
MIG: 20:18:11 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 20:18:11 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:26:41 : Running synthesis.xit
MIG: 09:26:41 : ################# RUNNING MIG BATCH ###################
MIG: 09:26:41 : Writing IN file for 'system_mig_7series_0_1'...compDirPath: d:/vivado2017.4/install/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1
MIG: 09:26:41 : synp_flow:  -- synthesis_mode: Other
MIG: 09:26:41 : outputDirectory: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/_tmp/
MIG: 09:26:41 : vivado_mode: xpg_bd
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 1
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 : isPortInterface: 0
MIG: 09:26:41 :  locked false  
MIG: 09:26:41 : HDL Language: Verilog
MIG: 09:26:41 : compInfo: false
MIG: 09:26:41 : Vivado Options xc7k325t ffg900 -2
MIG: 09:26:41 : 1: xc7k325t 2: ffg900 3: -2
MIG: 09:26:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:26:41 : xilinx_path: D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE
MIG: 09:26:41 : I am in catch area
MIG: 09:26:41 : Running D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/xil_txt.in -cg_exc_out e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/xil_txt.out ... 
MIG: 09:26:56 : XML_INPUT_FILE: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_a.prj
MIG: 09:26:56 : Component_Name: system_mig_7series_0_1
MIG: 09:26:56 : Moving system_mig_7series_0_1 ...
MIG: 09:26:56 : Moving system_mig_7series_0_1.veo ...
MIG: 09:26:56 : Moving system_mig_7series_0_1_xmdf.tcl ...
MIG: 09:26:57 : Running vlog_synth_rpr.xit
MIG: 09:26:57 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 09:26:57 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:26:57 : Running simulation.xit
MIG: 09:26:57 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 09:26:57 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:26:57 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:26:57 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 09:26:57 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:26:58 : Running implementation.xit
MIG: 09:26:58 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 09:26:58 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:15:48 : Running synthesis.xit
MIG: 21:15:48 : ################# RUNNING MIG BATCH ###################
MIG: 21:15:48 : Writing IN file for 'system_mig_7series_0_1'...compDirPath: d:/vivado2017.4/install/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1
MIG: 21:15:48 : synp_flow:  -- synthesis_mode: Other
MIG: 21:15:48 : outputDirectory: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/_tmp/
MIG: 21:15:48 : vivado_mode: xpg_bd
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 1
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 : isPortInterface: 0
MIG: 21:15:48 :  locked false  
MIG: 21:15:48 : HDL Language: Verilog
MIG: 21:15:48 : compInfo: false
MIG: 21:15:48 : Vivado Options xc7k325t ffg900 -2
MIG: 21:15:48 : 1: xc7k325t 2: ffg900 3: -2
MIG: 21:15:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:15:48 : xilinx_path: D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE
MIG: 21:15:48 : I am in catch area
MIG: 21:15:48 : Running D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/xil_txt.in -cg_exc_out e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/xil_txt.out ... 
MIG: 21:16:04 : XML_INPUT_FILE: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_a.prj
MIG: 21:16:04 : Component_Name: system_mig_7series_0_1
MIG: 21:16:04 : Moving system_mig_7series_0_1 ...
MIG: 21:16:04 : Moving system_mig_7series_0_1.veo ...
MIG: 21:16:04 : Moving system_mig_7series_0_1_xmdf.tcl ...
MIG: 21:16:04 : Running vlog_synth_rpr.xit
MIG: 21:16:04 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 21:16:04 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:16:04 : Running simulation.xit
MIG: 21:16:04 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 21:16:04 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:16:05 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:16:05 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 21:16:05 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:16:05 : Running implementation.xit
MIG: 21:16:05 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 21:16:05 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:09:48 : Running synthesis.xit
MIG: 21:09:48 : ################# RUNNING MIG BATCH ###################
MIG: 21:09:48 : Writing IN file for 'system_mig_7series_0_1'...compDirPath: d:/vivado2017.4/install/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1
MIG: 21:09:48 : synp_flow:  -- synthesis_mode: Other
MIG: 21:09:48 : outputDirectory: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/_tmp/
MIG: 21:09:48 : vivado_mode: xpg_bd
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:48 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 1
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 : isPortInterface: 0
MIG: 21:09:49 :  locked false  
MIG: 21:09:49 : HDL Language: Verilog
MIG: 21:09:49 : compInfo: false
MIG: 21:09:49 : Vivado Options xc7k325t ffg900 -2
MIG: 21:09:49 : 1: xc7k325t 2: ffg900 3: -2
MIG: 21:09:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:09:49 : xilinx_path: D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE
MIG: 21:09:49 : I am in catch area
MIG: 21:09:49 : Running D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/xil_txt.in -cg_exc_out e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/xil_txt.out ... 
MIG: 21:10:10 : XML_INPUT_FILE: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_a.prj
MIG: 21:10:10 : Component_Name: system_mig_7series_0_1
MIG: 21:10:10 : Moving system_mig_7series_0_1 ...
MIG: 21:10:10 : Moving system_mig_7series_0_1.veo ...
MIG: 21:10:10 : Moving system_mig_7series_0_1_xmdf.tcl ...
MIG: 21:10:11 : Running vlog_synth_rpr.xit
MIG: 21:10:11 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 21:10:11 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:10:11 : Running simulation.xit
MIG: 21:10:11 : ################# RUNNING MIG BATCH ###################
MIG: 21:10:11 : Writing IN file for 'system_mig_7series_0_1'...compDirPath: d:/vivado2017.4/install/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1
MIG: 21:10:11 : synp_flow:  -- synthesis_mode: Other
MIG: 21:10:11 : outputDirectory: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/_tmp/
MIG: 21:10:11 : vivado_mode: xpg_bd
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:11 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 1
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 : isPortInterface: 0
MIG: 21:10:12 :  locked false  
MIG: 21:10:12 : HDL Language: Verilog
MIG: 21:10:12 : compInfo: false
MIG: 21:10:12 : Vivado Options xc7k325t ffg900 -2
MIG: 21:10:12 : 1: xc7k325t 2: ffg900 3: -2
MIG: 21:10:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:10:12 : xilinx_path: D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE
MIG: 21:10:12 : I am in catch area
MIG: 21:10:12 : Running D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/xil_txt.in -cg_exc_out e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/xil_txt.out ... 
MIG: 21:10:27 : XML_INPUT_FILE: e:/ad9371_11111/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_a.prj
MIG: 21:10:27 : Component_Name: system_mig_7series_0_1
MIG: 21:10:27 : Moving system_mig_7series_0_1 ...
MIG: 21:10:27 : Moving system_mig_7series_0_1.veo ...
MIG: 21:10:27 : Moving system_mig_7series_0_1_xmdf.tcl ...
MIG: 21:10:28 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:10:28 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 21:10:28 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:10:28 : Running implementation.xit
MIG: 21:10:28 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 21:10:28 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:28:46 : xml_input_file: board.prj
MIG: 20:28:46 : Absolute path of xml_input_file: e:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/board.prj
MIG: 20:28:46 : xml_input_file: mig_a.prj
MIG: 20:28:46 : Absolute path of xml_input_file: e:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_a.prj
MIG: 20:28:47 : xml_input_file: mig_a.prj
MIG: 20:28:47 : Absolute path of xml_input_file: e:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_a.prj
MIG: 20:28:49 : Running customizer.xit
MIG: 20:28:49 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 20:28:49 : Writing IN file for 'system_mig_7series_0_1'...compDirPath: d:/vivado2017.4/install/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10452-hu-PC/coregen/system_mig_7series_0_1
MIG: 20:28:49 : synp_flow:  -- synthesis_mode: Other
MIG: 20:28:49 : outputDirectory: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10452-hu-PC/coregen/system_mig_7series_0_1/_tmp/
MIG: 20:28:49 : vivado_mode: xpg_bd
MIG: 20:28:49 :  locked false  
MIG: 20:28:49 : HDL Language: Verilog
MIG: 20:28:49 : compInfo: false
MIG: 20:28:49 : Vivado Options xc7k325t ffg900 -2
MIG: 20:28:49 : 1: xc7k325t 2: ffg900 3: -2
MIG: 20:28:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:28:49 : xilinx_path: D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE
MIG: 20:28:49 : I am in catch area
MIG: 20:28:49 : Running D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10452-hu-PC/coregen/system_mig_7series_0_1/xil_txt.in -cg_exc_out c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10452-hu-PC/coregen/system_mig_7series_0_1/xil_txt.out ... 
MIG: 20:40:30 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 20:40:30 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 20:40:30 : XML_INPUT_FILE: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10452-hu-PC/coregen/system_mig_7series_0_1/mig_b.prj
MIG: 20:40:30 : Component_Name: system_mig_7series_0_1
MIG: 20:40:30 : Moving system_mig_7series_0_1 ...
MIG: 20:40:30 : Moving system_mig_7series_0_1.veo ...
MIG: 20:40:30 : Moving system_mig_7series_0_1_xmdf.tcl ...
MIG: 20:40:30 : Sending back 0
MIG: 20:40:31 : xml_input_file: mig_b.prj
MIG: 20:40:31 : Absolute path of xml_input_file: e:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_b.prj
MIG: 20:40:31 : xml_input_file: mig_b.prj
MIG: 20:40:31 : Absolute path of xml_input_file: e:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_b.prj
MIG: 20:40:31 : In updateAllModelParams
MIG: 20:40:31 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 20:40:31 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:40:31 : XGUI hdlLanguage: Verilog
MIG: 20:40:31 : xgui vivado_mode: xpg_bd
MIG: 20:40:31 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:40:31 : Reading E:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/system_mig_7series_0_1/user_design/rtl/system_mig_7series_0_1_mig.v ...
MIG: 20:40:33 : 
MIG: 20:40:33 : Inside fn mem: DDR3
MIG: 20:40:33 : detect_uiclk: 200000000
MIG: 20:40:33 : cntrl:  memtype: DDR3
MIG: 20:40:33 : 
MIG: 20:40:33 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 20:40:33 : 
MIG: 20:40:33 : 
MIG: 20:40:33 : 
MIG: 20:40:33 : 
MIG: 20:40:33 :  polarity_value: 0
MIG: 20:40:33 : 
MIG: 20:40:33 : 
MIG: 20:40:33 : cntrl:  memtype: DDR3
MIG: 20:40:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 20:40:33 : 
MIG: 20:40:33 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 20:40:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 20:40:33 : 
MIG: 20:40:33 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 20:40:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 20:40:33 : 
MIG: 20:40:33 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 20:40:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 20:40:33 : 
MIG: 20:40:33 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 20:40:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 20:40:33 : 
MIG: 20:40:33 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 20:40:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 8.000
MIG: 20:40:33 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 20:40:33 : 
MIG: 20:40:33 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 20:40:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 8
MIG: 20:40:33 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 20:40:33 : 100000000
MIG: 20:40:33 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 100000000
MIG: 20:40:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 20:40:33 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 20:40:33 : 
MIG: 20:40:33 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 20:40:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 20:40:33 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 20:40:33 : 
MIG: 20:40:33 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 20:40:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 20:40:33 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 20:40:33 : 
MIG: 20:40:33 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 20:40:33 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 20:40:33 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:40:33 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 20:40:33 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 20:40:33 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: ECC ==> OFF
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 20:40:33 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:40:33 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:40:33 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:40:33 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 20:40:33 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 20:40:33 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 20:40:33 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 20:40:33 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 20:40:33 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 20:40:33 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 20:40:33 :  Invalid Param: DDR3_AL ==> "0"
MIG: 20:40:33 :  Invalid Param: DDR3_nAL ==> 0
MIG: 20:40:33 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 20:40:33 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 20:40:33 :  Invalid Param: DDR3_CL ==> 11
MIG: 20:40:33 :  Invalid Param: DDR3_CWL ==> 8
MIG: 20:40:33 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 20:40:33 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 20:40:33 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 20:40:33 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 20:40:33 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 20:40:33 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 20:40:33 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 20:40:33 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 20:40:33 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 20:40:33 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 20:40:33 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 20:40:33 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 20:40:33 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 20:40:33 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 20:40:33 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 20:40:33 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 20:40:33 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:40:33 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 20:40:33 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 20:40:33 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 20:40:33 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 20:40:33 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 20:40:33 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 8.000
MIG: 20:40:33 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 8
MIG: 20:40:33 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 20:40:33 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 20:40:33 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 20:40:33 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 20:40:33 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 20:40:33 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 20:40:33 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 20:40:33 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 20:40:33 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 20:40:33 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 20:40:33 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 20:40:33 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 20:40:33 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 20:40:33 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 20:40:33 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 20:40:33 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 20:40:33 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:40:33 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 20:40:33 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:40:33 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 20:40:33 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 20:40:33 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:40:33 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:40:33 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 20:40:33 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 20:40:33 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 20:40:33 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 20:40:33 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 20:40:33 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 20:40:33 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 20:40:33 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 20:40:33 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 20:40:33 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 20:40:33 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 20:40:33 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 20:40:33 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:40:33 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 20:40:33 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 20:40:33 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 20:40:33 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 20:40:33 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 20:40:33 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 20:40:33 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 20:40:33 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 20:40:33 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 20:40:33 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 20:40:33 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 20:40:33 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 20:40:33 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 20:40:33 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 20:40:33 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 20:40:33 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:40:33 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:40:33 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:40:33 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:40:33 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:40:33 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:40:33 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:40:33 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:40:33 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:40:33 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:40:33 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 20:40:33 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:40:33 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:40:33 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:40:33 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:40:33 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:40:33 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 20:40:33 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 20:40:33 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 20:40:33 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 20:40:33 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 20:40:33 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 20:40:33 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:40:33 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 20:40:33 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 20:40:33 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 20:40:33 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 20:40:33 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 20:40:33 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 20:40:33 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 20:40:33 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SYSTEM_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 20:40:33 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SYSTEM_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 20:40:33 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:40:33 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:40:33 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 20:40:33 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 20:40:33 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:40:33 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 20:40:33 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 20:40:33 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 20:40:33 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 20:40:33 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 20:40:33 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:40:33 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 20:40:33 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 20:40:33 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 20:40:33 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:40:33 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:40:33 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:40:33 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:40:33 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:40:33 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:40:33 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:40:33 : 
MIG: 20:40:33 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 20:40:33 : 
MIG: 20:40:33 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:40:33 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 20:40:33 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 20:40:33 : 
MIG: 20:40:33 : 
MIG: 20:40:33 : 
MIG: 20:40:33 : Same Interface
MIG: 21:01:16 : Running synthesis.xit
MIG: 21:01:16 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 21:01:16 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:01:16 : Running vlog_synth_rpr.xit
MIG: 21:01:16 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 21:01:16 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:02:31 : Running synthesis.xit
MIG: 21:02:31 : ################# RUNNING MIG BATCH ###################
MIG: 21:02:31 : Writing IN file for 'system_mig_7series_0_1'...compDirPath: d:/vivado2017.4/install/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1
MIG: 21:02:31 : synp_flow:  -- synthesis_mode: Other
MIG: 21:02:31 : outputDirectory: e:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/_tmp/
MIG: 21:02:31 : vivado_mode: xpg_bd
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 1
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 : isPortInterface: 0
MIG: 21:02:31 :  locked false  
MIG: 21:02:31 : HDL Language: Verilog
MIG: 21:02:31 : compInfo: false
MIG: 21:02:31 : Vivado Options xc7k325t ffg900 -2
MIG: 21:02:31 : 1: xc7k325t 2: ffg900 3: -2
MIG: 21:02:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:02:31 : xilinx_path: D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE
MIG: 21:02:31 : I am in catch area
MIG: 21:02:31 : Running D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/xil_txt.in -cg_exc_out e:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/xil_txt.out ... 
MIG: 21:02:44 : XML_INPUT_FILE: e:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_b.prj
MIG: 21:02:44 : Component_Name: system_mig_7series_0_1
MIG: 21:02:44 : Moving system_mig_7series_0_1 ...
MIG: 21:02:44 : Moving system_mig_7series_0_1.veo ...
MIG: 21:02:44 : Moving system_mig_7series_0_1_xmdf.tcl ...
MIG: 21:02:44 : Running vlog_synth_rpr.xit
MIG: 21:02:44 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 21:02:44 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:02:45 : Running simulation.xit
MIG: 21:02:45 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 21:02:45 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:02:45 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:02:45 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 21:02:45 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:02:46 : Running implementation.xit
MIG: 21:02:46 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 21:02:46 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 22:43:13 : Running customizer.xit
MIG: 22:43:13 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 22:43:13 : Writing IN file for 'system_mig_7series_0_1'...compDirPath: d:/vivado2017.4/install/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10452-hu-PC/coregen/system_mig_7series_0_1
MIG: 22:43:13 : synp_flow:  -- synthesis_mode: Other
MIG: 22:43:13 : outputDirectory: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10452-hu-PC/coregen/system_mig_7series_0_1/_tmp/
MIG: 22:43:13 : vivado_mode: xpg_bd
MIG: 22:43:13 :  locked false  
MIG: 22:43:13 : HDL Language: Verilog
MIG: 22:43:13 : compInfo: false
MIG: 22:43:13 : Vivado Options xc7k325t ffg900 -2
MIG: 22:43:13 : 1: xc7k325t 2: ffg900 3: -2
MIG: 22:43:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:43:13 : xilinx_path: D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE
MIG: 22:43:13 : I am in catch area
MIG: 22:43:13 : Running D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10452-hu-PC/coregen/system_mig_7series_0_1/xil_txt.in -cg_exc_out c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10452-hu-PC/coregen/system_mig_7series_0_1/xil_txt.out ... 
MIG: 22:44:26 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 22:44:26 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 22:44:26 : XML_INPUT_FILE: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10452-hu-PC/coregen/system_mig_7series_0_1/mig_a.prj
MIG: 22:44:26 : Component_Name: system_mig_7series_0_1
MIG: 22:44:26 : Moving system_mig_7series_0_1 ...
MIG: 22:44:26 : Moving system_mig_7series_0_1.veo ...
MIG: 22:44:26 : Moving system_mig_7series_0_1_xmdf.tcl ...
MIG: 22:44:26 : Sending back 0
MIG: 22:44:27 : xml_input_file: mig_a.prj
MIG: 22:44:27 : Absolute path of xml_input_file: e:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_a.prj
MIG: 22:44:27 : xml_input_file: mig_a.prj
MIG: 22:44:27 : Absolute path of xml_input_file: e:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_a.prj
MIG: 22:44:27 : In updateAllModelParams
MIG: 22:44:27 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 22:44:27 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 22:44:27 : XGUI hdlLanguage: Verilog
MIG: 22:44:27 : xgui vivado_mode: xpg_bd
MIG: 22:44:27 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:44:27 : Reading E:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/system_mig_7series_0_1/user_design/rtl/system_mig_7series_0_1_mig.v ...
MIG: 22:44:28 : 
MIG: 22:44:28 : Inside fn mem: DDR3
MIG: 22:44:28 : detect_uiclk: 200000000
MIG: 22:44:28 : cntrl:  memtype: DDR3
MIG: 22:44:28 : 
MIG: 22:44:28 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 22:44:28 : 
MIG: 22:44:28 : 
MIG: 22:44:28 : 
MIG: 22:44:28 : 
MIG: 22:44:28 :  polarity_value: 0
MIG: 22:44:28 : 
MIG: 22:44:28 : 
MIG: 22:44:28 : cntrl:  memtype: DDR3
MIG: 22:44:28 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 22:44:28 : 
MIG: 22:44:28 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 22:44:28 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 22:44:28 : 
MIG: 22:44:28 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 22:44:28 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 22:44:28 : 
MIG: 22:44:28 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 22:44:28 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 22:44:28 : 
MIG: 22:44:28 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 22:44:28 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 22:44:28 : 
MIG: 22:44:28 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 22:44:28 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 8.000
MIG: 22:44:28 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 22:44:28 : 
MIG: 22:44:28 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 22:44:28 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 8
MIG: 22:44:28 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 22:44:28 : 
MIG: 22:44:28 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 100000000
MIG: 22:44:28 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 22:44:28 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 22:44:28 : 
MIG: 22:44:28 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 22:44:28 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 22:44:28 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 22:44:28 : 
MIG: 22:44:28 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 22:44:28 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 22:44:28 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 22:44:28 : 
MIG: 22:44:28 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 22:44:28 : 
MIG: 22:44:28 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 22:44:28 : 
MIG: 22:44:28 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 22:44:28 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 22:44:28 : 
MIG: 22:44:28 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 22:44:28 : 
MIG: 22:44:28 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 22:44:28 : 
MIG: 22:44:28 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 22:44:28 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 22:44:28 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 22:44:28 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 22:44:28 : 
MIG: 22:44:28 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 22:44:28 : 
MIG: 22:44:28 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 22:44:28 : 
MIG: 22:44:28 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 22:44:28 : 
MIG: 22:44:28 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 22:44:28 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 22:44:28 : 
MIG: 22:44:28 :  Valid Param: ECC ==> OFF
MIG: 22:44:28 : 
MIG: 22:44:28 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 22:44:28 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:44:28 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 22:44:28 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:44:28 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 22:44:28 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 22:44:28 : 
MIG: 22:44:28 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 22:44:28 : 
MIG: 22:44:28 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 22:44:28 : 
MIG: 22:44:28 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 22:44:28 : 
MIG: 22:44:28 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 22:44:28 : 
MIG: 22:44:28 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 22:44:28 : 
MIG: 22:44:28 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 22:44:28 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 22:44:28 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 22:44:28 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 22:44:28 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 22:44:28 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 22:44:28 :  Invalid Param: DDR3_AL ==> "0"
MIG: 22:44:28 :  Invalid Param: DDR3_nAL ==> 0
MIG: 22:44:28 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 22:44:28 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 22:44:28 :  Invalid Param: DDR3_CL ==> 11
MIG: 22:44:28 :  Invalid Param: DDR3_CWL ==> 8
MIG: 22:44:28 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 22:44:28 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 22:44:28 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 22:44:28 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 22:44:28 : 
MIG: 22:44:28 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 22:44:28 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 22:44:28 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 22:44:28 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 22:44:28 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 22:44:28 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 22:44:28 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 22:44:28 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 22:44:28 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 22:44:28 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 22:44:28 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 22:44:28 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 22:44:28 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 22:44:28 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 22:44:28 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 22:44:28 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 22:44:28 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 22:44:28 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 22:44:28 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 22:44:28 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 8.000
MIG: 22:44:28 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 8
MIG: 22:44:28 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 22:44:28 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 22:44:28 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 22:44:28 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 22:44:28 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 22:44:28 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 22:44:28 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 22:44:28 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 22:44:28 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 22:44:28 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 22:44:28 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 22:44:28 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 22:44:28 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 22:44:28 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 22:44:28 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 22:44:28 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 22:44:28 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:44:28 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 22:44:29 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 22:44:29 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 22:44:29 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 22:44:29 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 22:44:29 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 22:44:29 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 22:44:29 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 22:44:29 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 22:44:29 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 22:44:29 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 22:44:29 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 22:44:29 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 22:44:29 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 22:44:29 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 22:44:29 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 22:44:29 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 22:44:29 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 22:44:29 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 22:44:29 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 22:44:29 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 22:44:29 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 22:44:29 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 22:44:29 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 22:44:29 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 22:44:29 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 22:44:29 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 22:44:29 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 22:44:29 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 22:44:29 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 22:44:29 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 22:44:29 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 22:44:29 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 22:44:29 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 22:44:29 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:44:29 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:44:29 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:44:29 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:44:29 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:44:29 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:44:29 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:44:29 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:44:29 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:44:29 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:44:29 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 22:44:29 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 22:44:29 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 22:44:29 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 22:44:29 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:44:29 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 22:44:29 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 22:44:29 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 22:44:29 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 22:44:29 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 22:44:29 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 22:44:29 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 22:44:29 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 22:44:29 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 22:44:29 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 22:44:29 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 22:44:29 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 22:44:29 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 22:44:29 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 22:44:29 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 22:44:29 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SYSTEM_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 22:44:29 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SYSTEM_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 22:44:29 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 22:44:29 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 22:44:29 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 22:44:29 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 22:44:29 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:44:29 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 22:44:29 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 22:44:29 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 22:44:29 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 22:44:29 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 22:44:29 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 22:44:29 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 22:44:29 : 
MIG: 22:44:29 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 22:44:29 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 22:44:29 : 
MIG: 22:44:29 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 22:44:29 : 
MIG: 22:44:29 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 22:44:29 : 
MIG: 22:44:29 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 22:44:29 : 
MIG: 22:44:29 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 22:44:29 : 
MIG: 22:44:29 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 22:44:29 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 22:44:29 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 22:44:29 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 22:44:29 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 22:44:29 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 22:44:29 : 
MIG: 22:44:29 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 22:44:29 : 
MIG: 22:44:29 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 22:44:29 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 22:44:29 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 22:44:29 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 22:44:29 : 
MIG: 22:44:29 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 22:44:29 : 
MIG: 22:44:29 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 22:44:29 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 22:44:29 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 22:44:29 : 
MIG: 22:44:29 : 
MIG: 22:44:29 : 
MIG: 22:44:29 : Same Interface
MIG: 22:58:52 : Running customizer.xit
MIG: 22:58:52 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 22:58:52 : Writing IN file for 'system_mig_7series_0_1'...compDirPath: d:/vivado2017.4/install/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10452-hu-PC/coregen/system_mig_7series_0_1
MIG: 22:58:52 : synp_flow:  -- synthesis_mode: Other
MIG: 22:58:52 : outputDirectory: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10452-hu-PC/coregen/system_mig_7series_0_1/_tmp/
MIG: 22:58:52 : vivado_mode: xpg_bd
MIG: 22:58:52 :  locked false  
MIG: 22:58:52 : HDL Language: Verilog
MIG: 22:58:52 : compInfo: false
MIG: 22:58:52 : Vivado Options xc7k325t ffg900 -2
MIG: 22:58:52 : 1: xc7k325t 2: ffg900 3: -2
MIG: 22:58:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:58:52 : xilinx_path: D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE
MIG: 22:58:52 : I am in catch area
MIG: 22:58:52 : Running D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10452-hu-PC/coregen/system_mig_7series_0_1/xil_txt.in -cg_exc_out c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10452-hu-PC/coregen/system_mig_7series_0_1/xil_txt.out ... 
MIG: 22:59:45 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 22:59:45 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 22:59:45 : XML_INPUT_FILE: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10452-hu-PC/coregen/system_mig_7series_0_1/mig_b.prj
MIG: 22:59:45 : Component_Name: system_mig_7series_0_1
MIG: 22:59:45 : Moving system_mig_7series_0_1 ...
MIG: 22:59:46 : Moving system_mig_7series_0_1.veo ...
MIG: 22:59:46 : Moving system_mig_7series_0_1_xmdf.tcl ...
MIG: 22:59:46 : Sending back 0
MIG: 22:59:47 : xml_input_file: mig_b.prj
MIG: 22:59:47 : Absolute path of xml_input_file: e:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_b.prj
MIG: 22:59:47 : xml_input_file: mig_b.prj
MIG: 22:59:47 : Absolute path of xml_input_file: e:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_b.prj
MIG: 22:59:47 : In updateAllModelParams
MIG: 22:59:47 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 22:59:47 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 22:59:47 : XGUI hdlLanguage: Verilog
MIG: 22:59:47 : xgui vivado_mode: xpg_bd
MIG: 22:59:47 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:59:47 : Reading E:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/system_mig_7series_0_1/user_design/rtl/system_mig_7series_0_1_mig.v ...
MIG: 22:59:48 : 
MIG: 22:59:48 : Inside fn mem: DDR3
MIG: 22:59:48 : detect_uiclk: 200000000
MIG: 22:59:48 : cntrl:  memtype: DDR3
MIG: 22:59:48 : 
MIG: 22:59:48 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 22:59:48 : 
MIG: 22:59:48 : 
MIG: 22:59:48 : 
MIG: 22:59:48 : 
MIG: 22:59:48 :  polarity_value: 0
MIG: 22:59:48 : 
MIG: 22:59:48 : 
MIG: 22:59:48 : cntrl:  memtype: DDR3
MIG: 22:59:48 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 22:59:48 : 
MIG: 22:59:48 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 22:59:48 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 22:59:48 : 
MIG: 22:59:48 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 22:59:48 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 22:59:48 : 
MIG: 22:59:48 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 22:59:48 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 22:59:48 : 
MIG: 22:59:48 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 22:59:48 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 22:59:48 : 
MIG: 22:59:48 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 22:59:48 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 8.000
MIG: 22:59:48 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 22:59:48 : 
MIG: 22:59:48 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 22:59:48 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 8
MIG: 22:59:48 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 22:59:48 : 
MIG: 22:59:48 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 100000000
MIG: 22:59:48 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 22:59:48 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 22:59:48 : 
MIG: 22:59:48 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 22:59:48 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 22:59:48 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 22:59:48 : 
MIG: 22:59:48 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 22:59:48 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 22:59:48 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 22:59:48 : 
MIG: 22:59:48 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 22:59:48 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 22:59:48 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 22:59:48 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 22:59:48 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 22:59:48 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: ECC ==> OFF
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 22:59:48 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:59:48 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 22:59:48 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:59:48 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 22:59:48 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 22:59:48 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 22:59:48 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 22:59:48 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 22:59:48 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 22:59:48 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 22:59:48 :  Invalid Param: DDR3_AL ==> "0"
MIG: 22:59:48 :  Invalid Param: DDR3_nAL ==> 0
MIG: 22:59:48 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 22:59:48 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 22:59:48 :  Invalid Param: DDR3_CL ==> 11
MIG: 22:59:48 :  Invalid Param: DDR3_CWL ==> 8
MIG: 22:59:48 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 22:59:48 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 22:59:48 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 22:59:48 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 22:59:48 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 22:59:48 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 22:59:48 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 22:59:48 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 22:59:48 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 22:59:48 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 22:59:48 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 22:59:48 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 22:59:48 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 22:59:48 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 22:59:48 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 22:59:48 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 22:59:48 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 22:59:48 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 22:59:48 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 22:59:48 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 22:59:48 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 22:59:48 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 22:59:48 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 8.000
MIG: 22:59:48 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 8
MIG: 22:59:48 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 22:59:48 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 22:59:48 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 22:59:48 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 22:59:48 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 22:59:48 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 22:59:48 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 22:59:48 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 22:59:48 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 22:59:48 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 22:59:48 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 22:59:48 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 22:59:48 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 22:59:48 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 22:59:48 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 22:59:48 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 22:59:48 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:59:48 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 22:59:48 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 22:59:48 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 22:59:48 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 22:59:48 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 22:59:48 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 22:59:48 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 22:59:48 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 22:59:48 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 22:59:48 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 22:59:48 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 22:59:48 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 22:59:48 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 22:59:48 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 22:59:48 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 22:59:48 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 22:59:48 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 22:59:48 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 22:59:48 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 22:59:48 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 22:59:48 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 22:59:48 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 22:59:48 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 22:59:48 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 22:59:48 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 22:59:48 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 22:59:48 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 22:59:48 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 22:59:48 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 22:59:48 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 22:59:48 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 22:59:48 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 22:59:48 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 22:59:48 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 22:59:48 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:59:48 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:59:48 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:59:48 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:59:48 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:59:48 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:59:48 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:59:48 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:59:48 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:59:48 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:59:48 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 22:59:48 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 22:59:48 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 22:59:48 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 22:59:48 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:59:48 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 22:59:48 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 22:59:48 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 22:59:48 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 22:59:48 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 22:59:48 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 22:59:48 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 22:59:48 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 22:59:48 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 22:59:48 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 22:59:48 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 22:59:48 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 22:59:48 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 22:59:48 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 22:59:48 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 22:59:48 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SYSTEM_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 22:59:48 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SYSTEM_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 22:59:48 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 22:59:48 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 22:59:48 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 22:59:48 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 22:59:48 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:59:48 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 22:59:48 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 22:59:48 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 22:59:48 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 22:59:48 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 22:59:48 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 22:59:48 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 22:59:48 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 22:59:48 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 22:59:48 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 22:59:48 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 22:59:48 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 22:59:48 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 22:59:48 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 22:59:48 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 22:59:48 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 22:59:48 : 
MIG: 22:59:48 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 22:59:48 : 
MIG: 22:59:48 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 22:59:48 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 22:59:48 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 22:59:48 : 
MIG: 22:59:48 : 
MIG: 22:59:48 : 
MIG: 22:59:48 : Same Interface
MIG: 23:17:02 : Running synthesis.xit
MIG: 23:17:02 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 23:17:02 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 23:17:02 : Running vlog_synth_rpr.xit
MIG: 23:17:02 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 23:17:02 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 23:17:03 : Running simulation.xit
MIG: 23:17:03 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 23:17:03 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 23:17:03 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:17:03 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 23:17:03 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 23:17:04 : Running implementation.xit
MIG: 23:17:04 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 23:17:04 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 08:45:27 : xml_input_file: board.prj
MIG: 08:45:27 : Absolute path of xml_input_file: e:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/board.prj
MIG: 08:45:27 : xml_input_file: mig_b.prj
MIG: 08:45:27 : Absolute path of xml_input_file: e:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_b.prj
MIG: 08:45:28 : xml_input_file: mig_b.prj
MIG: 08:45:28 : Absolute path of xml_input_file: e:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_b.prj
MIG: 08:45:30 : Running customizer.xit
MIG: 08:45:30 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 08:45:30 : Writing IN file for 'system_mig_7series_0_1'...compDirPath: d:/vivado2017.4/install/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-13052-hu-PC/coregen/system_mig_7series_0_1
MIG: 08:45:30 : synp_flow:  -- synthesis_mode: Other
MIG: 08:45:30 : outputDirectory: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-13052-hu-PC/coregen/system_mig_7series_0_1/_tmp/
MIG: 08:45:30 : vivado_mode: xpg_bd
MIG: 08:45:30 :  locked false  
MIG: 08:45:30 : HDL Language: Verilog
MIG: 08:45:30 : compInfo: false
MIG: 08:45:30 : Vivado Options xc7k325t ffg900 -2
MIG: 08:45:30 : 1: xc7k325t 2: ffg900 3: -2
MIG: 08:45:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 08:45:30 : xilinx_path: D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE
MIG: 08:45:30 : I am in catch area
MIG: 08:45:30 : Running D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-13052-hu-PC/coregen/system_mig_7series_0_1/xil_txt.in -cg_exc_out c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-13052-hu-PC/coregen/system_mig_7series_0_1/xil_txt.out ... 
MIG: 10:26:00 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 10:26:00 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 10:26:00 : XML_INPUT_FILE: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-13052-hu-PC/coregen/system_mig_7series_0_1/mig_a.prj
MIG: 10:26:00 : Component_Name: system_mig_7series_0_1
MIG: 10:26:00 : Moving system_mig_7series_0_1 ...
MIG: 10:26:00 : Moving system_mig_7series_0_1.veo ...
MIG: 10:26:00 : Moving system_mig_7series_0_1_xmdf.tcl ...
MIG: 10:26:00 : Sending back 0
MIG: 10:26:01 : xml_input_file: mig_a.prj
MIG: 10:26:01 : Absolute path of xml_input_file: e:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_a.prj
MIG: 10:26:01 : xml_input_file: mig_a.prj
MIG: 10:26:01 : Absolute path of xml_input_file: e:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_a.prj
MIG: 10:26:01 : In updateAllModelParams
MIG: 10:26:01 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 10:26:01 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:26:01 : XGUI hdlLanguage: Verilog
MIG: 10:26:01 : xgui vivado_mode: xpg_bd
MIG: 10:26:01 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:26:01 : Reading E:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/system_mig_7series_0_1/user_design/rtl/system_mig_7series_0_1_mig.v ...
MIG: 10:26:02 : 
MIG: 10:26:02 : Inside fn mem: DDR3
MIG: 10:26:02 : detect_uiclk: 200000000
MIG: 10:26:02 : cntrl:  memtype: DDR3
MIG: 10:26:02 : 
MIG: 10:26:02 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:26:02 : 
MIG: 10:26:02 : 
MIG: 10:26:02 : 
MIG: 10:26:02 : 
MIG: 10:26:02 :  polarity_value: 0
MIG: 10:26:02 : 
MIG: 10:26:02 : 
MIG: 10:26:02 : cntrl:  memtype: DDR3
MIG: 10:26:02 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 10:26:02 : 
MIG: 10:26:02 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 10:26:02 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 10:26:02 : 
MIG: 10:26:02 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 10:26:02 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 10:26:02 : 
MIG: 10:26:02 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 10:26:02 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 10:26:02 : 
MIG: 10:26:02 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 10:26:02 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 10:26:02 : 
MIG: 10:26:02 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 10:26:02 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 8.000
MIG: 10:26:02 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 10:26:02 : 
MIG: 10:26:02 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 10:26:02 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 10:26:02 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 10:26:02 : 200000000
MIG: 10:26:02 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 10:26:02 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 10:26:02 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 10:26:02 : 
MIG: 10:26:02 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 10:26:02 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 10:26:02 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 10:26:02 : 
MIG: 10:26:02 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 10:26:02 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 10:26:02 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 10:26:02 : 
MIG: 10:26:02 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 10:26:02 : 
MIG: 10:26:02 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:26:02 : 
MIG: 10:26:02 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:26:02 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:26:02 : 
MIG: 10:26:02 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:26:02 : 
MIG: 10:26:02 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:26:02 : 
MIG: 10:26:02 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:26:02 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:26:02 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 10:26:02 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:26:02 : 
MIG: 10:26:02 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 10:26:02 : 
MIG: 10:26:02 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 10:26:02 : 
MIG: 10:26:02 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 10:26:02 : 
MIG: 10:26:02 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 10:26:02 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:26:02 : 
MIG: 10:26:02 :  Valid Param: ECC ==> OFF
MIG: 10:26:02 : 
MIG: 10:26:02 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 10:26:02 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:26:02 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:26:02 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:26:02 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:26:02 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:26:02 : 
MIG: 10:26:02 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:26:02 : 
MIG: 10:26:02 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 10:26:02 : 
MIG: 10:26:02 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 10:26:02 : 
MIG: 10:26:02 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:26:02 : 
MIG: 10:26:02 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:26:02 : 
MIG: 10:26:02 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:26:02 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:26:02 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:26:02 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 10:26:02 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 10:26:02 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 10:26:02 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:26:02 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:26:02 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:26:02 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:26:02 :  Invalid Param: DDR3_CL ==> 11
MIG: 10:26:02 :  Invalid Param: DDR3_CWL ==> 8
MIG: 10:26:02 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:26:03 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 10:26:03 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:26:03 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:26:03 : 
MIG: 10:26:03 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:26:03 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:26:03 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:26:03 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:26:03 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 10:26:03 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:26:03 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 10:26:03 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 10:26:03 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:26:03 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:26:03 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:26:03 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:26:03 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 10:26:03 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:26:03 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 10:26:03 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 10:26:03 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 10:26:03 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 10:26:03 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 10:26:03 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 8.000
MIG: 10:26:03 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 10:26:03 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 10:26:03 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 10:26:03 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 10:26:03 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:26:03 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 10:26:03 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:26:03 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 10:26:03 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 10:26:03 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:26:03 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 10:26:03 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 10:26:03 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:26:03 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:26:03 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:26:03 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:26:03 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:26:03 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:26:03 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:26:03 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:26:03 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 10:26:03 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 10:26:03 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:26:03 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:26:03 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:26:03 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:26:03 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 10:26:03 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:26:03 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:26:03 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 10:26:03 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 10:26:03 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 10:26:03 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 10:26:03 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 10:26:03 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 10:26:03 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 10:26:03 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:26:03 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:26:03 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 10:26:03 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 10:26:03 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:26:03 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 10:26:03 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 10:26:03 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 10:26:03 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 10:26:03 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 10:26:03 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 10:26:03 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 10:26:03 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 10:26:03 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 10:26:03 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 10:26:03 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 10:26:03 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:26:03 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:26:03 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:26:03 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:26:03 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:26:03 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:26:03 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:26:03 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:26:03 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:26:03 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:26:03 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 10:26:03 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:26:03 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:26:03 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:26:03 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:26:03 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:26:03 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 10:26:03 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 10:26:03 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:26:03 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:26:03 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:26:03 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:26:03 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:26:03 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:26:03 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:26:03 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:26:03 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 10:26:03 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 10:26:03 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 10:26:03 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 10:26:03 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SYSTEM_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 10:26:03 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SYSTEM_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 10:26:03 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:26:03 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:26:03 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:26:03 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:26:03 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:26:03 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:26:03 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:26:03 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:26:03 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 10:26:03 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:26:03 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:26:03 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 10:26:03 : 
MIG: 10:26:03 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:26:03 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:26:03 : 
MIG: 10:26:03 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 10:26:03 : 
MIG: 10:26:03 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 10:26:03 : 
MIG: 10:26:03 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:26:03 : 
MIG: 10:26:03 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:26:03 : 
MIG: 10:26:03 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 10:26:03 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:26:03 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:26:03 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:26:03 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:26:03 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:26:03 : 
MIG: 10:26:03 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:26:03 : 
MIG: 10:26:03 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:26:03 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:26:03 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:26:03 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:26:03 : 
MIG: 10:26:03 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:26:03 : 
MIG: 10:26:03 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:26:03 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:26:03 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 10:26:03 : 
MIG: 10:26:03 : 
MIG: 10:26:03 : 
MIG: 10:26:03 : Same Interface
MIG: 10:32:16 : Running customizer.xit
MIG: 10:32:16 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 10:32:16 : Writing IN file for 'system_mig_7series_0_1'...compDirPath: d:/vivado2017.4/install/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-13052-hu-PC/coregen/system_mig_7series_0_1
MIG: 10:32:16 : synp_flow:  -- synthesis_mode: Other
MIG: 10:32:16 : outputDirectory: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-13052-hu-PC/coregen/system_mig_7series_0_1/_tmp/
MIG: 10:32:16 : vivado_mode: xpg_bd
MIG: 10:32:16 :  locked false  
MIG: 10:32:16 : HDL Language: Verilog
MIG: 10:32:16 : compInfo: false
MIG: 10:32:16 : Vivado Options xc7k325t ffg900 -2
MIG: 10:32:16 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:32:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:32:16 : xilinx_path: D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE
MIG: 10:32:16 : I am in catch area
MIG: 10:32:16 : Running D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-13052-hu-PC/coregen/system_mig_7series_0_1/xil_txt.in -cg_exc_out c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-13052-hu-PC/coregen/system_mig_7series_0_1/xil_txt.out ... 
MIG: 10:35:57 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 10:35:57 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 10:35:57 : XML_INPUT_FILE: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-13052-hu-PC/coregen/system_mig_7series_0_1/mig_b.prj
MIG: 10:35:57 : Component_Name: system_mig_7series_0_1
MIG: 10:35:57 : Moving system_mig_7series_0_1 ...
MIG: 10:35:57 : Moving system_mig_7series_0_1.veo ...
MIG: 10:35:57 : Moving system_mig_7series_0_1_xmdf.tcl ...
MIG: 10:35:57 : Sending back 0
MIG: 10:35:58 : xml_input_file: mig_b.prj
MIG: 10:35:58 : Absolute path of xml_input_file: e:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_b.prj
MIG: 10:35:58 : xml_input_file: mig_b.prj
MIG: 10:35:58 : Absolute path of xml_input_file: e:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_b.prj
MIG: 10:35:58 : In updateAllModelParams
MIG: 10:35:58 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 10:35:58 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:35:58 : XGUI hdlLanguage: Verilog
MIG: 10:35:58 : xgui vivado_mode: xpg_bd
MIG: 10:35:58 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:35:58 : Reading E:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/system_mig_7series_0_1/user_design/rtl/system_mig_7series_0_1_mig.v ...
MIG: 10:35:59 : 
MIG: 10:35:59 : Inside fn mem: DDR3
MIG: 10:35:59 : detect_uiclk: 200000000
MIG: 10:35:59 : cntrl:  memtype: DDR3
MIG: 10:35:59 : 
MIG: 10:35:59 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:35:59 : 
MIG: 10:35:59 : 
MIG: 10:35:59 : 
MIG: 10:35:59 : 
MIG: 10:35:59 :  polarity_value: 0
MIG: 10:35:59 : 
MIG: 10:35:59 : 
MIG: 10:35:59 : cntrl:  memtype: DDR3
MIG: 10:35:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 10:35:59 : 
MIG: 10:35:59 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 10:35:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 10:35:59 : 
MIG: 10:35:59 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 10:35:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 10:35:59 : 
MIG: 10:35:59 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 10:35:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 10:35:59 : 
MIG: 10:35:59 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 10:35:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 10:35:59 : 
MIG: 10:35:59 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 10:35:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 8.000
MIG: 10:35:59 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 10:35:59 : 
MIG: 10:35:59 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 10:35:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 10:35:59 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 10:35:59 : 
MIG: 10:35:59 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 10:35:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 10:35:59 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 10:35:59 : 
MIG: 10:35:59 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 10:35:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 10:35:59 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 10:35:59 : 
MIG: 10:35:59 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 10:35:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 10:35:59 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 10:35:59 : 
MIG: 10:35:59 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 10:35:59 : 
MIG: 10:35:59 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:35:59 : 
MIG: 10:35:59 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:35:59 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:35:59 : 
MIG: 10:35:59 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:35:59 : 
MIG: 10:35:59 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:35:59 : 
MIG: 10:35:59 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:35:59 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:35:59 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 10:35:59 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:35:59 : 
MIG: 10:35:59 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 10:35:59 : 
MIG: 10:35:59 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 10:35:59 : 
MIG: 10:35:59 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 10:35:59 : 
MIG: 10:35:59 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 10:35:59 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:35:59 : 
MIG: 10:35:59 :  Valid Param: ECC ==> OFF
MIG: 10:35:59 : 
MIG: 10:35:59 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 10:35:59 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:35:59 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:35:59 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:35:59 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:35:59 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:35:59 : 
MIG: 10:36:00 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:36:00 : 
MIG: 10:36:00 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 10:36:00 : 
MIG: 10:36:00 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 10:36:00 : 
MIG: 10:36:00 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:36:00 : 
MIG: 10:36:00 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:36:00 : 
MIG: 10:36:00 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:36:00 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:36:00 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:36:00 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 10:36:00 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 10:36:00 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 10:36:00 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:36:00 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:36:00 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:36:00 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:36:00 :  Invalid Param: DDR3_CL ==> 11
MIG: 10:36:00 :  Invalid Param: DDR3_CWL ==> 8
MIG: 10:36:00 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:36:00 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 10:36:00 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:36:00 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:36:00 : 
MIG: 10:36:00 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:36:00 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:36:00 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:36:00 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:36:00 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 10:36:00 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:36:00 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 10:36:00 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 10:36:00 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:36:00 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:36:00 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:36:00 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:36:00 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 10:36:00 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:36:00 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 10:36:00 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 10:36:00 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 10:36:00 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 10:36:00 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 10:36:00 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 8.000
MIG: 10:36:00 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 10:36:00 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 10:36:00 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 10:36:00 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 10:36:00 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:36:00 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 10:36:00 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:36:00 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 10:36:00 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 10:36:00 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:36:00 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 10:36:00 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 10:36:00 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:36:00 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:36:00 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:36:00 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:36:00 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:36:00 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:36:00 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:36:00 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:36:00 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 10:36:00 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 10:36:00 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:36:00 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:36:00 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:36:00 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:36:00 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 10:36:00 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:36:00 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:36:00 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 10:36:00 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 10:36:00 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 10:36:00 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 10:36:00 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 10:36:00 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 10:36:00 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 10:36:00 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:36:00 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:36:00 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 10:36:00 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 10:36:00 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:36:00 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 10:36:00 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 10:36:00 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 10:36:00 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 10:36:00 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 10:36:00 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 10:36:00 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 10:36:00 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 10:36:00 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 10:36:00 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 10:36:00 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 10:36:00 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:36:00 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:36:00 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:36:00 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:36:00 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:36:00 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:36:00 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:36:00 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:36:00 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:36:00 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:36:00 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 10:36:00 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:36:00 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:36:00 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:36:00 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:36:00 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:36:00 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 10:36:00 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 10:36:00 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:36:00 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:36:00 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:36:00 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:36:00 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:36:00 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:36:00 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:36:00 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:36:00 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 10:36:00 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 10:36:00 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 10:36:00 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 10:36:00 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SYSTEM_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 10:36:00 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SYSTEM_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 10:36:00 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:36:00 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:36:00 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:36:00 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:36:00 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:36:00 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:36:00 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:36:00 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:36:00 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 10:36:00 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:36:00 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:36:00 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 10:36:00 : 
MIG: 10:36:00 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:36:00 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:36:00 : 
MIG: 10:36:00 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 10:36:00 : 
MIG: 10:36:00 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 10:36:00 : 
MIG: 10:36:00 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:36:00 : 
MIG: 10:36:00 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:36:00 : 
MIG: 10:36:00 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 10:36:00 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:36:00 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:36:00 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:36:00 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:36:00 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:36:00 : 
MIG: 10:36:00 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:36:00 : 
MIG: 10:36:00 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:36:00 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:36:00 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:36:00 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:36:00 : 
MIG: 10:36:00 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:36:00 : 
MIG: 10:36:00 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:36:00 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:36:00 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 10:36:00 : 
MIG: 10:36:00 : 
MIG: 10:36:00 : 
MIG: 10:36:00 : Same Interface
MIG: 10:38:38 : Running synthesis.xit
MIG: 10:38:38 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 10:38:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:38:38 : Running vlog_synth_rpr.xit
MIG: 10:38:38 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 10:38:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:38:38 : Running simulation.xit
MIG: 10:38:39 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 10:38:39 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:38:39 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:38:39 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 10:38:39 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:38:39 : Running implementation.xit
MIG: 10:38:39 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 10:38:39 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:10:11 : Running customizer.xit
MIG: 15:10:11 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 15:10:11 : Writing IN file for 'system_mig_7series_0_1'...compDirPath: d:/vivado2017.4/install/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-13052-hu-PC/coregen/system_mig_7series_0_1
MIG: 15:10:11 : synp_flow:  -- synthesis_mode: Other
MIG: 15:10:11 : outputDirectory: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-13052-hu-PC/coregen/system_mig_7series_0_1/_tmp/
MIG: 15:10:11 : vivado_mode: xpg_bd
MIG: 15:10:11 :  locked false  
MIG: 15:10:11 : HDL Language: Verilog
MIG: 15:10:11 : compInfo: false
MIG: 15:10:11 : Vivado Options xc7k325t ffg900 -2
MIG: 15:10:11 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:10:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:10:11 : xilinx_path: D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE
MIG: 15:10:11 : I am in catch area
MIG: 15:10:11 : Running D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-13052-hu-PC/coregen/system_mig_7series_0_1/xil_txt.in -cg_exc_out c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-13052-hu-PC/coregen/system_mig_7series_0_1/xil_txt.out ... 
MIG: 15:11:09 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 15:11:09 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 15:11:09 : XML_INPUT_FILE: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-13052-hu-PC/coregen/system_mig_7series_0_1/mig_a.prj
MIG: 15:11:09 : Component_Name: system_mig_7series_0_1
MIG: 15:11:09 : Moving system_mig_7series_0_1 ...
MIG: 15:11:09 : Moving system_mig_7series_0_1.veo ...
MIG: 15:11:09 : Moving system_mig_7series_0_1_xmdf.tcl ...
MIG: 15:11:09 : Sending back 0
MIG: 15:11:10 : xml_input_file: mig_a.prj
MIG: 15:11:10 : Absolute path of xml_input_file: e:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_a.prj
MIG: 15:11:10 : xml_input_file: mig_a.prj
MIG: 15:11:10 : Absolute path of xml_input_file: e:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_a.prj
MIG: 15:11:10 : In updateAllModelParams
MIG: 15:11:10 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 15:11:10 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:11:10 : XGUI hdlLanguage: Verilog
MIG: 15:11:10 : xgui vivado_mode: xpg_bd
MIG: 15:11:10 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:11:10 : Reading E:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/system_mig_7series_0_1/user_design/rtl/system_mig_7series_0_1_mig.v ...
MIG: 15:11:12 : 
MIG: 15:11:12 : Inside fn mem: DDR3
MIG: 15:11:12 : detect_uiclk: 200000000
MIG: 15:11:12 : cntrl:  memtype: DDR3
MIG: 15:11:12 : 
MIG: 15:11:12 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 15:11:12 : 
MIG: 15:11:12 : 
MIG: 15:11:12 : 
MIG: 15:11:12 : 
MIG: 15:11:12 :  polarity_value: 0
MIG: 15:11:12 : 
MIG: 15:11:12 : 
MIG: 15:11:12 : cntrl:  memtype: DDR3
MIG: 15:11:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 15:11:12 : 
MIG: 15:11:12 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 15:11:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 15:11:12 : 
MIG: 15:11:12 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 15:11:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 15:11:12 : 
MIG: 15:11:12 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 15:11:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 15:11:12 : 
MIG: 15:11:12 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 15:11:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 15:11:12 : 
MIG: 15:11:12 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 15:11:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 8.000
MIG: 15:11:12 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 15:11:12 : 
MIG: 15:11:12 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 15:11:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 8
MIG: 15:11:12 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 15:11:12 : 100000000
MIG: 15:11:12 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 100000000
MIG: 15:11:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 15:11:12 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 15:11:12 : 
MIG: 15:11:12 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 15:11:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 15:11:12 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 15:11:12 : 
MIG: 15:11:12 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 15:11:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 15:11:12 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 15:11:12 : 
MIG: 15:11:12 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:11:12 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:11:12 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:11:12 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 15:11:12 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 15:11:12 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: ECC ==> OFF
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 15:11:12 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:11:12 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:11:12 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:11:12 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:11:12 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:11:12 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:11:12 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:11:12 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 15:11:12 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 15:11:12 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 15:11:12 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:11:12 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:11:12 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:11:12 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:11:12 :  Invalid Param: DDR3_CL ==> 11
MIG: 15:11:12 :  Invalid Param: DDR3_CWL ==> 8
MIG: 15:11:12 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:11:12 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 15:11:12 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:11:12 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:11:12 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:11:12 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:11:12 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 15:11:12 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 15:11:12 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:11:12 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 15:11:12 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 15:11:12 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:11:12 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:11:12 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:11:12 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 15:11:12 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 15:11:12 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:11:12 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 15:11:12 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 15:11:12 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 15:11:12 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 15:11:12 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 15:11:12 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 8.000
MIG: 15:11:12 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 8
MIG: 15:11:12 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 15:11:12 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 15:11:12 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 15:11:12 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:11:12 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 15:11:12 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:11:12 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 15:11:12 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 15:11:12 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:11:12 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 15:11:12 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 15:11:12 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 15:11:12 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:11:12 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:11:12 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:11:12 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:11:12 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:11:12 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:11:12 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:11:12 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 15:11:12 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 15:11:12 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:11:12 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:11:12 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 15:11:12 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:11:12 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 15:11:12 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:11:12 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:11:12 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 15:11:12 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 15:11:12 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 15:11:12 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 15:11:12 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 15:11:12 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 15:11:12 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 15:11:12 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:11:12 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 15:11:12 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 15:11:12 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 15:11:12 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:11:12 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 15:11:12 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 15:11:12 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 15:11:12 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 15:11:12 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 15:11:12 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 15:11:12 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 15:11:12 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 15:11:12 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 15:11:12 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 15:11:12 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 15:11:12 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:12 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:12 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:12 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:12 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:12 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:12 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:12 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:12 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:12 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:12 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 15:11:12 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:11:12 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:11:12 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:11:12 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:11:12 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:11:12 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 15:11:12 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 15:11:12 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:11:12 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:11:12 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:11:12 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:11:12 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:11:12 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:11:12 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:11:12 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:11:12 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 15:11:12 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 15:11:12 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 15:11:12 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 15:11:12 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SYSTEM_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 15:11:12 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SYSTEM_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 15:11:12 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:11:12 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:11:12 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:11:12 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 15:11:12 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:11:12 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:11:12 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:11:12 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:11:12 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 15:11:12 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:11:12 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:11:12 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:11:12 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 15:11:12 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:11:12 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 15:11:12 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:11:12 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:11:12 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:11:12 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:11:12 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:11:12 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:11:12 : 
MIG: 15:11:12 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:11:12 : 
MIG: 15:11:12 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:11:12 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 15:11:12 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 15:11:12 : 
MIG: 15:11:12 : 
MIG: 15:11:12 : 
MIG: 15:11:12 : Same Interface
MIG: 15:17:43 : Running customizer.xit
MIG: 15:17:43 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 15:17:43 : Writing IN file for 'system_mig_7series_0_1'...compDirPath: d:/vivado2017.4/install/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-13052-hu-PC/coregen/system_mig_7series_0_1
MIG: 15:17:43 : synp_flow:  -- synthesis_mode: Other
MIG: 15:17:43 : outputDirectory: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-13052-hu-PC/coregen/system_mig_7series_0_1/_tmp/
MIG: 15:17:43 : vivado_mode: xpg_bd
MIG: 15:17:43 :  locked false  
MIG: 15:17:43 : HDL Language: Verilog
MIG: 15:17:43 : compInfo: false
MIG: 15:17:43 : Vivado Options xc7k325t ffg900 -2
MIG: 15:17:43 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:17:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:17:43 : xilinx_path: D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE
MIG: 15:17:43 : I am in catch area
MIG: 15:17:43 : Running D:/vivado2017.4/install/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-13052-hu-PC/coregen/system_mig_7series_0_1/xil_txt.in -cg_exc_out c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-13052-hu-PC/coregen/system_mig_7series_0_1/xil_txt.out ... 
MIG: 15:19:01 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 15:19:01 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 15:19:01 : XML_INPUT_FILE: c:/Users/hu/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-13052-hu-PC/coregen/system_mig_7series_0_1/mig_b.prj
MIG: 15:19:01 : Component_Name: system_mig_7series_0_1
MIG: 15:19:01 : Moving system_mig_7series_0_1 ...
MIG: 15:19:01 : Moving system_mig_7series_0_1.veo ...
MIG: 15:19:01 : Moving system_mig_7series_0_1_xmdf.tcl ...
MIG: 15:19:01 : Sending back 0
MIG: 15:19:03 : xml_input_file: mig_b.prj
MIG: 15:19:03 : Absolute path of xml_input_file: e:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_b.prj
MIG: 15:19:03 : xml_input_file: mig_b.prj
MIG: 15:19:03 : Absolute path of xml_input_file: e:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_b.prj
MIG: 15:19:03 : In updateAllModelParams
MIG: 15:19:03 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 15:19:03 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:19:03 : XGUI hdlLanguage: Verilog
MIG: 15:19:03 : xgui vivado_mode: xpg_bd
MIG: 15:19:03 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:19:03 : Reading E:/ad9371_22222/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/system_mig_7series_0_1/user_design/rtl/system_mig_7series_0_1_mig.v ...
MIG: 15:19:04 : 
MIG: 15:19:04 : Inside fn mem: DDR3
MIG: 15:19:04 : detect_uiclk: 200000000
MIG: 15:19:04 : cntrl:  memtype: DDR3
MIG: 15:19:04 : 
MIG: 15:19:04 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 15:19:04 : 
MIG: 15:19:04 : 
MIG: 15:19:04 : 
MIG: 15:19:04 : 
MIG: 15:19:04 :  polarity_value: 0
MIG: 15:19:04 : 
MIG: 15:19:04 : 
MIG: 15:19:04 : cntrl:  memtype: DDR3
MIG: 15:19:04 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 15:19:04 : 
MIG: 15:19:04 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 15:19:04 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 15:19:04 : 
MIG: 15:19:04 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 15:19:04 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 15:19:04 : 
MIG: 15:19:04 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 15:19:04 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 15:19:04 : 
MIG: 15:19:04 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 15:19:04 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 15:19:04 : 
MIG: 15:19:04 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 15:19:04 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 8.000
MIG: 15:19:04 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 15:19:04 : 
MIG: 15:19:04 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 15:19:04 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 8
MIG: 15:19:04 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 15:19:04 : 
MIG: 15:19:04 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 100000000
MIG: 15:19:04 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 15:19:04 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 15:19:04 : 
MIG: 15:19:04 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 15:19:04 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 15:19:04 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 15:19:04 : 
MIG: 15:19:04 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 15:19:04 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 15:19:04 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 15:19:04 : 
MIG: 15:19:04 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:19:04 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:19:04 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:19:04 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 15:19:04 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 15:19:04 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: ECC ==> OFF
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 15:19:04 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:19:04 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:19:04 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:19:04 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:19:04 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:19:04 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:19:04 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:19:04 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 15:19:04 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 15:19:04 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 15:19:04 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:19:04 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:19:04 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:19:04 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:19:04 :  Invalid Param: DDR3_CL ==> 11
MIG: 15:19:04 :  Invalid Param: DDR3_CWL ==> 8
MIG: 15:19:04 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:19:04 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 15:19:04 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:19:04 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:19:04 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:19:04 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:19:04 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 15:19:04 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 15:19:04 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:19:04 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 15:19:04 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 15:19:04 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:19:04 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:19:04 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:19:04 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 15:19:04 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 15:19:04 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:19:04 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 15:19:04 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 15:19:04 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 15:19:04 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 15:19:04 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 15:19:04 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 8.000
MIG: 15:19:04 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 8
MIG: 15:19:04 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 15:19:04 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 15:19:04 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 15:19:04 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:19:04 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 15:19:04 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:19:04 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 15:19:04 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 15:19:04 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:19:04 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 15:19:04 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 15:19:04 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 15:19:04 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:19:04 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:19:04 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:19:04 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:19:04 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:19:04 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:19:04 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:19:04 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 15:19:04 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 15:19:04 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:19:04 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:19:04 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 15:19:04 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:19:04 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 15:19:04 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:19:04 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:19:04 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 15:19:04 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 15:19:04 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 15:19:04 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 15:19:04 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 15:19:04 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 15:19:04 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 15:19:04 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:19:04 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 15:19:04 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 15:19:04 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 15:19:04 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:19:04 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 15:19:04 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 15:19:04 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 15:19:04 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 15:19:04 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 15:19:04 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 15:19:04 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 15:19:04 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 15:19:04 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 15:19:04 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 15:19:04 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 15:19:04 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:19:04 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:19:04 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:19:04 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:19:04 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:19:04 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:19:04 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:19:04 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:19:04 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:19:04 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:19:04 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 15:19:04 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:19:04 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:19:04 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:19:04 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:19:04 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:19:04 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 15:19:04 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 15:19:04 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:19:04 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:19:04 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:19:04 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:19:04 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:19:04 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:19:04 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:19:04 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:19:04 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 15:19:04 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 15:19:04 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 15:19:04 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 15:19:04 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SYSTEM_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 15:19:04 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SYSTEM_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 15:19:04 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 15:19:04 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:19:04 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:19:04 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 15:19:04 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:19:04 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:19:04 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:19:04 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:19:04 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 15:19:04 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:19:04 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:19:04 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:19:04 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 15:19:04 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:19:04 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 15:19:04 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:19:04 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:19:04 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:19:04 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:19:04 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:19:04 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:19:04 : 
MIG: 15:19:04 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:19:04 : 
MIG: 15:19:04 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:19:04 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 15:19:04 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 15:19:04 : DIFF
MIG: 15:19:04 : 
MIG: 15:19:04 : 
MIG: 15:19:04 : Same Interface
MIG: 16:55:14 : Running synthesis.xit
MIG: 16:55:14 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 16:55:14 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:55:14 : Running vlog_synth_rpr.xit
MIG: 16:55:14 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 16:55:14 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:55:15 : Running simulation.xit
MIG: 16:55:15 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 16:55:15 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:55:15 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:55:15 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 16:55:15 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:55:16 : Running implementation.xit
MIG: 16:55:16 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_1</ModuleName> 
MIG: 16:55:16 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:47:36 : xml_input_file: board.prj
MIG: 18:47:37 : Absolute path of xml_input_file: e:/vivado2017.4/KC705+AD9371/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/board.prj
MIG: 18:47:37 : xml_input_file: mig_b.prj
MIG: 18:47:37 : Absolute path of xml_input_file: e:/vivado2017.4/KC705+AD9371/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_b.prj
MIG: 18:47:37 : xml_input_file: mig_b.prj
MIG: 18:47:37 : Absolute path of xml_input_file: e:/vivado2017.4/KC705+AD9371/AD9371_TEST/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_mig_7series_0_1_1/mig_b.prj
