

================================================================
== Vitis HLS Report for 'top_function_Pipeline_VITIS_LOOP_141_1'
================================================================
* Date:           Mon Jul 24 10:31:10 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        AllAlgoExecTest
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexu
* Target device:  xcvu065_CIV-ffvc1517-1H-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.287 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_141_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 5 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_reload34_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload34"   --->   Operation 7 'read' 'p_reload34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln141_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln141"   --->   Operation 8 'read' 'zext_ln141_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln141_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln141"   --->   Operation 9 'read' 'sext_ln141_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln141_cast = zext i5 %zext_ln141_read"   --->   Operation 10 'zext' 'zext_ln141_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln141_cast = sext i32 %sext_ln141_read"   --->   Operation 11 'sext' 'sext_ln141_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.63ns)   --->   "%store_ln0 = store i34 %sext_ln141_cast, i34 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.63>
ST_1 : Operation 13 [1/1] (0.63ns)   --->   "%store_ln0 = store i32 %zext_ln141_cast, i32 %empty"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.63>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_1 = load i34 %i" [Graph.cpp:141]   --->   Operation 15 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i34 %i_1" [Graph.cpp:141]   --->   Operation 17 'trunc' 'trunc_ln141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.78ns)   --->   "%icmp_ln141 = icmp_eq  i32 %trunc_ln141, i32 %p_reload34_read" [Graph.cpp:141]   --->   Operation 18 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %for.inc.split, void %mergeST.loopexit.exitStub" [Graph.cpp:141]   --->   Operation 19 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_1_cast = zext i34 %i_1" [Graph.cpp:141]   --->   Operation 20 'zext' 'i_1_cast' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%allTraversal_addr = getelementptr i5 %allTraversal, i64 0, i64 %i_1_cast" [Graph.cpp:142]   --->   Operation 21 'getelementptr' 'allTraversal_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (0.86ns)   --->   "%allTraversal_load = load i5 %allTraversal_addr" [Graph.cpp:142]   --->   Operation 22 'load' 'allTraversal_load' <Predicate = (!icmp_ln141)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_2 : Operation 23 [1/1] (1.79ns)   --->   "%add_ln141 = add i34 %i_1, i34 1" [Graph.cpp:141]   --->   Operation 23 'add' 'add_ln141' <Predicate = (!icmp_ln141)> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.63ns)   --->   "%store_ln141 = store i34 %add_ln141, i34 %i" [Graph.cpp:141]   --->   Operation 24 'store' 'store_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.63>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_load10 = load i32 %empty"   --->   Operation 32 'load' 'p_load10' <Predicate = (icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out, i32 %p_load10"   --->   Operation 33 'write' 'write_ln0' <Predicate = (icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln141)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.28>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [Graph.cpp:142]   --->   Operation 25 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [Graph.cpp:141]   --->   Operation 26 'specloopname' 'specloopname_ln141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (0.86ns)   --->   "%allTraversal_load = load i5 %allTraversal_addr" [Graph.cpp:142]   --->   Operation 27 'load' 'allTraversal_load' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i5 %allTraversal_load" [Graph.cpp:142]   --->   Operation 28 'zext' 'zext_ln142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.78ns)   --->   "%add_ln142 = add i32 %zext_ln142, i32 %p_load" [Graph.cpp:142]   --->   Operation 29 'add' 'add_ln142' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.63ns)   --->   "%store_ln141 = store i32 %add_ln142, i32 %empty" [Graph.cpp:141]   --->   Operation 30 'store' 'store_ln141' <Predicate = true> <Delay = 0.63>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln141 = br void %for.inc" [Graph.cpp:141]   --->   Operation 31 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln141]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln141]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_reload34]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ allTraversal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty              (alloca       ) [ 0111]
i                  (alloca       ) [ 0110]
p_reload34_read    (read         ) [ 0110]
zext_ln141_read    (read         ) [ 0000]
sext_ln141_read    (read         ) [ 0000]
zext_ln141_cast    (zext         ) [ 0000]
sext_ln141_cast    (sext         ) [ 0000]
store_ln0          (store        ) [ 0000]
store_ln0          (store        ) [ 0000]
br_ln0             (br           ) [ 0000]
i_1                (load         ) [ 0000]
specpipeline_ln0   (specpipeline ) [ 0000]
trunc_ln141        (trunc        ) [ 0000]
icmp_ln141         (icmp         ) [ 0110]
br_ln141           (br           ) [ 0000]
i_1_cast           (zext         ) [ 0000]
allTraversal_addr  (getelementptr) [ 0101]
add_ln141          (add          ) [ 0000]
store_ln141        (store        ) [ 0000]
p_load             (load         ) [ 0000]
specloopname_ln141 (specloopname ) [ 0000]
allTraversal_load  (load         ) [ 0000]
zext_ln142         (zext         ) [ 0000]
add_ln142          (add          ) [ 0000]
store_ln141        (store        ) [ 0000]
br_ln141           (br           ) [ 0000]
p_load10           (load         ) [ 0000]
write_ln0          (write        ) [ 0000]
ret_ln0            (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln141">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln141"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln141">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_reload34">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_reload34"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="allTraversal">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="allTraversal"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="empty_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="p_reload34_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_reload34_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="zext_ln141_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="5" slack="0"/>
<pin id="50" dir="0" index="1" bw="5" slack="0"/>
<pin id="51" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln141_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sext_ln141_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln141_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln0_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="allTraversal_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="5" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="34" slack="0"/>
<pin id="71" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="allTraversal_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="0"/>
<pin id="76" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="allTraversal_load/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="zext_ln141_cast_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141_cast/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sext_ln141_cast_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln141_cast/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln0_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="34" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln0_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_1_load_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="34" slack="1"/>
<pin id="100" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="trunc_ln141_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="34" slack="0"/>
<pin id="103" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln141/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln141_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="1"/>
<pin id="108" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_1_cast_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="34" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="add_ln141_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="34" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln141_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="34" slack="0"/>
<pin id="123" dir="0" index="1" bw="34" slack="1"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="2"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln142_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="5" slack="0"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln142_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln141_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="2"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_load10_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load10/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="empty_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="156" class="1005" name="i_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="34" slack="0"/>
<pin id="158" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="163" class="1005" name="p_reload34_read_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_reload34_read "/>
</bind>
</comp>

<comp id="171" class="1005" name="allTraversal_addr_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="1"/>
<pin id="173" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="allTraversal_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="32" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="48" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="54" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="80" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="98" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="98" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="119"><net_src comp="98" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="115" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="74" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="126" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="133" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="144" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="151"><net_src comp="34" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="154"><net_src comp="148" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="155"><net_src comp="148" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="38" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="162"><net_src comp="156" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="166"><net_src comp="42" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="174"><net_src comp="67" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="74" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {2 }
 - Input state : 
	Port: top_function_Pipeline_VITIS_LOOP_141_1 : sext_ln141 | {1 }
	Port: top_function_Pipeline_VITIS_LOOP_141_1 : zext_ln141 | {1 }
	Port: top_function_Pipeline_VITIS_LOOP_141_1 : p_reload34 | {1 }
	Port: top_function_Pipeline_VITIS_LOOP_141_1 : allTraversal | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		trunc_ln141 : 1
		icmp_ln141 : 2
		br_ln141 : 3
		i_1_cast : 1
		allTraversal_addr : 2
		allTraversal_load : 3
		add_ln141 : 1
		store_ln141 : 2
		write_ln0 : 1
	State 3
		zext_ln142 : 1
		add_ln142 : 2
		store_ln141 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |      add_ln141_fu_115      |    0    |    41   |
|          |      add_ln142_fu_133      |    0    |    39   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln141_fu_105     |    0    |    39   |
|----------|----------------------------|---------|---------|
|          | p_reload34_read_read_fu_42 |    0    |    0    |
|   read   | zext_ln141_read_read_fu_48 |    0    |    0    |
|          | sext_ln141_read_read_fu_54 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |    write_ln0_write_fu_60   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    zext_ln141_cast_fu_80   |    0    |    0    |
|   zext   |       i_1_cast_fu_110      |    0    |    0    |
|          |      zext_ln142_fu_129     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln141_cast_fu_84   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln141_fu_101     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   119   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|allTraversal_addr_reg_171|    5   |
|      empty_reg_148      |   32   |
|        i_reg_156        |   34   |
| p_reload34_read_reg_163 |   32   |
+-------------------------+--------+
|          Total          |   103  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_74 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||  0.636  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   119  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   103  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   103  |   128  |
+-----------+--------+--------+--------+
