Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu May 21 19:21:51 2020
| Host         : fra running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file pynqz2_wrapper_control_sets_placed.rpt
| Design       : pynqz2_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   828 |
|    Minimum number of control sets                        |   828 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2464 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   828 |
| >= 0 to < 4        |    50 |
| >= 4 to < 6        |   120 |
| >= 6 to < 8        |    35 |
| >= 8 to < 10       |   127 |
| >= 10 to < 12      |    80 |
| >= 12 to < 14      |    57 |
| >= 14 to < 16      |    47 |
| >= 16              |   312 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1529 |          539 |
| No           | No                    | Yes                    |             515 |          126 |
| No           | Yes                   | No                     |            1135 |          466 |
| Yes          | No                    | No                     |            5136 |         1312 |
| Yes          | No                    | Yes                    |             217 |           56 |
| Yes          | Yes                   | No                     |            9204 |         2807 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                                                                                             Enable Signal                                                                                                                                             |                                                                                                                                      Set/Reset Signal                                                                                                                                     | Slice Load Count | Bel Load Count |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                          |                1 |              1 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                          |                1 |              1 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                          |                1 |              1 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                          |                1 |              1 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                         |                1 |              1 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                          |                1 |              1 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                         |                1 |              1 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                          |                1 |              1 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                         |                1 |              1 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                          |                1 |              1 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                          |                1 |              1 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                         |                1 |              1 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                              |                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                              |                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                         |                1 |              1 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                         |                1 |              1 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                                                                                     |                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0                                                                                                                               | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                   |                1 |              1 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                                                     | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                   |                1 |              1 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/ld_max_cnt_weight_reg_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0                                                                                                                                       | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                                                                                     |                2 |              2 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                                              |                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                                             |                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                   |                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/axis_rst1_i_1__0_n_0                                                                                                                                             |                1 |              2 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/axis_rst2                                                                                                                                                        |                1 |              2 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                                                       | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                     |                2 |              2 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/axis_rst1_i_1_n_0                                                                                                                                               |                1 |              2 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                             |                1 |              3 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                2 |              3 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                2 |              3 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                2 |              3 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                       |                1 |              3 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                2 |              3 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                1 |              3 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                1 |              3 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                    |                1 |              3 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                3 |              3 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                                     |                                                                                                                                                                                                                                                                                           |                1 |              3 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              3 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                                                         |                                                                                                                                                                                                                                                                                           |                1 |              3 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                        |                1 |              3 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                         |                3 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                              |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                  | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                            |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[51][0]                                                                                                              | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                             | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/ap_rst_axi                                                                                                                                                       |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/ld_max_cnt_reg_0[0]                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/rst_ps7_0_49M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                 |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                              |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[4].w_issuing_cnt_reg[34][0]                                                                                                                                                                               | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                              |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                             |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                  | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                           |                4 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                             |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                         |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                             | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                              |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                             |                4 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                         |                4 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                              | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                             |                4 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                             | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                         |                3 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                 | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                             |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                             |                3 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                         |                4 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[3].w_issuing_cnt_reg[24][0]                                                                                                           | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                     | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                 |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                                    | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                       |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[5].w_issuing_cnt_reg[42][0]                                                                                                                                                                               | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/CEB2                                                                                                                                                                                                                                                                  | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                                                                                                | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                                                                                                | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_3[0]                                                                                                                                                                                                                                            | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_1[0]                                                                                                                                                                                                                                |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/mb_pop_ok                                                                                                                                     | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/s_level_out_d4                                                                                                                                                                                                      |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_saclk/axi_rst2                                                                                                                                                                                                      |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                                                  | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[59][0]                                                                                                              | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                      |                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                    | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                     |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                                                                  | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                                               | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[11][0]                                                                                                             | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[19][0]                                                                                                             | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                              |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                             | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[27][0]                                                                                                             | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[3][0]                                                                                                              | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[43][0]                                                                                                             | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[51][0]                                                                                                             | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[59][0]                                                                                                             | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_2[0]                                                                                                                | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                           | pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                 |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                4 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                  |                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                 |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                3 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                             | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]                                                                                                                   | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_csr_mem/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                                                                        |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                         | pynqz2_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                     |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                3 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[10][0]                                                                                                                                                                               | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                3 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                4 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                             |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                 |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                    | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                           |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_infifo/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                                                                         |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                     |                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                   | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[2][0]                                                                                                                                                                                | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                               |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                             | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                   | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                       |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_weight_mem/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                                                                     |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                             | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[43][0]                                                                                                              | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                         |                3 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                3 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[18][0]                                                                                                                                                                               | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                                                | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                1 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/ap_rst_axi_sync1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                2 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                4 |              4 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                  | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                            |                1 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                 | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                           |                2 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                                                 | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                2 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                                              |                3 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                1 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                2 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                                                  | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                     |                2 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                                                          |                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                        | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                2 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                2 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                    | pynqz2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                                              |                1 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                1 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                        | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                2 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                        | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                2 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                2 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                                                  |                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                        | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                1 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                                                            | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                              |                2 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                    | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                              |                2 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                              |                4 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                              |                3 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                                  |                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                  |                2 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                                              | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                 |                2 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                                                            | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                              |                2 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                                               | pynqz2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                                                                            |                2 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/mb_push_ok                                                                                                                                                       | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst                                                                                                                                                         |                3 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                    | pynqz2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                              |                1 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                    | pynqz2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                                                                            |                1 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                        | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                2 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                              | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                        |                1 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                2 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                        | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                2 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                2 |              5 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_2[0]                                                                                                                                                                                                                                            | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                2 |              6 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/rst_ps7_0_49M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                              | pynqz2_i/rst_ps7_0_49M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                           |                2 |              6 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | pynqz2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                2 |              6 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                              | pynqz2_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                           |                1 |              6 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                            | pynqz2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                  |                2 |              6 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | pynqz2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                2 |              6 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/mb_pop_ok_0                                                                                                                                   | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/s_level_out_d4                                                                                                                                                                                                      |                4 |              6 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/s_level_out_d4                                                                                                                                                                                                      |                3 |              6 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                     | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/s_level_out_d4                                                                                                                                                                                                      |                1 |              6 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                4 |              6 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | pynqz2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                3 |              6 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2                                                                                                                                                  |                2 |              6 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | pynqz2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                3 |              6 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                  | pynqz2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                4 |              6 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                  | pynqz2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                1 |              6 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                  | pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                2 |              6 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | pynqz2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                2 |              6 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                  | pynqz2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                2 |              6 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | pynqz2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                3 |              6 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                   | pynqz2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                3 |              7 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                5 |              7 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                5 |              7 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                5 |              7 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/mb_push_ok                                                                                                                                                       | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst                                                                                                                                                         |                3 |              7 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                4 |              7 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                4 |              7 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                               | pynqz2_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                             |                3 |              7 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                   | pynqz2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                4 |              7 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                                                              | pynqz2_i/axi_dma_weight_mem/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                  |                1 |              7 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                           |                3 |              7 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                                                                  | pynqz2_i/axi_dma_infifo/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                      |                2 |              7 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                                                                 | pynqz2_i/axi_dma_csr_mem/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                     |                1 |              7 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                                                 | pynqz2_i/axi_dma_outfifo/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                     |                2 |              7 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst                                                                                                                                                                                                             |                4 |              7 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                           |                4 |              7 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                  | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                  |                3 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                       |                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                       |                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                       |                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                             | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                3 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                             |                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_store_activation_data_reg[7]_0[0]                                                                                                                                                                                                                              | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                3 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                             |                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                         | pynqz2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                4 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                             | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                              |                4 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                             | pynqz2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                              |                3 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_1[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                  | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                  |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                             | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                  | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                  |                3 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                                | pynqz2_i/axi_dma_outfifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GNE_SYNC_RESET.scndry_resetn_reg[0]                                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                  | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                  |                3 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                        | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                                           |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                              | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                     |                4 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                                    | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg_0[0]                                                                                                    |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                          | pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GNE_SYNC_RESET.scndry_resetn_reg[0]                                                                                                                                                                         |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_1[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_1[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                    | pynqz2_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                             |                4 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                      | pynqz2_i/axi_dma_weight_mem/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                                  |                1 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_1[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                  | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                  |                3 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                  | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                  |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                          | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                 |                3 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                             | pynqz2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                                              |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                         | pynqz2_i/axi_dma_csr_mem/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                                     |                1 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/cs_ready_i_1_n_0                                                                                                                                                                                                                                                      | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_19[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_35[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                3 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_store_activation_data_reg[6]_0[0]                                                                                                                                                                                                                              | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                4 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                            | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_34[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                3 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_33[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                3 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_32[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/rd_start                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg[15]_i_1_n_0                                                                                                                                                                                                            | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst                                                                                                                                                                                                             |                1 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                 |                4 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_50[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                1 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_51[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                4 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                3 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_18[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                             | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                        | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_24[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                3 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg[23]_i_1_n_0                                                                                                                                                                                                            | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst                                                                                                                                                                                                             |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg[31]_i_1_n_0                                                                                                                                                                                                            | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst                                                                                                                                                                                                             |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_59[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                5 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_58[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                5 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_57[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                4 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_56[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                3 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_25[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                4 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_26[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                4 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_27[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                1 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg[7]_i_1_n_0                                                                                                                                                                                                             | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst                                                                                                                                                                                                             |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_41[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                4 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_store_activation_data_reg[5]_0[0]                                                                                                                                                                                                                              | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_store_activation_data_reg[4]_0[0]                                                                                                                                                                                                                              | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                3 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                             | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                4 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_49[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                3 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_9[0]                                                                                                                                                                                                                                            | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                3 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_8[0]                                                                                                                                                                                                                                            | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                4 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_48[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                6 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_43[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_activation_data_reg[6]_0[0]                                                                                                                                                                                                                               | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                3 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_67[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                3 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_42[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                3 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_activation_data_reg[7]_0[0]                                                                                                                                                                                                                               | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_activation_data_reg[5]_0[0]                                                                                                                                                                                                                               | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_66[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_activation_data_reg[4]_0[0]                                                                                                                                                                                                                               | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_10[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                6 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_65[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                3 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_11[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                4 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_16[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_40[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                4 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_17[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                4 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_64[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                3 |              8 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                4 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                              |                4 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                                                      | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                    |                4 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                                                            | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                              |                4 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                            | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                2 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                                                      | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                    |                3 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2_n_0                                                                                                                                | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                    |                4 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0                                                                                                                                      | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                                                                                    |                6 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0                                                                                                                                | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                    |                3 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0                                                                                                                                      | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                                                                                    |                4 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0                                                                                                                                      | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                                                                                    |                3 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0                                                                                                                                      | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                                                                                    |                7 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                  | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                4 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                              | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                5 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                   | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                3 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0                                                                                                 | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                                               |                8 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0                                                                                                 | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                                               |                3 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0                                                                                                 | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                                               |                5 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0                                                                                                 | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                                               |                4 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                 | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                               |                2 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                 | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                               |                4 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                 | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                               |                4 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                 | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                               |                3 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                        | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                3 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0                                                                                                                                  | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                                                                                |                5 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0                                                                                                                                  | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                                                                                |                7 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                   | pynqz2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                3 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                         | pynqz2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                3 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                5 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0                                                                                                                                     | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                                                                                   |                7 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0                                                                                                                                     | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                                                                                   |                5 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0                                                                                                                                     | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                                                                                   |                5 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                                                  | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                |                3 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                                                  | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                |                6 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2_n_0                                                                                                                            | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                |                4 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0                                                                                                                                     | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                                                                                   |                4 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2_n_0                                                                                                                               | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                   |                4 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                                                     | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                   |                3 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0                                                                                                                                  | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                                                                                |                4 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0                                                                                                                                  | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                                                                                |                6 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0                                                                                                                            | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                |                5 |              9 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                              | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                 |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[7]_0[0]                                            | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                          |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[6][0]                                              | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_0[0]                                                                                         |                3 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[5][0]                                              | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_1[0]                                                                                         |                4 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[4][0]                                              | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_2[0]                                                                                         |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0                                                                                                                                        | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                                                                      |                3 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[2][0]                                              | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_4[0]                                                                                         |                3 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[1][0]                                              | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_5[0]                                                                                         |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0                                                                                                                                        | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0                                                                                                                      |                3 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[3][0]                                              | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_3[0]                                                                                         |                3 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[0][0]                                              | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_6[0]                                                                                         |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                         |                4 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                5 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0[0]                                                                                                             | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0                                                                                                                     |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_0[0]                                                                                                           | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0                                                                                                                     |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_1[0]                                                                                                           | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0                                                                                                                     |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_2[0]                                                                                                           | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0                                                                                                                     |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_3[0]                                                                                                           | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                                                                     |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_2_n_0                                                                                             | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                                 |                5 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_2_n_0                                                                                             | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0[0] |                5 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0                                                                                                   | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8][0] |                3 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0                                                                                                   | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                                                 |                4 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2_n_0                                                                                             | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1[0] |                9 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_0[0]                                                                                                            | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0                                                                                                                      |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0                                                                                                                                       | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                                                                     |                5 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0                                                                                                                                       | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0                                                                                                                     |                3 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                                                       | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                     |                7 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                                                       | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                     |                7 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                             | pynqz2_i/axi_dma_outfifo/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                            |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                                                        | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                      |               10 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                                                        | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                      |                8 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                                                        | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                      |                5 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                               | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                  |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0[0]                                                                                                              | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0                                                                                                                      |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0                                                                                                                                       | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0                                                                                                                     |                4 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_1[0]                                                                                                            | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0                                                                                                                      |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0                                                                                                                                        | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                                                                                      |                5 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0                                                                                                                                        | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0                                                                                                                      |                5 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/dtpu/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                  |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                        |                5 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                     |                4 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_2[0]                                                                                                            | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0                                                                                                                      |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_3[0]                                                                                                            | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                                                                      |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_4[0]                                                                                                            | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                                      |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_5[0]                                                                                                            | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                                                                      |                3 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0                                                                                                                                    | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0                                                                                                                  |                3 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/gp_reg_start                                                                                                                                                                                                                    | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/reg_sel0                                                                                                                                                                                                            |                3 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                3 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                                                    | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                  |                7 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                5 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                4 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                                                    | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                  |                6 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0                                                                                                                                    | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                                                                                  |                6 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                6 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                          | pynqz2_i/axi_dma_weight_mem/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                         |                3 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0                                                                                                                                    | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0                                                                                                                  |                7 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0                                                                                                                                    | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                                                                  |                4 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                   | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                 |                7 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_5[0]                                                                                                        | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                                                                  |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_4[0]                                                                                                        | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                                  |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_3[0]                                                                                                        | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                                                                  |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_2[0]                                                                                                        | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0                                                                                                                  |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_1[0]                                                                                                        | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0                                                                                                                  |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_0[0]                                                                                                        | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0                                                                                                                  |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0[0]                                                                                                          | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0                                                                                                                  |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                           | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                              |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                4 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                4 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_5[0]                                                                                                           | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                                                                     |                3 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg_0[0]                                                                                                  | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/s_level_out_d4                                                                                                                                                                                                      |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_4[0]                                                                                                           | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                                     |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                   | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                 |                4 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                                                    | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                  |                7 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                             | pynqz2_i/axi_dma_csr_mem/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                            |                3 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                   |                                                                                                                                                                                                                                                                                           |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/E[0]                                                                                                                                                             | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/SR[0]                                                                                                                                                |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                          | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                2 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                              | pynqz2_i/axi_dma_infifo/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                             |                4 |             10 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/addr                                                                                                                                                          | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/axis_rst                                                                                                                                                         |                3 |             11 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                         |                                                                                                                                                                                                                                                                                           |                2 |             11 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                6 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                        | pynqz2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                4 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                3 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4                                                                                                      |                                                                                                                                                                                                                                                                                           |                5 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                        | pynqz2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                4 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                5 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                        | pynqz2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                4 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                        | pynqz2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                3 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                           |                2 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                5 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                                    | pynqz2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                5 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                        | pynqz2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                4 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                        | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                6 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                        | pynqz2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                3 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                3 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                      | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                              |                5 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                           |                2 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                            |                5 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                        | pynqz2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                4 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                        | pynqz2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                4 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                        | pynqz2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                6 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                             |                5 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                 |                4 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                                             | pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                6 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                4 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_1[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                           |                3 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipelined.mesg_reg_reg[2]                                                                                                                               | pynqz2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                4 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_1[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                           |                7 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                3 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                2 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                     | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                             |                5 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                5 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                        | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[19]_i_1_n_0                                                                                                                                                   |                3 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                  | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                          |                7 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                2 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                5 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_1[0]                                                                                                                                                                                          | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                4 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/E[0]                                                                                                                                                                                                    | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                4 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                2 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                6 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                2 |             12 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                4 |             13 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                         | pynqz2_i/axi_dma_csr_mem/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |                3 |             13 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]_1[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                3 |             13 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                4 |             13 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                4 |             13 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                      | pynqz2_i/axi_dma_weight_mem/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                              |                3 |             13 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                          | pynqz2_i/axi_dma_infifo/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                  |                5 |             13 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                4 |             13 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                4 |             13 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                4 |             13 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                              |                4 |             13 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                           |                2 |             13 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                                | pynqz2_i/axi_dma_outfifo/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |                3 |             13 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                          |                6 |             13 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                               | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0                                          |                3 |             13 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                             |                3 |             13 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen66_in                                                                                                  |                                                                                                                                                                                                                                                                                           |                4 |             14 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           |                2 |             14 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           |                3 |             14 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                           |                4 |             14 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen90_in                                                                                                  |                                                                                                                                                                                                                                                                                           |                3 |             14 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen82_in                                                                                                  |                                                                                                                                                                                                                                                                                           |                3 |             14 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen74_in                                                                                                  |                                                                                                                                                                                                                                                                                           |                4 |             14 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           |                3 |             14 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           |                2 |             14 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                           |                2 |             14 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen59_in                                                                                                  |                                                                                                                                                                                                                                                                                           |                4 |             14 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                           |                3 |             14 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen424_in                                                                                                 |                                                                                                                                                                                                                                                                                           |                5 |             14 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_intc_0/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                                  |                4 |             14 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           |                4 |             14 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                             |                                                                                                                                                                                                                                                                                           |                2 |             14 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           |                3 |             14 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                           |                2 |             14 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                     |                                                                                                                                                                                                                                                                                           |                6 |             14 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                           |                4 |             14 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_0[0]                                                                                                                                                                                                                                            | pynqz2_i/dtpu/dtpu_core/inst/cu/SR[0]                                                                                                                                                                                                                                                     |                3 |             14 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                          | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                5 |             14 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                     | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                3 |             14 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                           |                4 |             14 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                                               | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                4 |             15 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                  | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                        |                5 |             15 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                                               | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                3 |             15 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                               | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                     |                5 |             15 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                                                | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                5 |             15 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                             | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                        |                5 |             15 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                          | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                     |                5 |             15 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                                                | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                4 |             15 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                                                | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                3 |             15 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                                                | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                3 |             15 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                                                | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                4 |             15 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                                                | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                6 |             15 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                                               | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                4 |             15 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                                               | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                3 |             15 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                                               | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                3 |             15 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                                               | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                3 |             15 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                            | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/ap_rst_axi_sync1/s_level_out_d2                                                                                                                                                                                         |                4 |             15 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                                                | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                4 |             15 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                   | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                         |                6 |             15 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                              | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                         |                5 |             15 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                                               | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                4 |             15 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                                                | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                3 |             15 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                                               | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                4 |             15 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_store_activation_data_reg[3]_0[0]                                                                                                                                                                                                                              | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                5 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_62[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               11 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_store_activation_data_reg[2]_0[0]                                                                                                                                                                                                                              | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                7 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                            | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                              |                4 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                          |                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_7[0]                                                                                                                                                                                                                                            | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                9 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                           | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                             |                4 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_6[0]                                                                                                                                                                                                                                            | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                9 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                         | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                              |                4 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_activation_data_reg[3]_0[0]                                                                                                                                                                                                                               | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                5 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                        | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                             |                3 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_activation_data_reg[2]_0[0]                                                                                                                                                                                                                               | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                8 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_15[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                7 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/sig_s_ready_out_reg                   |                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_63[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                9 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_14[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               10 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_54[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                9 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/CE                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[64]_0[0]                               | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/axis_rst                                                                                                                                                         |                4 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                        |                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_30[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                8 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                              | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                4 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                              | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                4 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_31[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                8 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_23[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               13 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/or_reduce                                                                                                                                                                                                                       | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_ap_rst                                                                                                                                                                                                          |                4 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_master_slots[7].reg_slice_mi/p_0_in                                                                                                                                                                                                               |               10 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                          |                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                          |                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_38[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               11 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                          |                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_39[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                8 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_46[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                9 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_47[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               10 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_22[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                7 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                     | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                          |                4 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                          |                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                        | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                          |                4 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                          |                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_55[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               10 |             16 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d[1]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                8 |             17 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_last_d[3]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                9 |             17 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                9 |             19 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                      | pynqz2_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                             |                4 |             19 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_level_out_d4                                                                                                                                                                                           |                5 |             20 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                                                          | pynqz2_i/axi_dma_infifo/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                  |                3 |             20 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[19]_i_1_n_0                                                                                                                                                        | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                5 |             20 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                                | pynqz2_i/axi_dma_outfifo/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |                3 |             20 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_infifo/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                  |                6 |             20 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_weight_mem/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                              |                7 |             20 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_csr_mem/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |                6 |             20 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                            | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_vector_i_reg[1058]                                                              |                4 |             22 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/ap_rst_axi_sync1/s_level_out_d2                                                                                                                                                                                         |                4 |             22 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                9 |             22 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_vector_i_reg[1058]                                                                  |                4 |             22 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]  | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/axis_rst                                                                                                                                                         |                5 |             22 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |               10 |             22 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                9 |             22 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |               10 |             22 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                               | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_vector_i_reg[1058]                                                                 |                4 |             22 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/s_level_out_d4                                                                                                                                                                                                      |                3 |             22 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                                          |                                                                                                                                                                                                                                                                                           |                3 |             23 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                              |               11 |             23 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                               |                                                                                                                                                                                                                                                                                           |                4 |             23 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                |                                                                                                                                                                                                                                                                                           |                4 |             23 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                            |                                                                                                                                                                                                                                                                                           |                4 |             23 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                        | pynqz2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                7 |             24 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                        | pynqz2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                8 |             24 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                9 |             24 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                8 |             24 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                        | pynqz2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |               10 |             24 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                8 |             24 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |               10 |             24 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                                      | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                4 |             25 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_infifo/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                             |                8 |             25 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_csr_mem/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                            |                9 |             25 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_outfifo/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                            |                9 |             25 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_weight_mem/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                         |                8 |             25 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                                                      | pynqz2_i/axi_dma_weight_mem/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                              |                5 |             26 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                             |                                                                                                                                                                                                                                                                                           |                4 |             26 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                                                         | pynqz2_i/axi_dma_csr_mem/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |                6 |             26 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/arready_i_reg_1[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                           |                9 |             26 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                8 |             26 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/ld_weight_page_cnt_reg_1[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               10 |             26 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/rd_addr_rdy_reg_1[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |               10 |             26 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/arready_i_reg_1[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                           |               13 |             26 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/arready_i_reg_1[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                           |               12 |             26 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |               12 |             26 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                9 |             26 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/arready_i_reg_1[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                           |                9 |             26 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_ap_rst                                                                                                                                                                                                          |                9 |             27 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                       | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                                                                       |                5 |             27 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                9 |             28 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                5 |             28 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                           |               10 |             28 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                        | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                |                8 |             28 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                8 |             28 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                7 |             28 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |               10 |             28 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                7 |             28 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                8 |             28 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst                                                                                                                                                         |               10 |             30 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst                                                                                                                                                         |                7 |             30 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           |                8 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                | pynqz2_i/axi_dma_weight_mem/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                              |                6 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                7 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                  | pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                  |               11 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                 | pynqz2_i/axi_dma_outfifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                 |               10 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                    | pynqz2_i/axi_dma_infifo/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                  |                9 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                6 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                7 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                   | pynqz2_i/axi_dma_outfifo/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |                7 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                8 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                7 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                7 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                7 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                9 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                9 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           |                9 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                    | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                              |                9 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_53[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               17 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           |                9 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                6 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |               10 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                     | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |               11 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                   | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                             |                8 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                     | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |                6 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_store_activation_data_reg[1]_0[0]                                                                                                                                                                                                                              | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               12 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_61[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               19 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                9 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_5[0]                                                                                                                                                                                                                                            | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               11 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_45[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               15 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_37[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               15 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_29[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               11 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_21[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               14 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_13[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               13 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_activation_data_reg[1]_0[0]                                                                                                                                                                                                                               | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |                7 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/rd_data[31]_i_2_n_0                                                                                                                                                                                                             | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/rd_data0                                                                                                                                                                                                            |               10 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                                 |               16 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                   | pynqz2_i/axi_dma_csr_mem/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |                6 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                              | pynqz2_i/axi_dma_weight_mem/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                              |                9 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                7 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           |                8 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                6 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                          |                7 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                 | pynqz2_i/axi_dma_csr_mem/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                 |               10 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                8 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                8 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           |                9 |             32 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                   | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                          |               11 |             33 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                          | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/s_level_out_d4                                                                                                                                                                                                      |                8 |             33 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           |               10 |             33 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           |               12 |             33 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                         | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/axis_rst                                                                                                                                                        |                7 |             33 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                       | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                              |               13 |             33 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           |               11 |             33 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                      | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                             |               12 |             33 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                        | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                           |                8 |             35 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                  |               15 |             36 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                            | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                               |                9 |             36 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                           | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                              |               11 |             36 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                       |                                                                                                                                                                                                                                                                                           |                5 |             39 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                    |                                                                                                                                                                                                                                                                                           |                5 |             39 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                           |                9 |             39 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           |                7 |             39 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           |                9 |             39 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                           |                8 |             39 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           |               10 |             39 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                           |                9 |             39 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                        |                                                                                                                                                                                                                                                                                           |                5 |             39 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                7 |             40 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                           |                7 |             40 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                           |                8 |             40 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                7 |             40 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                        | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                            |               10 |             40 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                8 |             40 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                           |                7 |             40 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           |                9 |             41 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                           |                9 |             41 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                 | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                 |               10 |             41 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                         |                                                                                                                                                                                                                                                                                           |                6 |             41 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                         | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                 |                6 |             42 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                          | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                             |               11 |             42 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                       | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                          |               10 |             42 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                          | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                  |                6 |             42 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                      | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                              |                6 |             42 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |               10 |             42 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                           |                9 |             42 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                 |               17 |             42 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_outfifo/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |                9 |             42 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                     |               15 |             43 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               16 |             43 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                   | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                 |                7 |             44 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                           |               10 |             45 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                           |               10 |             45 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                           |               11 |             45 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]_1[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                9 |             45 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[4]_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                9 |             45 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                           |                9 |             45 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                           |               16 |             45 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                           |                7 |             45 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           |                7 |             45 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                           |               10 |             45 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[5]_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                8 |             45 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           |               11 |             45 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                           |               13 |             45 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                           |               10 |             45 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           |               10 |             45 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                           |               11 |             45 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           |                9 |             45 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                           |               11 |             45 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                           |               12 |             45 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           |                9 |             45 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                           |               14 |             46 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                           |               12 |             46 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           |                9 |             46 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                           |               15 |             46 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                      | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               14 |             49 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                           |                9 |             49 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                           |               10 |             49 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                           |                7 |             49 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                           |               10 |             49 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                  | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                        |               18 |             49 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                                           | pynqz2_i/axi_dma_infifo/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                  |                8 |             53 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                                          | pynqz2_i/axi_dma_outfifo/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |                9 |             53 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                           | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                     |               12 |             54 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                              | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               13 |             54 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                                           | pynqz2_i/axi_dma_csr_mem/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |                9 |             59 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                                        | pynqz2_i/axi_dma_weight_mem/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                              |                9 |             59 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                       | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                 |               10 |             60 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/i___3_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           |               11 |             60 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           |               17 |             60 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                          | pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               12 |             60 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/i___3_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           |               14 |             60 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           |               18 |             60 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_4[0]                                                                                                                                                                                                                                            | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               26 |             64 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                        |                                                                                                                                                                                                                                                                                           |               19 |             64 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_36[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               25 |             64 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_28[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               24 |             64 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_20[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               24 |             64 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_12[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               25 |             64 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_activation_data_reg[0]_0[0]                                                                                                                                                                                                                               | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               19 |             64 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_enskew_ff_reg_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                           |                9 |             64 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_deskew_ff_reg_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                           |               10 |             64 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/FSM_sequential_SAME_WIDTH_GEN.state_reg[1][0] |                                                                                                                                                                                                                                                                                           |               21 |             64 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/sig_s_ready_out_reg_0                 | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.axis_data[63]_i_1_n_0                                                                                                                             |               12 |             64 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/s_level_out_d4                                                                                                                                                                                                      |               19 |             64 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                           |               17 |             64 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                              |                                                                                                                                                                                                                                                                                           |               21 |             64 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                            |                                                                                                                                                                                                                                                                                           |               16 |             64 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_44[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               21 |             64 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_store_activation_data_reg[0]_0[0]                                                                                                                                                                                                                              | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               19 |             64 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_60[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               25 |             64 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_load_array_reg_52[0]                                                                                                                                                                                                                                           | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               27 |             64 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                   | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                 |               18 |             65 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                   | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                         |               23 |             65 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                       | pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                     |               17 |             65 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                               | pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                     |               23 |             65 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/axis_rst                                                                                                                                                         |               13 |             66 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                           |               13 |             67 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                           |               11 |             67 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                           |               24 |             67 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                           |               14 |             67 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                           |               21 |             67 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                           |               12 |             67 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                           |               23 |             67 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                           |               12 |             67 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/axis_rst                                                                                                                                                        |               15 |             68 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               24 |             69 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                        | pynqz2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |               15 |             70 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                        | pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |               15 |             70 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][139]_i_1_n_0                                                                                                                                                                        |               16 |             73 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                           |               12 |             73 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                 | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               14 |             73 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                       | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                   |               26 |             73 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                         | pynqz2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |               14 |             73 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                         | pynqz2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |               14 |             73 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                           |               14 |             73 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                         | pynqz2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |               15 |             73 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                           |               17 |             73 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                           |               16 |             73 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                         | pynqz2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |               14 |             75 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                                                                 |               16 |             76 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                         | pynqz2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |               14 |             78 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                         | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               25 |             78 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/axis_rst                                                                                                                                                         |               17 |             78 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                             | pynqz2_i/axi_dma_outfifo/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               13 |             78 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                        | pynqz2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |               16 |             79 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                        | pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |               16 |             79 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                        | pynqz2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |               17 |             79 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                        | pynqz2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |               17 |             79 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                         | pynqz2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |               15 |             82 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/addr_cnt0__0                                                                                                                                                     | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/axi_rst_reg                                                                                                                                          |               17 |             82 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_deskew_ff_reg_0                                                                                                                                                                                                                                                | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               17 |             86 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/enable_enskew_ff_reg_0                                                                                                                                                                                                                                                | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |               23 |             86 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                             |                                                                                                                                                                                                                                                                                           |               12 |             96 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                             |                                                                                                                                                                                                                                                                                           |               12 |             96 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                             |                                                                                                                                                                                                                                                                                           |               12 |             96 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                             |                                                                                                                                                                                                                                                                                           |               12 |             96 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |               13 |            104 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |               13 |            104 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |               13 |            104 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                             |                                                                                                                                                                                                                                                                                           |               13 |            104 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                             |                                                                                                                                                                                                                                                                                           |               13 |            104 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |               13 |            104 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |               13 |            104 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |               13 |            104 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       | pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/s_level_out_d4                                                                                                                                                                                                      |               53 |            222 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/CE                                                                                                                                                                                                                                                                    | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |              103 |            256 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG | pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]                                                                                                                                                                                                                                                                  | pynqz2_i/dtpu/dtpu_core/inst/ls_array_inst/ls_unit_activation_data[0].ls_unit/SR[0]                                                                                                                                                                                                       |              215 |            896 |
|  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           |              541 |           1531 |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


