rmdir work
mkdir work
source /eda/scripts/init_design_vision
set define_design_lib WORK -path ./work
set search_path [list . /eda/synopsys/2021-22/RHELx86/SYN 2021.06-SP4/libraries/syn/eda/dk/nangate45/synopsys ]
set link_library [list "*" "NangateOpenCellLibrary_typical_ecsm.db""dw_foundation.sldb" ]
set target_ibrary [list "NangateOpenCellLibrary_typical_ecsm.db" ]
set synthetic_library [list "dw_foundation.sldb" ]
dc_shell-xg-t 
analyze -f sverilog -lib WORK ../src/CSA.sv
analyze -f sverilog -lib WORK ../src/cf_math_pkg.sv
analyze -f sverilog -lib WORK ../src/mux.sv
analyze -f sverilog -lib WORK ../src/dadda.sv
analyze -f sverilog -lib WORK ../src/boothmul.sv
analyze -f sverilog -lib WORK ../src/cf_math_pkg.sv
analyze -f sverilog -lib WORK ../src/lzc.sv
analyze -f sverilog -lib WORK ../src/rr_arb_tree.sv
analyze -f sverilog -lib WORK ../src/fpnew_pkg.sv
analyze -f sverilog -lib WORK ../src/fpnew_classifier.sv
analyze -f sverilog -lib WORK ../src/fpnew_rounding.sv
analyze -f sverilog -lib WORK ../src/fpnew_fma.sv
analyze -f sverilog -lib WORK ../src/fpnew_opgroup_fmt_slice.sv
analyze -f sverilog -lib WORK ../src/fpnew_opgroup_block.sv
analyze -f sverilog -lib WORK ../src/fpnew_top.sv
set power_preserve_rtl_hier_names true
elaborate fpnew_top -lib WORK
create_clock -name MY_CLK -period 3.0 clk_i
set_dont_touch_network MY_CLK
set_clock_uncertainty 0.07 [get_clocks MY_CLK]
set_input_delay 0.5 -max -clock MY_CLK [remove_from_collection [all_inputs] clk_i]
set_output_delay 0.5 -max -clock MY_CLK [all_outputs]
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
set_load $OLOAD [all_outputs]
compile
report_timing > MBE3ns.txt
report_area > MBE3nsArea.txt
change_names -hierarchy -rules verilog
write_sdf ../netlist/fpnew_topMBE.sdf
write -f verilog -hierarchy -output ../netlist/fpnew_topMBE.v
write_sdc ../netlist/fpnew_topMBE.sdc
#quit

