{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686255324189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686255324190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 23:15:24 2023 " "Processing started: Thu Jun 08 23:15:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686255324190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686255324190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off termProject -c termProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off termProject -c termProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686255324190 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1686255324548 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "enum TrianglesVsCircles.v(19) " "Verilog HDL Declaration warning at TrianglesVsCircles.v(19): \"enum\" is SystemVerilog-2005 keyword" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 19 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1686255324601 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting \";\" TrianglesVsCircles.v(19) " "Verilog HDL syntax error at TrianglesVsCircles.v(19) near text \"logic\";  expecting \";\"" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1686255324601 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" TrianglesVsCircles.v(19) " "Verilog HDL syntax error at TrianglesVsCircles.v(19) near text \"\}\";  expecting \";\"" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1686255324601 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "enum TrianglesVsCircles.v(22) " "Verilog HDL Declaration warning at TrianglesVsCircles.v(22): \"enum\" is SystemVerilog-2005 keyword" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 22 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1686255324601 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "enum TrianglesVsCircles.v(22) " "Verilog HDL Declaration error at TrianglesVsCircles.v(22): identifier \"enum\" is already declared in the present scope" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1686255324602 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting \";\" TrianglesVsCircles.v(22) " "Verilog HDL syntax error at TrianglesVsCircles.v(22) near text \"logic\";  expecting \";\"" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1686255324602 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" TrianglesVsCircles.v(22) " "Verilog HDL syntax error at TrianglesVsCircles.v(22) near text \"\}\";  expecting \";\"" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1686255324602 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" TrianglesVsCircles.v(50) " "Verilog HDL syntax error at TrianglesVsCircles.v(50) near text \"begin\";  expecting \".\", or \"(\"" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1686255324602 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" TrianglesVsCircles.v(56) " "Verilog HDL syntax error at TrianglesVsCircles.v(56) near text \"=\";  expecting \".\", or \"(\"" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 56 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1686255324602 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "TRIANGLES_TURN TrianglesVsCircles.v(62) " "Verilog HDL Declaration error at TrianglesVsCircles.v(62): identifier \"TRIANGLES_TURN\" is already declared in the present scope" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 62 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1686255324602 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "y_output TrianglesVsCircles.v(67) " "Verilog HDL Declaration error at TrianglesVsCircles.v(67): identifier \"y_output\" is already declared in the present scope" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 67 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1686255324602 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "CIRCLES_TURN TrianglesVsCircles.v(75) " "Verilog HDL Declaration error at TrianglesVsCircles.v(75): identifier \"CIRCLES_TURN\" is already declared in the present scope" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 75 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1686255324602 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "y_output TrianglesVsCircles.v(77) " "Verilog HDL Declaration error at TrianglesVsCircles.v(77): identifier \"y_output\" is already declared in the present scope" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 77 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1686255324602 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "y_output TrianglesVsCircles.v(80) " "Verilog HDL Declaration error at TrianglesVsCircles.v(80): identifier \"y_output\" is already declared in the present scope" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 80 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1686255324602 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "CHECK_WIN TrianglesVsCircles.v(88) " "Verilog HDL Declaration error at TrianglesVsCircles.v(88): identifier \"CHECK_WIN\" is already declared in the present scope" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 88 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1686255324602 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "recent_position_circles TrianglesVsCircles.v(90) " "Verilog HDL Declaration error at TrianglesVsCircles.v(90): identifier \"recent_position_circles\" is already declared in the present scope" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 90 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1686255324602 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" TrianglesVsCircles.v(101) " "Verilog HDL syntax error at TrianglesVsCircles.v(101) near text \")\";  expecting \";\"" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 101 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1686255324602 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "GAME_OVER TrianglesVsCircles.v(114) " "Verilog HDL Declaration error at TrianglesVsCircles.v(114): identifier \"GAME_OVER\" is already declared in the present scope" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 114 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1686255324602 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" TrianglesVsCircles.v(158) " "Verilog HDL syntax error at TrianglesVsCircles.v(158) near text \"for\";  expecting \"endmodule\"" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 158 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1686255324602 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"0\";  expecting \"<=\", or \"=\" TrianglesVsCircles.v(169) " "Verilog HDL syntax error at TrianglesVsCircles.v(169) near text \"0\";  expecting \"<=\", or \"=\"" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 169 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1686255324603 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "is_valid_move TrianglesVsCircles.v(229) " "Verilog HDL Declaration error at TrianglesVsCircles.v(229): identifier \"is_valid_move\" is already declared in the present scope" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 229 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1686255324603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trianglesvscircles.v 0 0 " "Found 0 design units, including 0 entities, in source file trianglesvscircles.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686255324603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 0 0 " "Found 0 design units, including 0 entities, in source file display.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686255324605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file input_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_handler " "Found entity 1: input_handler" {  } { { "input_handler.v" "" { Text "D:/altera/13.1/Projects/TermProject/input_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686255324608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686255324608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_handler_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file input_handler_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_handler_tb " "Found entity 1: input_handler_tb" {  } { { "input_handler_tb.v" "" { Text "D:/altera/13.1/Projects/TermProject/input_handler_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686255324610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686255324610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.v" "" { Text "D:/altera/13.1/Projects/TermProject/Debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686255324612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686255324612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounced_input_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file debounced_input_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounced_input_handler " "Found entity 1: debounced_input_handler" {  } { { "debounced_input_handler.v" "" { Text "D:/altera/13.1/Projects/TermProject/debounced_input_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686255324614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686255324614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounced_input_handler_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file debounced_input_handler_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounced_input_handler_tb " "Found entity 1: debounced_input_handler_tb" {  } { { "debounced_input_handler_tb.v" "" { Text "D:/altera/13.1/Projects/TermProject/debounced_input_handler_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686255324616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686255324616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_win_condition_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file check_win_condition_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_win_condition_wrapper " "Found entity 1: check_win_condition_wrapper" {  } { { "check_win_condition_wrapper.v" "" { Text "D:/altera/13.1/Projects/TermProject/check_win_condition_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686255324618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686255324618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_check_win_condition_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_check_win_condition_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_check_win_condition_wrapper " "Found entity 1: tb_check_win_condition_wrapper" {  } { { "tb_check_win_condition_wrapper.v" "" { Text "D:/altera/13.1/Projects/TermProject/tb_check_win_condition_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686255324620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686255324620 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686255324695 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 08 23:15:24 2023 " "Processing ended: Thu Jun 08 23:15:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686255324695 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686255324695 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686255324695 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686255324695 ""}
