$comment
	File created using the following command:
		vcd file fouropalu.msim.vcd -direction
$end
$date
	Fri Nov 20 17:39:25 2015
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module fouropalu_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 1 " B $end
$var reg 1 # I0 $end
$var reg 1 $ I1 $end
$var wire 1 % C_OUT $end
$var wire 1 & S [3] $end
$var wire 1 ' S [2] $end
$var wire 1 ( S [1] $end
$var wire 1 ) S [0] $end
$var wire 1 * sampler $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 C_OUT~output_o $end
$var wire 1 2 S[3]~output_o $end
$var wire 1 3 S[2]~output_o $end
$var wire 1 4 S[1]~output_o $end
$var wire 1 5 S[0]~output_o $end
$var wire 1 6 A[3]~input_o $end
$var wire 1 7 I1~input_o $end
$var wire 1 8 I0~input_o $end
$var wire 1 9 A[2]~input_o $end
$var wire 1 : A[1]~input_o $end
$var wire 1 ; A[0]~input_o $end
$var wire 1 < B~input_o $end
$var wire 1 = inst|inst|inst3|inst~combout $end
$var wire 1 > inst|inst|inst|inst~combout $end
$var wire 1 ? inst|inst|inst|inst12~0_combout $end
$var wire 1 @ inst|inst|inst2|inst12~0_combout $end
$var wire 1 A inst|inst|inst3|inst12~0_combout $end
$var wire 1 B inst|inst|inst4|HAs~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 !
1"
1#
1$
1%
0)
1(
0'
0&
x*
0+
1,
x-
1.
1/
10
11
02
03
14
05
06
17
18
09
1:
1;
1<
0=
1>
0?
0@
1A
0B
$end
#1000000
