Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 10 12:24:12 2023
| Host         : PHUMIPAT-C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SevenSegmentTDM_control_sets_placed.rpt
| Design       : SevenSegmentTDM
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              96 |           33 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           10 |
| Yes          | No                    | No                     |              10 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------------------+----------------------------+------------------+----------------+--------------+
|   Clock Signal   |                   Enable Signal                  |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------------------------------------+----------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG | nolabel_line36/genblk1[0].SP/DB/counter_reg[0]_0 |                            |                4 |             10 |         2.50 |
|  cd/CLK          |                                                  |                            |                3 |             10 |         3.33 |
|  clock_IBUF_BUFG |                                                  | nolabel_line36/SP9/q_reg_0 |                6 |             16 |         2.67 |
|  clock_IBUF_BUFG |                                                  | nolabel_line36/SP9/q_reg_2 |                4 |             16 |         4.00 |
|  clock_IBUF_BUFG |                                                  |                            |               30 |             86 |         2.87 |
+------------------+--------------------------------------------------+----------------------------+------------------+----------------+--------------+


