CORE0:
0001  00  01  11111111 |  mov 255, reg[1]
1111  00  01  10100000 |  write reg[1], 160
0001  00  01  11111110 |  mov 254, reg[1]
1111  00  01  10100001 |  write reg[1], 161
0001  00  01  00000000 |  mov 0, reg[1]
1111  00  01  10100010 |  write reg[1], 162
1101  00  01  10100010 |  read 162, reg[1]	(OUTER)
1101  00  11  10100000 |  read 160, reg[3]
0100  10  11           |  sub reg[2], reg[3]
0001  00  00  11110000 |  mov 240, reg[0]
1100  00  01           |  read reg[0], reg[1]	(INNER)
0001  00  10  00000001 |  mov 1, reg[2]
0011  10  00           |  add reg[2], reg[0]
1100  00  10           |  read reg[0], reg[2]
1011  01  10  00010100 |  jg reg[2], reg[1], SKIP_SWAP
1110  00  01           |  write reg[1], reg[0]
0001  00  01  00000001 |  mov 1, reg[1]
0100  01  00           |  sub reg[1], reg[0]
1110  00  10           |  write reg[2], reg[0]
0011  01  00           |  add reg[1], reg[0]
1101  00  10  10100000 |  read 160, reg[2]	(SKIP_SWAP)
1011  00  11  00001010 |  jg reg[3], reg[0], INNER
0001  00  01  00000001 |  mov 1, reg[1]
1101  00  10  10100010 |  read 162, reg[2]
0011  01  10           |  add reg[1], reg[2]
1111  00  10  10100010 |  write reg[2], 162
0001  00  11  00001111 |  mov 15, reg[3]
1011  10  11  00000110 |  jg reg[3], reg[2], OUTER
