///Register `VCTR19` reader
pub type R = crate::R<VCTR19rs>;
///Register `VCTR19` writer
pub type W = crate::W<VCTR19rs>;
///Field `B608` reader - B608
pub type B608_R = crate::BitReader;
///Field `B608` writer - B608
pub type B608_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B609` reader - B609
pub type B609_R = crate::BitReader;
///Field `B609` writer - B609
pub type B609_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B610` reader - B610
pub type B610_R = crate::BitReader;
///Field `B610` writer - B610
pub type B610_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B611` reader - B611
pub type B611_R = crate::BitReader;
///Field `B611` writer - B611
pub type B611_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B612` reader - B612
pub type B612_R = crate::BitReader;
///Field `B612` writer - B612
pub type B612_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B613` reader - B613
pub type B613_R = crate::BitReader;
///Field `B613` writer - B613
pub type B613_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B614` reader - B614
pub type B614_R = crate::BitReader;
///Field `B614` writer - B614
pub type B614_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B615` reader - B615
pub type B615_R = crate::BitReader;
///Field `B615` writer - B615
pub type B615_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B616` reader - B616
pub type B616_R = crate::BitReader;
///Field `B616` writer - B616
pub type B616_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B617` reader - B617
pub type B617_R = crate::BitReader;
///Field `B617` writer - B617
pub type B617_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B618` reader - B618
pub type B618_R = crate::BitReader;
///Field `B618` writer - B618
pub type B618_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B619` reader - B619
pub type B619_R = crate::BitReader;
///Field `B619` writer - B619
pub type B619_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B620` reader - B620
pub type B620_R = crate::BitReader;
///Field `B620` writer - B620
pub type B620_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B621` reader - B621
pub type B621_R = crate::BitReader;
///Field `B621` writer - B621
pub type B621_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B622` reader - B622
pub type B622_R = crate::BitReader;
///Field `B622` writer - B622
pub type B622_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B623` reader - B623
pub type B623_R = crate::BitReader;
///Field `B623` writer - B623
pub type B623_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B624` reader - B624
pub type B624_R = crate::BitReader;
///Field `B624` writer - B624
pub type B624_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B625` reader - B625
pub type B625_R = crate::BitReader;
///Field `B625` writer - B625
pub type B625_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B626` reader - B626
pub type B626_R = crate::BitReader;
///Field `B626` writer - B626
pub type B626_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B627` reader - B627
pub type B627_R = crate::BitReader;
///Field `B627` writer - B627
pub type B627_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B628` reader - B628
pub type B628_R = crate::BitReader;
///Field `B628` writer - B628
pub type B628_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B629` reader - B629
pub type B629_R = crate::BitReader;
///Field `B629` writer - B629
pub type B629_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B630` reader - B630
pub type B630_R = crate::BitReader;
///Field `B630` writer - B630
pub type B630_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B631` reader - B631
pub type B631_R = crate::BitReader;
///Field `B631` writer - B631
pub type B631_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B632` reader - B632
pub type B632_R = crate::BitReader;
///Field `B632` writer - B632
pub type B632_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B633` reader - B633
pub type B633_R = crate::BitReader;
///Field `B633` writer - B633
pub type B633_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B634` reader - B634
pub type B634_R = crate::BitReader;
///Field `B634` writer - B634
pub type B634_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B635` reader - B635
pub type B635_R = crate::BitReader;
///Field `B635` writer - B635
pub type B635_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B636` reader - B636
pub type B636_R = crate::BitReader;
///Field `B636` writer - B636
pub type B636_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B637` reader - B637
pub type B637_R = crate::BitReader;
///Field `B637` writer - B637
pub type B637_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B638` reader - B638
pub type B638_R = crate::BitReader;
///Field `B638` writer - B638
pub type B638_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B639` reader - B639
pub type B639_R = crate::BitReader;
///Field `B639` writer - B639
pub type B639_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - B608
    #[inline(always)]
    pub fn b608(&self) -> B608_R {
        B608_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - B609
    #[inline(always)]
    pub fn b609(&self) -> B609_R {
        B609_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - B610
    #[inline(always)]
    pub fn b610(&self) -> B610_R {
        B610_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - B611
    #[inline(always)]
    pub fn b611(&self) -> B611_R {
        B611_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - B612
    #[inline(always)]
    pub fn b612(&self) -> B612_R {
        B612_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - B613
    #[inline(always)]
    pub fn b613(&self) -> B613_R {
        B613_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - B614
    #[inline(always)]
    pub fn b614(&self) -> B614_R {
        B614_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - B615
    #[inline(always)]
    pub fn b615(&self) -> B615_R {
        B615_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - B616
    #[inline(always)]
    pub fn b616(&self) -> B616_R {
        B616_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - B617
    #[inline(always)]
    pub fn b617(&self) -> B617_R {
        B617_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - B618
    #[inline(always)]
    pub fn b618(&self) -> B618_R {
        B618_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - B619
    #[inline(always)]
    pub fn b619(&self) -> B619_R {
        B619_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - B620
    #[inline(always)]
    pub fn b620(&self) -> B620_R {
        B620_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - B621
    #[inline(always)]
    pub fn b621(&self) -> B621_R {
        B621_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - B622
    #[inline(always)]
    pub fn b622(&self) -> B622_R {
        B622_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - B623
    #[inline(always)]
    pub fn b623(&self) -> B623_R {
        B623_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - B624
    #[inline(always)]
    pub fn b624(&self) -> B624_R {
        B624_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - B625
    #[inline(always)]
    pub fn b625(&self) -> B625_R {
        B625_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - B626
    #[inline(always)]
    pub fn b626(&self) -> B626_R {
        B626_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - B627
    #[inline(always)]
    pub fn b627(&self) -> B627_R {
        B627_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - B628
    #[inline(always)]
    pub fn b628(&self) -> B628_R {
        B628_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - B629
    #[inline(always)]
    pub fn b629(&self) -> B629_R {
        B629_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - B630
    #[inline(always)]
    pub fn b630(&self) -> B630_R {
        B630_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - B631
    #[inline(always)]
    pub fn b631(&self) -> B631_R {
        B631_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - B632
    #[inline(always)]
    pub fn b632(&self) -> B632_R {
        B632_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - B633
    #[inline(always)]
    pub fn b633(&self) -> B633_R {
        B633_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - B634
    #[inline(always)]
    pub fn b634(&self) -> B634_R {
        B634_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - B635
    #[inline(always)]
    pub fn b635(&self) -> B635_R {
        B635_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - B636
    #[inline(always)]
    pub fn b636(&self) -> B636_R {
        B636_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - B637
    #[inline(always)]
    pub fn b637(&self) -> B637_R {
        B637_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - B638
    #[inline(always)]
    pub fn b638(&self) -> B638_R {
        B638_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - B639
    #[inline(always)]
    pub fn b639(&self) -> B639_R {
        B639_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("VCTR19")
            .field("b608", &self.b608())
            .field("b609", &self.b609())
            .field("b610", &self.b610())
            .field("b611", &self.b611())
            .field("b612", &self.b612())
            .field("b613", &self.b613())
            .field("b614", &self.b614())
            .field("b615", &self.b615())
            .field("b616", &self.b616())
            .field("b617", &self.b617())
            .field("b618", &self.b618())
            .field("b619", &self.b619())
            .field("b620", &self.b620())
            .field("b621", &self.b621())
            .field("b622", &self.b622())
            .field("b623", &self.b623())
            .field("b624", &self.b624())
            .field("b625", &self.b625())
            .field("b626", &self.b626())
            .field("b627", &self.b627())
            .field("b628", &self.b628())
            .field("b629", &self.b629())
            .field("b630", &self.b630())
            .field("b631", &self.b631())
            .field("b632", &self.b632())
            .field("b633", &self.b633())
            .field("b634", &self.b634())
            .field("b635", &self.b635())
            .field("b636", &self.b636())
            .field("b637", &self.b637())
            .field("b638", &self.b638())
            .field("b639", &self.b639())
            .finish()
    }
}
impl W {
    ///Bit 0 - B608
    #[inline(always)]
    pub fn b608(&mut self) -> B608_W<VCTR19rs> {
        B608_W::new(self, 0)
    }
    ///Bit 1 - B609
    #[inline(always)]
    pub fn b609(&mut self) -> B609_W<VCTR19rs> {
        B609_W::new(self, 1)
    }
    ///Bit 2 - B610
    #[inline(always)]
    pub fn b610(&mut self) -> B610_W<VCTR19rs> {
        B610_W::new(self, 2)
    }
    ///Bit 3 - B611
    #[inline(always)]
    pub fn b611(&mut self) -> B611_W<VCTR19rs> {
        B611_W::new(self, 3)
    }
    ///Bit 4 - B612
    #[inline(always)]
    pub fn b612(&mut self) -> B612_W<VCTR19rs> {
        B612_W::new(self, 4)
    }
    ///Bit 5 - B613
    #[inline(always)]
    pub fn b613(&mut self) -> B613_W<VCTR19rs> {
        B613_W::new(self, 5)
    }
    ///Bit 6 - B614
    #[inline(always)]
    pub fn b614(&mut self) -> B614_W<VCTR19rs> {
        B614_W::new(self, 6)
    }
    ///Bit 7 - B615
    #[inline(always)]
    pub fn b615(&mut self) -> B615_W<VCTR19rs> {
        B615_W::new(self, 7)
    }
    ///Bit 8 - B616
    #[inline(always)]
    pub fn b616(&mut self) -> B616_W<VCTR19rs> {
        B616_W::new(self, 8)
    }
    ///Bit 9 - B617
    #[inline(always)]
    pub fn b617(&mut self) -> B617_W<VCTR19rs> {
        B617_W::new(self, 9)
    }
    ///Bit 10 - B618
    #[inline(always)]
    pub fn b618(&mut self) -> B618_W<VCTR19rs> {
        B618_W::new(self, 10)
    }
    ///Bit 11 - B619
    #[inline(always)]
    pub fn b619(&mut self) -> B619_W<VCTR19rs> {
        B619_W::new(self, 11)
    }
    ///Bit 12 - B620
    #[inline(always)]
    pub fn b620(&mut self) -> B620_W<VCTR19rs> {
        B620_W::new(self, 12)
    }
    ///Bit 13 - B621
    #[inline(always)]
    pub fn b621(&mut self) -> B621_W<VCTR19rs> {
        B621_W::new(self, 13)
    }
    ///Bit 14 - B622
    #[inline(always)]
    pub fn b622(&mut self) -> B622_W<VCTR19rs> {
        B622_W::new(self, 14)
    }
    ///Bit 15 - B623
    #[inline(always)]
    pub fn b623(&mut self) -> B623_W<VCTR19rs> {
        B623_W::new(self, 15)
    }
    ///Bit 16 - B624
    #[inline(always)]
    pub fn b624(&mut self) -> B624_W<VCTR19rs> {
        B624_W::new(self, 16)
    }
    ///Bit 17 - B625
    #[inline(always)]
    pub fn b625(&mut self) -> B625_W<VCTR19rs> {
        B625_W::new(self, 17)
    }
    ///Bit 18 - B626
    #[inline(always)]
    pub fn b626(&mut self) -> B626_W<VCTR19rs> {
        B626_W::new(self, 18)
    }
    ///Bit 19 - B627
    #[inline(always)]
    pub fn b627(&mut self) -> B627_W<VCTR19rs> {
        B627_W::new(self, 19)
    }
    ///Bit 20 - B628
    #[inline(always)]
    pub fn b628(&mut self) -> B628_W<VCTR19rs> {
        B628_W::new(self, 20)
    }
    ///Bit 21 - B629
    #[inline(always)]
    pub fn b629(&mut self) -> B629_W<VCTR19rs> {
        B629_W::new(self, 21)
    }
    ///Bit 22 - B630
    #[inline(always)]
    pub fn b630(&mut self) -> B630_W<VCTR19rs> {
        B630_W::new(self, 22)
    }
    ///Bit 23 - B631
    #[inline(always)]
    pub fn b631(&mut self) -> B631_W<VCTR19rs> {
        B631_W::new(self, 23)
    }
    ///Bit 24 - B632
    #[inline(always)]
    pub fn b632(&mut self) -> B632_W<VCTR19rs> {
        B632_W::new(self, 24)
    }
    ///Bit 25 - B633
    #[inline(always)]
    pub fn b633(&mut self) -> B633_W<VCTR19rs> {
        B633_W::new(self, 25)
    }
    ///Bit 26 - B634
    #[inline(always)]
    pub fn b634(&mut self) -> B634_W<VCTR19rs> {
        B634_W::new(self, 26)
    }
    ///Bit 27 - B635
    #[inline(always)]
    pub fn b635(&mut self) -> B635_W<VCTR19rs> {
        B635_W::new(self, 27)
    }
    ///Bit 28 - B636
    #[inline(always)]
    pub fn b636(&mut self) -> B636_W<VCTR19rs> {
        B636_W::new(self, 28)
    }
    ///Bit 29 - B637
    #[inline(always)]
    pub fn b637(&mut self) -> B637_W<VCTR19rs> {
        B637_W::new(self, 29)
    }
    ///Bit 30 - B638
    #[inline(always)]
    pub fn b638(&mut self) -> B638_W<VCTR19rs> {
        B638_W::new(self, 30)
    }
    ///Bit 31 - B639
    #[inline(always)]
    pub fn b639(&mut self) -> B639_W<VCTR19rs> {
        B639_W::new(self, 31)
    }
}
/**MPCBBx vector register

You can [`read`](crate::Reg::read) this register and get [`vctr19::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`vctr19::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L552.html#GTZC_MPCBB1:VCTR19)*/
pub struct VCTR19rs;
impl crate::RegisterSpec for VCTR19rs {
    type Ux = u32;
}
///`read()` method returns [`vctr19::R`](R) reader structure
impl crate::Readable for VCTR19rs {}
///`write(|w| ..)` method takes [`vctr19::W`](W) writer structure
impl crate::Writable for VCTR19rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets VCTR19 to value 0xffff_ffff
impl crate::Resettable for VCTR19rs {
    const RESET_VALUE: u32 = 0xffff_ffff;
}
