/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.40
Hash     : 74f1a25
Date     : Feb 17 2024
Type     : Engineering
Log Time   : Mon Feb 19 07:06:31 2024 GMT

INFO: Created design: add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2. Project type: rtl
INFO: Target device: 1GVTC
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v
INFO: Adding SV_2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./sim/co_sim_tb/co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/analysis/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/analysis/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 9ae216287, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/analysis/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v' to AST representation.
Generating RTLIL representation for module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2

3.2. Analyzing design hierarchy..
Top module:  \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2
Removed 0 unused modules.

Dumping file hier_info.json ...
 Process module "DSP19X2"
Dumping file port_info.json ...

End of script. Logfile hash: 1fcfb29fc1, CPU: user 0.03s system 0.01s, MEM: 15.48 MB peak
Yosys 0.18+10 (git sha1 9ae216287, gcc 11.2.1 -fPIC -Os)
Time spent: 95% 4x read_verilog (0 sec), 3% 1x analyze (0 sec), ...
INFO: ANL: Design add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 is analyzed
INFO: ANL: Top Modules: add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/yosys -s add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.ys -l add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/yosys -s add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.ys -l add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 9ae216287, gcc 11.2.1 -fPIC -Os)


-- Executing script file `add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v' to AST representation.
Generating RTLIL representation for module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2

3.2. Analyzing design hierarchy..
Top module:  \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-20.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-20.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-21.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-20.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-20.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2

4.17.2. Analyzing design hierarchy..
Top module:  \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.19. Executing DEMUXMAP pass.

4.20. Executing FLATTEN pass (flatten design).

4.21. Executing DEMUXMAP pass.

4.22. Executing TRIBUF pass.

4.23. Executing TRIBUF pass.

4.24. Executing DEMINOUT pass (demote inout ports to input or output).

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.27. Executing CHECK pass (checking for obvious problems).
Checking module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2...
Found and reported 0 problems.

4.28. Printing statistics.

=== add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 ===

   Number of wires:                  7
   Number of wire bits:            101
   Number of public wires:           7
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP19X2                         1

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.
Performed a total of 0 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.34. Executing OPT_SHARE pass.

4.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

RUN-OPT ITERATIONS DONE : 1

4.38. Executing FSM pass (extract and optimize FSM).

4.38.1. Executing FSM_DETECT pass (finding FSMs in design).

4.38.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.38.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.38.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.38.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.38.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.39. Executing WREDUCE pass (reducing word size of cells).

4.40. Executing PEEPOPT pass (run peephole optimizers).

4.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.44. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.45. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.
Performed a total of 0 changes.

4.46. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.47. Executing OPT_SHARE pass.

4.48. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

RUN-OPT ITERATIONS DONE : 1

4.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.
Performed a total of 0 changes.

4.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.56. Executing OPT_SHARE pass.

4.57. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

RUN-OPT ITERATIONS DONE : 1

4.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.
Performed a total of 0 changes.

4.64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.65. Executing OPT_SHARE pass.

4.66. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.67. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

RUN-OPT ITERATIONS DONE : 1

4.70. Executing WREDUCE pass (reducing word size of cells).

4.71. Executing PEEPOPT pass (run peephole optimizers).

4.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.73. Executing DEMUXMAP pass.

4.74. Printing statistics.

=== add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 ===

   Number of wires:                  7
   Number of wire bits:            101
   Number of public wires:           7
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP19X2                         1

4.75. Executing RS_DSP_MULTADD pass.

4.76. Executing WREDUCE pass (reducing word size of cells).

4.77. Executing RS_DSP_MACC pass.

4.78. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.79. Executing TECHMAP pass (map to technology primitives).

4.79.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.79.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.80. Printing statistics.

=== add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 ===

   Number of wires:                  7
   Number of wire bits:            101
   Number of public wires:           7
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP19X2                         1

4.81. Executing TECHMAP pass (map to technology primitives).

4.81.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.81.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.82. Printing statistics.

=== add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 ===

   Number of wires:                  7
   Number of wire bits:            101
   Number of public wires:           7
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP19X2                         1

4.83. Executing TECHMAP pass (map to technology primitives).

4.83.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.83.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.84. Executing TECHMAP pass (map to technology primitives).

4.84.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.84.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.85. Executing TECHMAP pass (map to technology primitives).

4.85.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.85.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.86. Executing RS_DSP_SIMD pass.

4.87. Executing TECHMAP pass (map to technology primitives).

4.87.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.87.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.88. Executing TECHMAP pass (map to technology primitives).

4.88.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.89. Executing rs_pack_dsp_regs pass.

4.90. Executing RS_DSP_IO_REGS pass.

4.91. Printing statistics.

=== add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 ===

   Number of wires:                  7
   Number of wire bits:            101
   Number of public wires:           7
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP19X2                         1

4.92. Executing TECHMAP pass (map to technology primitives).

4.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.94. Printing statistics.

=== add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 ===

   Number of wires:                  7
   Number of wire bits:            101
   Number of public wires:           7
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP19X2                         1

4.95. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2:
  created 0 $alu and 0 $macc cells.

4.96. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.97. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.98. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.99. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.
Performed a total of 0 changes.

4.100. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.101. Executing OPT_SHARE pass.

4.102. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.103. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.104. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

RUN-OPT ITERATIONS DONE : 1

4.105. Printing statistics.

=== add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 ===

   Number of wires:                  7
   Number of wire bits:            101
   Number of public wires:           7
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP19X2                         1

4.106. Executing MEMORY pass.

4.106.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.106.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.106.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.106.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.106.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.106.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.106.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.106.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.106.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.106.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.107. Printing statistics.

=== add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 ===

   Number of wires:                  7
   Number of wire bits:            101
   Number of public wires:           7
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP19X2                         1

4.108. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.110. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.111. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.112. Executing Rs_BRAM_Split pass.

4.113. Executing TECHMAP pass (map to technology primitives).

4.113.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.113.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.114. Executing TECHMAP pass (map to technology primitives).

4.114.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.114.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.115. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.116. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.117. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.118. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.119. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.
Performed a total of 0 changes.

4.120. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.121. Executing OPT_SHARE pass.

4.122. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.123. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.124. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

RUN-OPT ITERATIONS DONE : 1

4.125. Executing PMUXTREE pass.

4.126. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.127. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.128. Executing TECHMAP pass (map to technology primitives).

4.128.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.128.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.128.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.129. Printing statistics.

=== add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 ===

   Number of wires:                  7
   Number of wire bits:            101
   Number of public wires:           7
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP19X2                         1

4.130. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.131. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.132. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.133. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.
Performed a total of 0 changes.

4.134. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.135. Executing OPT_SHARE pass.

4.136. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.137. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.138. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

RUN-OPT ITERATIONS DONE : 1

4.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.140. Executing TECHMAP pass (map to technology primitives).

4.140.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.140.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.141. Printing statistics.

=== add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 ===

   Number of wires:                  7
   Number of wire bits:            101
   Number of public wires:           7
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP19X2                         1

4.142. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.143. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.144. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.145. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.
Performed a total of 0 changes.

4.146. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.147. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.148. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.149. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

RUN-OPT ITERATIONS DONE : 1

4.150. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.151. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.152. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.153. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.
Performed a total of 0 changes.

4.154. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.155. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.156. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.157. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

RUN-OPT ITERATIONS DONE : 1

4.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.159. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.160. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.161. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.
Performed a total of 0 changes.

4.162. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.163. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.164. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.165. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.166. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

RUN-OPT ITERATIONS DONE : 1

4.167. Printing statistics.

=== add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 ===

   Number of wires:                  7
   Number of wire bits:            101
   Number of public wires:           7
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP19X2                         1

   Number of Generic REGs:          0

ABC-DFF iteration : 1

4.168. Executing ABC pass (technology mapping using ABC).

4.168.1. Summary of detected clock domains:
  1 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.168.2. Extracting gate netlist of module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.169. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.170. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.171. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.172. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.
Performed a total of 0 changes.

4.173. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.174. Executing OPT_SHARE pass.

4.175. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.176. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.177. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.178. Executing ABC pass (technology mapping using ABC).

4.178.1. Summary of detected clock domains:
  1 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.178.2. Extracting gate netlist of module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.179. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.180. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.181. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.182. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.
Performed a total of 0 changes.

4.183. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.184. Executing OPT_SHARE pass.

4.185. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.186. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.187. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.188. Executing ABC pass (technology mapping using ABC).

4.188.1. Summary of detected clock domains:
  1 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.188.2. Extracting gate netlist of module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=2).
Don't call ABC as there is nothing to map.

4.189. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.190. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.191. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.192. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.
Performed a total of 0 changes.

4.193. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.194. Executing OPT_SHARE pass.

4.195. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.196. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.197. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.198. Executing ABC pass (technology mapping using ABC).

4.198.1. Summary of detected clock domains:
  1 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.198.2. Extracting gate netlist of module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=2).
Don't call ABC as there is nothing to map.

4.199. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.200. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.201. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.202. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.
Performed a total of 0 changes.

4.203. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.204. Executing OPT_SHARE pass.

4.205. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.206. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.207. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

RUN-OPT ITERATIONS DONE : 1
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.208. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.209. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.210. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.211. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.212. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.
Performed a total of 0 changes.

4.213. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.214. Executing OPT_SHARE pass.

4.215. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.216. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.217. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

RUN-OPT ITERATIONS DONE : 1

4.218. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.219. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.220. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.221. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.
Performed a total of 0 changes.

4.222. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.223. Executing OPT_SHARE pass.

4.224. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.225. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.226. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

RUN-OPT ITERATIONS DONE : 1

4.227. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.228. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.229. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.230. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.
Performed a total of 0 changes.

4.231. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.232. Executing OPT_SHARE pass.

4.233. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.234. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.235. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.236. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

RUN-OPT ITERATIONS DONE : 1

4.237. Executing BMUXMAP pass.

4.238. Executing DEMUXMAP pass.

4.239. Executing ABC pass (technology mapping using ABC).

4.239.1. Extracting gate netlist of module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.240. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.241. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.242. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.243. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.
Performed a total of 0 changes.

4.244. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.245. Executing OPT_SHARE pass.

4.246. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.247. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.248. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

RUN-OPT ITERATIONS DONE : 1

4.249. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.250. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.251. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.252. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.253. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.
Performed a total of 0 changes.

4.254. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.255. Executing OPT_SHARE pass.

4.256. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.257. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.258. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

RUN-OPT ITERATIONS DONE : 1

4.259. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.260. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.261. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.262. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.
Performed a total of 0 changes.

4.263. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.264. Executing OPT_SHARE pass.

4.265. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.266. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.267. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.268. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

RUN-OPT ITERATIONS DONE : 1

4.269. Printing statistics.

=== add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 ===

   Number of wires:                  7
   Number of wire bits:            101
   Number of public wires:           7
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP19X2                         1

4.270. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.271. Executing RS_DFFSR_CONV pass.

4.272. Printing statistics.

=== add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 ===

   Number of wires:                  7
   Number of wire bits:            101
   Number of public wires:           7
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP19X2                         1

4.273. Executing TECHMAP pass (map to technology primitives).

4.273.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.273.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.273.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~120 debug messages>

4.274. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.275. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.276. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.277. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.278. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.279. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.280. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.281. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.282. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.283. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.
Performed a total of 0 changes.

4.284. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.285. Executing OPT_SHARE pass.

4.286. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.287. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.288. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

RUN-OPT ITERATIONS DONE : 1

4.289. Executing TECHMAP pass (map to technology primitives).

4.289.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.289.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.290. Executing ABC pass (technology mapping using ABC).

4.290.1. Extracting gate netlist of module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.291. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

4.292. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.293. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.294. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.
Performed a total of 0 changes.

4.295. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.
Removed a total of 0 cells.

4.296. Executing OPT_SHARE pass.

4.297. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.298. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.299. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.

RUN-OPT ITERATIONS DONE : 1

4.300. Executing HIERARCHY pass (managing design hierarchy).

4.300.1. Analyzing design hierarchy..
Top module:  \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2

4.300.2. Analyzing design hierarchy..
Top module:  \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2
Removed 0 unused modules.

4.301. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2..

4.302. Printing statistics.

=== add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 ===

   Number of wires:                  7
   Number of wire bits:            101
   Number of public wires:           7
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP19X2                         1

4.303. Executing TECHMAP pass (map to technology primitives).

4.303.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.303.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

4.304. Printing statistics.

=== add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 ===

   Number of wires:                  7
   Number of wire bits:            101
   Number of public wires:           7
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP19X2                         1

   Number of LUTs:                   0
   Number of REGs:                   0
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'.

6. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: b1f68022f9, CPU: user 0.41s system 0.04s, MEM: 25.34 MB peak
Yosys 0.18+10 (git sha1 9ae216287, gcc 11.2.1 -fPIC -Os)
Time spent: 48% 39x read_verilog (0 sec), 10% 49x opt_expr (0 sec), ...
INFO: SYN: Design add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 is synthesized
INFO: SGT: ##################################################
INFO: SGT: Gate simulation for design: add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2
INFO: SGT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --trace-fst  --timing --build --main --exe --top-module co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./sim/co_sim_tb +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./sim/co_sim_tb/co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/synthesis/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./sim/co_sim_tb/co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:236:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                                                                                                                            : ... Suggest add newline.
  236 | endmodule
      |          ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.015
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:312:4: Cell pin connected by name with empty reference: 'RDATA_A1'
  312 |   .RDATA_A1(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:313:4: Cell pin connected by name with empty reference: 'RPARITY_A1'
  313 |   .RPARITY_A1(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:331:4: Cell pin connected by name with empty reference: 'RDATA_A2'
  331 |   .RDATA_A2(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:332:4: Cell pin connected by name with empty reference: 'RPARITY_A2'
  332 |   .RPARITY_A2(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:195:6: Cell pin connected by name with empty reference: 'RDATA_A'
  195 |     .RDATA_A(),  
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:196:6: Cell pin connected by name with empty reference: 'RPARITY_A'
  196 |     .RPARITY_A(),  
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v:173:4: Cell pin connected by name with empty reference: 'full'
  173 |   .full(),
      |    ^~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:245:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  245 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:295:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  295 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:344:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  344 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:393:15: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  393 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:442:17: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  442 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:491:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  491 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:621:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  621 |         9: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:629:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  629 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:662:12: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  662 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:710:12: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  710 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:758:12: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  758 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:806:15: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  806 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:854:17: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  854 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:902:18: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  902 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1037:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1037 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1083:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1083 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1129:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1129 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1174:15: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1174 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1220:17: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1220 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1265:17: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1265 |         32, 36: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1310:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1310 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v:516:3: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                            : ... Suggest assign a label with 'begin : gen_<label_name>'
  516 |   if (B_SIGNED) begin:BLOCK1
      |   ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:240:31: Misleading indentation
  240 |         collision_a_read_flag = 0;
      |                               ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:238:7: ... Expected indentation matching this earlier statement's line:
  238 |       if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:437:32: Misleading indentation
  437 |         collision_a2_read_flag = 0;
      |                                ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:435:7: ... Expected indentation matching this earlier statement's line:
  435 |       if (collision_b2_write_flag && (collision_a2_address == collision_b2_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:237:29: Misleading indentation
  237 |       collision_a_read_flag = 0;
      |                             ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:235:5: ... Expected indentation matching this earlier statement's line:
  235 |     if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |     ^~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:102:27: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  102 |    generate if (MEM_TYPE) begin
      |                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:118:10: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  118 |     else begin 
      |          ^~~~~
%Warning-SYNCASYNCNET: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./sim/co_sim_tb/co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:6:13: Signal flopped as both synchronous and async: 'co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.acc_fir'
                       /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v:382:7: ... Location of async usage
  382 |   if (ACC_FIR > 21)
      |       ^~~~~~~
                       /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v:126:21: ... Location of sync usage
  126 |    acc_fir_reg   <= ACC_FIR;
      |                     ^~~~~~~
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/simulate_gate/obj_dir'
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/verilated_fst_c.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/verilated_timing.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/verilated_threads.cpp
/usr/bin/python3 /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2___024root__DepSet_hd4691536__0.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2___024root__DepSet_h3c3c5cba__0.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2__main.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2__Trace__0.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2___024root__Slow.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2___024root__DepSet_hd4691536__0__Slow.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2___024root__DepSet_h3c3c5cba__0__Slow.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2__Syms.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2__Trace__0__Slow.cpp > Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2__ALL.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2__ALL.o Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2__ALL.cpp
echo "" > Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2__ALL.verilator_deplist.tmp
Archive ar -rcs Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2__ALL.a Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2__ALL.o
g++     verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2__ALL.a   -lz  -pthread -lpthread -latomic   -o Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2
rm Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2__ALL.verilator_deplist.tmp
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/simulate_gate/obj_dir'
Command: make -j -C obj_dir/ -f Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.mk Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/simulate_gate/obj_dir'
make: `Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2' is up to date.
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/simulate_gate/obj_dir'
Command: obj_dir/Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2


***Reset Test is applied***


                  30  Test stimulus is: a=0, b=0, acc_fir=0
Data Matched: Netlist: 0,  Expected output: 0, Time: 32000


***Reset Test is ended***




*** Random Functionality Tests for multiplier with unsigned inputs are applied***


                  50  Test stimulus is: a=422852, b=155036, acc_fir=2
Data Matched: Netlist: 1022365456,  Expected output: 1022365456, Time: 60000
                  70  Test stimulus is: a=906498, b=188644, acc_fir=2
Data Matched: Netlist: 2048918536,  Expected output: 2048918536, Time: 80000
                  90  Test stimulus is: a=492408, b=102076, acc_fir=2
Data Matched: Netlist: 1110969824,  Expected output: 1110969824, Time: 100000
                 110  Test stimulus is: a=302774, b=65508, acc_fir=2
Data Matched: Netlist: 685247192,  Expected output: 685247192, Time: 120000
                 130  Test stimulus is: a=1045431, b=29011, acc_fir=2
Data Matched: Netlist: 2168458972,  Expected output: 2168458972, Time: 140000
                 150  Test stimulus is: a=923425, b=163297, acc_fir=2
Data Matched: Netlist: 2056260740,  Expected output: 2056260740, Time: 160000
                 170  Test stimulus is: a=831429, b=258946, acc_fir=2
Data Matched: Netlist: 1965559572,  Expected output: 1965559572, Time: 180000
                 190  Test stimulus is: a=130914, b=5685, acc_fir=2
Data Matched: Netlist: 272108936,  Expected output: 272108936, Time: 200000
                 210  Test stimulus is: a=772370, b=109398, acc_fir=2
Data Matched: Netlist: 1692927048,  Expected output: 1692927048, Time: 220000
                 230  Test stimulus is: a=146429, b=213492, acc_fir=2
Data Matched: Netlist: 515903476,  Expected output: 515903476, Time: 240000
                 250  Test stimulus is: a=914747, b=85336, acc_fir=2
Data Matched: Netlist: 1959789804,  Expected output: 1959789804, Time: 260000
                 270  Test stimulus is: a=984242, b=67676, acc_fir=2
Data Matched: Netlist: 2084569800,  Expected output: 2084569800, Time: 280000
                 290  Test stimulus is: a=754974, b=214430, acc_fir=2
Data Matched: Netlist: 1764754552,  Expected output: 1764754552, Time: 300000
                 310  Test stimulus is: a=563614, b=204014, acc_fir=2
Data Matched: Netlist: 1362101880,  Expected output: 1362101880, Time: 320000
                 330  Test stimulus is: a=748304, b=229238, acc_fir=2
Data Matched: Netlist: 1765280832,  Expected output: 1765280832, Time: 340000
                 350  Test stimulus is: a=60771, b=238272, acc_fir=2
Data Matched: Netlist: 367527308,  Expected output: 367527308, Time: 360000
                 370  Test stimulus is: a=572189, b=200482, acc_fir=2
Data Matched: Netlist: 1375210612,  Expected output: 1375210612, Time: 380000
                 390  Test stimulus is: a=233222, b=154497, acc_fir=2
Data Matched: Netlist: 633867288,  Expected output: 633867288, Time: 400000
                 410  Test stimulus is: a=864867, b=49784, acc_fir=2
Data Matched: Netlist: 1820854668,  Expected output: 1820854668, Time: 420000
                 430  Test stimulus is: a=179823, b=56014, acc_fir=2
Data Matched: Netlist: 424151484,  Expected output: 424151484, Time: 440000
                 450  Test stimulus is: a=261879, b=72401, acc_fir=2
Data Matched: Netlist: 608701404,  Expected output: 608701404, Time: 460000
                 470  Test stimulus is: a=635806, b=252023, acc_fir=2
Data Matched: Netlist: 1558187640,  Expected output: 1558187640, Time: 480000
                 490  Test stimulus is: a=573806, b=3240, acc_fir=2
Data Matched: Netlist: 1177552312,  Expected output: 1177552312, Time: 500000
                 510  Test stimulus is: a=582479, b=168123, acc_fir=2
Data Matched: Netlist: 1363152188,  Expected output: 1363152188, Time: 520000
                 530  Test stimulus is: a=166292, b=208610, acc_fir=2
Data Matched: Netlist: 553125456,  Expected output: 553125456, Time: 540000
                 550  Test stimulus is: a=1044838, b=6943, acc_fir=2
Data Matched: Netlist: 2145912216,  Expected output: 2145912216, Time: 560000
                 570  Test stimulus is: a=307977, b=48355, acc_fir=2
Data Matched: Netlist: 678431780,  Expected output: 678431780, Time: 580000
                 590  Test stimulus is: a=63007, b=110468, acc_fir=2
Data Matched: Netlist: 240650364,  Expected output: 240650364, Time: 600000
                 610  Test stimulus is: a=14021, b=108083, acc_fir=2
Data Matched: Netlist: 137890580,  Expected output: 137890580, Time: 620000
                 630  Test stimulus is: a=191051, b=138908, acc_fir=2
Data Matched: Netlist: 532154668,  Expected output: 532154668, Time: 640000
                 650  Test stimulus is: a=567539, b=208073, acc_fir=2
Data Matched: Netlist: 1374684108,  Expected output: 1374684108, Time: 660000
                 670  Test stimulus is: a=884461, b=91594, acc_fir=2
Data Matched: Netlist: 1903168436,  Expected output: 1903168436, Time: 680000
                 690  Test stimulus is: a=644445, b=78919, acc_fir=2
Data Matched: Netlist: 1399850356,  Expected output: 1399850356, Time: 700000
                 710  Test stimulus is: a=388388, b=111343, acc_fir=2
Data Matched: Netlist: 908592272,  Expected output: 908592272, Time: 720000
                 730  Test stimulus is: a=308393, b=55661, acc_fir=2
Data Matched: Netlist: 687866532,  Expected output: 687866532, Time: 740000
                 750  Test stimulus is: a=538425, b=170616, acc_fir=2
Data Matched: Netlist: 1275596004,  Expected output: 1275596004, Time: 760000
                 770  Test stimulus is: a=518378, b=211138, acc_fir=2
Data Matched: Netlist: 1277166504,  Expected output: 1277166504, Time: 780000
                 790  Test stimulus is: a=196948, b=149844, acc_fir=2
Data Matched: Netlist: 555746640,  Expected output: 555746640, Time: 800000
                 810  Test stimulus is: a=52003, b=250269, acc_fir=2
Data Matched: Netlist: 360713356,  Expected output: 360713356, Time: 820000
                 830  Test stimulus is: a=541619, b=32685, acc_fir=2
Data Matched: Netlist: 1140330188,  Expected output: 1140330188, Time: 840000
                 850  Test stimulus is: a=610517, b=97070, acc_fir=2
Data Matched: Netlist: 1348993876,  Expected output: 1348993876, Time: 860000
                 870  Test stimulus is: a=506063, b=242437, acc_fir=2
Data Matched: Netlist: 1283982140,  Expected output: 1283982140, Time: 880000
                 890  Test stimulus is: a=562647, b=132233, acc_fir=2
Data Matched: Netlist: 1286604636,  Expected output: 1286604636, Time: 900000
                 910  Test stimulus is: a=541430, b=40879, acc_fir=2
Data Matched: Netlist: 1148718040,  Expected output: 1148718040, Time: 920000
                 930  Test stimulus is: a=652783, b=10141, acc_fir=2
Data Matched: Netlist: 1345849276,  Expected output: 1345849276, Time: 940000
                 950  Test stimulus is: a=934719, b=52943, acc_fir=2
Data Matched: Netlist: 1966607612,  Expected output: 1966607612, Time: 960000
                 970  Test stimulus is: a=385834, b=58231, acc_fir=2
Data Matched: Netlist: 847776936,  Expected output: 847776936, Time: 980000
                 990  Test stimulus is: a=301722, b=165643, acc_fir=2
Data Matched: Netlist: 785910376,  Expected output: 785910376, Time: 1000000
                1010  Test stimulus is: a=794451, b=17071, acc_fir=2
Data Matched: Netlist: 1642597708,  Expected output: 1642597708, Time: 1020000
                1030  Test stimulus is: a=244108, b=176898, acc_fir=2
Data Matched: Netlist: 680003120,  Expected output: 680003120, Time: 1040000
                1050  Test stimulus is: a=470011, b=5608, acc_fir=2
Data Matched: Netlist: 965742572,  Expected output: 965742572, Time: 1060000
                1070  Test stimulus is: a=1038786, b=118237, acc_fir=2
Data Matched: Netlist: 2247100168,  Expected output: 2247100168, Time: 1080000
                1090  Test stimulus is: a=541128, b=55396, acc_fir=2
Data Matched: Netlist: 1163921184,  Expected output: 1163921184, Time: 1100000
                1110  Test stimulus is: a=435809, b=80613, acc_fir=2
Data Matched: Netlist: 973605252,  Expected output: 973605252, Time: 1120000
                1130  Test stimulus is: a=646433, b=10227, acc_fir=2
Data Matched: Netlist: 1333265540,  Expected output: 1333265540, Time: 1140000
                1150  Test stimulus is: a=66649, b=71925, acc_fir=2
Data Matched: Netlist: 209715556,  Expected output: 209715556, Time: 1160000
                1170  Test stimulus is: a=5821, b=7038, acc_fir=2
Data Matched: Netlist: 17304308,  Expected output: 17304308, Time: 1180000
                1190  Test stimulus is: a=665186, b=171978, acc_fir=2
Data Matched: Netlist: 1536690568,  Expected output: 1536690568, Time: 1200000
                1210  Test stimulus is: a=663184, b=51013, acc_fir=2
Data Matched: Netlist: 1408764480,  Expected output: 1408764480, Time: 1220000
                1230  Test stimulus is: a=122968, b=203536, acc_fir=2
Data Matched: Netlist: 459800928,  Expected output: 459800928, Time: 1240000
                1250  Test stimulus is: a=1039968, b=883, acc_fir=2
Data Matched: Netlist: 2129136000,  Expected output: 2129136000, Time: 1260000
                1270  Test stimulus is: a=1019132, b=115005, acc_fir=2
Data Matched: Netlist: 2204107760,  Expected output: 2204107760, Time: 1280000
                1290  Test stimulus is: a=1025132, b=86798, acc_fir=2
Data Matched: Netlist: 2187854256,  Expected output: 2187854256, Time: 1300000
                1310  Test stimulus is: a=236263, b=152119, acc_fir=2
Data Matched: Netlist: 638061468,  Expected output: 638061468, Time: 1320000
                1330  Test stimulus is: a=503367, b=234304, acc_fir=2
Data Matched: Netlist: 1269303580,  Expected output: 1269303580, Time: 1340000
                1350  Test stimulus is: a=346163, b=70428, acc_fir=2
Data Matched: Netlist: 780665036,  Expected output: 780665036, Time: 1360000
                1370  Test stimulus is: a=465590, b=123607, acc_fir=2
Data Matched: Netlist: 1078463192,  Expected output: 1078463192, Time: 1380000
                1390  Test stimulus is: a=320826, b=215655, acc_fir=2
Data Matched: Netlist: 877135080,  Expected output: 877135080, Time: 1400000
                1410  Test stimulus is: a=390739, b=245380, acc_fir=2
Data Matched: Netlist: 1050151244,  Expected output: 1050151244, Time: 1420000
                1430  Test stimulus is: a=911604, b=165604, acc_fir=2
Data Matched: Netlist: 2035811280,  Expected output: 2035811280, Time: 1440000
                1450  Test stimulus is: a=293672, b=82791, acc_fir=2
Data Matched: Netlist: 684199072,  Expected output: 684199072, Time: 1460000
                1470  Test stimulus is: a=1038485, b=42812, acc_fir=2
Data Matched: Netlist: 2170028628,  Expected output: 2170028628, Time: 1480000
                1490  Test stimulus is: a=596836, b=16789, acc_fir=2
Data Matched: Netlist: 1237323152,  Expected output: 1237323152, Time: 1500000
                1510  Test stimulus is: a=694154, b=214845, acc_fir=2
Data Matched: Netlist: 1639452200,  Expected output: 1639452200, Time: 1520000
                1530  Test stimulus is: a=422015, b=14683, acc_fir=2
Data Matched: Netlist: 878707196,  Expected output: 878707196, Time: 1540000
                1550  Test stimulus is: a=698588, b=183276, acc_fir=2
Data Matched: Netlist: 1617429360,  Expected output: 1617429360, Time: 1560000
                1570  Test stimulus is: a=710342, b=196678, acc_fir=2
Data Matched: Netlist: 1654655768,  Expected output: 1654655768, Time: 1580000
                1590  Test stimulus is: a=454777, b=252164, acc_fir=2
Data Matched: Netlist: 1189085668,  Expected output: 1189085668, Time: 1600000
                1610  Test stimulus is: a=18644, b=182580, acc_fir=2
Data Matched: Netlist: 224396112,  Expected output: 224396112, Time: 1620000
                1630  Test stimulus is: a=882365, b=154395, acc_fir=2
Data Matched: Netlist: 1963461364,  Expected output: 1963461364, Time: 1640000
                1650  Test stimulus is: a=856834, b=227697, acc_fir=2
Data Matched: Netlist: 1986006024,  Expected output: 1986006024, Time: 1660000
                1670  Test stimulus is: a=183891, b=45155, acc_fir=2
Data Matched: Netlist: 421529932,  Expected output: 421529932, Time: 1680000
                1690  Test stimulus is: a=746718, b=76016, acc_fir=2
Data Matched: Netlist: 1606419320,  Expected output: 1606419320, Time: 1700000
                1710  Test stimulus is: a=45060, b=89695, acc_fir=2
Data Matched: Netlist: 184025104,  Expected output: 184025104, Time: 1720000
                1730  Test stimulus is: a=103672, b=44067, acc_fir=2
Data Matched: Netlist: 256902112,  Expected output: 256902112, Time: 1740000
                1750  Test stimulus is: a=764800, b=31073, acc_fir=2
Data Matched: Netlist: 1595936256,  Expected output: 1595936256, Time: 1760000
                1770  Test stimulus is: a=261985, b=49751, acc_fir=2
Data Matched: Netlist: 585633156,  Expected output: 585633156, Time: 1780000
                1790  Test stimulus is: a=823506, b=27388, acc_fir=2
Data Matched: Netlist: 1713898312,  Expected output: 1713898312, Time: 1800000
                1810  Test stimulus is: a=751292, b=243323, acc_fir=2
Data Matched: Netlist: 1786252016,  Expected output: 1786252016, Time: 1820000
                1830  Test stimulus is: a=334641, b=138110, acc_fir=2
Data Matched: Netlist: 824708292,  Expected output: 824708292, Time: 1840000
                1850  Test stimulus is: a=88813, b=129380, acc_fir=2
Data Matched: Netlist: 312478644,  Expected output: 312478644, Time: 1860000
                1870  Test stimulus is: a=680916, b=87485, acc_fir=2
Data Matched: Netlist: 1481641808,  Expected output: 1481641808, Time: 1880000
                1890  Test stimulus is: a=704788, b=55499, acc_fir=2
Data Matched: Netlist: 1499464784,  Expected output: 1499464784, Time: 1900000
                1910  Test stimulus is: a=2763, b=144091, acc_fir=2
Data Matched: Netlist: 151522092,  Expected output: 151522092, Time: 1920000
                1930  Test stimulus is: a=472041, b=66894, acc_fir=2
Data Matched: Netlist: 1032851364,  Expected output: 1032851364, Time: 1940000
                1950  Test stimulus is: a=292388, b=227138, acc_fir=2
Data Matched: Netlist: 829950096,  Expected output: 829950096, Time: 1960000
                1970  Test stimulus is: a=338951, b=161024, acc_fir=2
Data Matched: Netlist: 858783772,  Expected output: 858783772, Time: 1980000
                1990  Test stimulus is: a=209366, b=58687, acc_fir=2
Data Matched: Netlist: 487589720,  Expected output: 487589720, Time: 2000000
                2010  Test stimulus is: a=32057, b=187641, acc_fir=2
Data Matched: Netlist: 256902372,  Expected output: 256902372, Time: 2020000
                2030  Test stimulus is: a=427223, b=253818, acc_fir=2
Data Matched: Netlist: 1134035804,  Expected output: 1134035804, Time: 2040000
                2050  Test stimulus is: a=6774, b=63100, acc_fir=2
Data Matched: Netlist: 77072856,  Expected output: 77072856, Time: 2060000
                2070  Test stimulus is: a=356418, b=211630, acc_fir=2
Data Matched: Netlist: 946340104,  Expected output: 946340104, Time: 2080000
                2090  Test stimulus is: a=517238, b=95787, acc_fir=2
Data Matched: Netlist: 1157104088,  Expected output: 1157104088, Time: 2100000
                2110  Test stimulus is: a=82215, b=226770, acc_fir=2
Data Matched: Netlist: 399508636,  Expected output: 399508636, Time: 2120000
                2130  Test stimulus is: a=859810, b=156422, acc_fir=2
Data Matched: Netlist: 1919421064,  Expected output: 1919421064, Time: 2140000
                2150  Test stimulus is: a=525577, b=166415, acc_fir=2
Data Matched: Netlist: 1246233636,  Expected output: 1246233636, Time: 2160000
                2170  Test stimulus is: a=1003996, b=86756, acc_fir=2
Data Matched: Netlist: 2143815536,  Expected output: 2143815536, Time: 2180000
                2190  Test stimulus is: a=419161, b=56185, acc_fir=2
Data Matched: Netlist: 914883940,  Expected output: 914883940, Time: 2200000
                2210  Test stimulus is: a=420524, b=39552, acc_fir=2
Data Matched: Netlist: 900205232,  Expected output: 900205232, Time: 2220000
                2230  Test stimulus is: a=214519, b=168170, acc_fir=2
Data Matched: Netlist: 610273244,  Expected output: 610273244, Time: 2240000
                2250  Test stimulus is: a=492173, b=153519, acc_fir=2
Data Matched: Netlist: 1163397684,  Expected output: 1163397684, Time: 2260000
                2270  Test stimulus is: a=194697, b=81680, acc_fir=2
Data Matched: Netlist: 481821220,  Expected output: 481821220, Time: 2280000
                2290  Test stimulus is: a=431050, b=219590, acc_fir=2
Data Matched: Netlist: 1105202984,  Expected output: 1105202984, Time: 2300000
                2310  Test stimulus is: a=290987, b=60024, acc_fir=2
Data Matched: Netlist: 656933548,  Expected output: 656933548, Time: 2320000
                2330  Test stimulus is: a=813388, b=117239, acc_fir=2
Data Matched: Netlist: 1784677680,  Expected output: 1784677680, Time: 2340000
                2350  Test stimulus is: a=649818, b=116820, acc_fir=2
Data Matched: Netlist: 1449134440,  Expected output: 1449134440, Time: 2360000
                2370  Test stimulus is: a=523281, b=50121, acc_fir=2
Data Matched: Netlist: 1122500676,  Expected output: 1122500676, Time: 2380000
                2390  Test stimulus is: a=625961, b=32272, acc_fir=2
Data Matched: Netlist: 1314391204,  Expected output: 1314391204, Time: 2400000
                2410  Test stimulus is: a=828180, b=227697, acc_fir=2
Data Matched: Netlist: 1927285840,  Expected output: 1927285840, Time: 2420000
                2430  Test stimulus is: a=988714, b=53041, acc_fir=2
Data Matched: Netlist: 2077755560,  Expected output: 2077755560, Time: 2440000
                2450  Test stimulus is: a=435340, b=12774, acc_fir=2
Data Matched: Netlist: 903873072,  Expected output: 903873072, Time: 2460000
                2470  Test stimulus is: a=548226, b=194694, acc_fir=2
Data Matched: Netlist: 1321207304,  Expected output: 1321207304, Time: 2480000
                2490  Test stimulus is: a=816238, b=215257, acc_fir=2
Data Matched: Netlist: 1891631544,  Expected output: 1891631544, Time: 2500000
                2510  Test stimulus is: a=379246, b=87949, acc_fir=2
Data Matched: Netlist: 865600952,  Expected output: 865600952, Time: 2520000
                2530  Test stimulus is: a=360632, b=24660, acc_fir=2
Data Matched: Netlist: 763364064,  Expected output: 763364064, Time: 2540000
                2550  Test stimulus is: a=885901, b=43625, acc_fir=2
Data Matched: Netlist: 1858601524,  Expected output: 1858601524, Time: 2560000
                2570  Test stimulus is: a=383702, b=155246, acc_fir=2
Data Matched: Netlist: 943197016,  Expected output: 943197016, Time: 2580000
                2590  Test stimulus is: a=146277, b=135858, acc_fir=2
Data Matched: Netlist: 436735380,  Expected output: 436735380, Time: 2600000
                2610  Test stimulus is: a=433239, b=23118, acc_fir=2
Data Matched: Netlist: 910688604,  Expected output: 910688604, Time: 2620000
                2630  Test stimulus is: a=321124, b=195737, acc_fir=2
Data Matched: Netlist: 856689040,  Expected output: 856689040, Time: 2640000
                2650  Test stimulus is: a=839593, b=25920, acc_fir=2
Data Matched: Netlist: 1743785636,  Expected output: 1743785636, Time: 2660000
                2670  Test stimulus is: a=255811, b=245418, acc_fir=2
Data Matched: Netlist: 773328140,  Expected output: 773328140, Time: 2680000
                2690  Test stimulus is: a=695286, b=246759, acc_fir=2
Data Matched: Netlist: 1674055640,  Expected output: 1674055640, Time: 2700000
                2710  Test stimulus is: a=990679, b=179234, acc_fir=2
Data Matched: Netlist: 2211448668,  Expected output: 2211448668, Time: 2720000
                2730  Test stimulus is: a=82259, b=55942, acc_fir=2
Data Matched: Netlist: 224920908,  Expected output: 224920908, Time: 2740000
                2750  Test stimulus is: a=467214, b=73700, acc_fir=2
Data Matched: Netlist: 1031275576,  Expected output: 1031275576, Time: 2760000
                2770  Test stimulus is: a=947913, b=150592, acc_fir=2
Data Matched: Netlist: 2094009124,  Expected output: 2094009124, Time: 2780000
                2790  Test stimulus is: a=268361, b=131571, acc_fir=2
Data Matched: Netlist: 683671844,  Expected output: 683671844, Time: 2800000
                2810  Test stimulus is: a=424969, b=82168, acc_fir=2
Data Matched: Netlist: 954204196,  Expected output: 954204196, Time: 2820000
                2830  Test stimulus is: a=61019, b=252310, acc_fir=2
Data Matched: Netlist: 381684076,  Expected output: 381684076, Time: 2840000
                2850  Test stimulus is: a=349712, b=12162, acc_fir=2
Data Matched: Netlist: 727189568,  Expected output: 727189568, Time: 2860000
                2870  Test stimulus is: a=747885, b=233694, acc_fir=2
Data Matched: Netlist: 1769997748,  Expected output: 1769997748, Time: 2880000
                2890  Test stimulus is: a=11291, b=94080, acc_fir=2
Data Matched: Netlist: 119013484,  Expected output: 119013484, Time: 2900000
                2910  Test stimulus is: a=310749, b=210235, acc_fir=2
Data Matched: Netlist: 850397044,  Expected output: 850397044, Time: 2920000
                2930  Test stimulus is: a=331130, b=63647, acc_fir=2
Data Matched: Netlist: 742393320,  Expected output: 742393320, Time: 2940000
                2950  Test stimulus is: a=192010, b=217016, acc_fir=2
Data Matched: Netlist: 613943336,  Expected output: 613943336, Time: 2960000
                2970  Test stimulus is: a=454300, b=82131, acc_fir=2
Data Matched: Netlist: 1012927088,  Expected output: 1012927088, Time: 2980000
                2990  Test stimulus is: a=850100, b=118857, acc_fir=2
Data Matched: Netlist: 1862271696,  Expected output: 1862271696, Time: 3000000
                3010  Test stimulus is: a=770947, b=78812, acc_fir=2
Data Matched: Netlist: 1657277964,  Expected output: 1657277964, Time: 3020000
                3030  Test stimulus is: a=465129, b=91990, acc_fir=2
Data Matched: Netlist: 1045955492,  Expected output: 1045955492, Time: 3040000
                3050  Test stimulus is: a=505631, b=117599, acc_fir=2
Data Matched: Netlist: 1153961084,  Expected output: 1153961084, Time: 3060000
                3070  Test stimulus is: a=367973, b=86924, acc_fir=2
Data Matched: Netlist: 841483668,  Expected output: 841483668, Time: 3080000
                3090  Test stimulus is: a=844504, b=242669, acc_fir=2
Data Matched: Netlist: 1976044384,  Expected output: 1976044384, Time: 3100000
                3110  Test stimulus is: a=72040, b=50201, acc_fir=2
Data Matched: Netlist: 198182304,  Expected output: 198182304, Time: 3120000
                3130  Test stimulus is: a=228156, b=158917, acc_fir=2
Data Matched: Netlist: 628100336,  Expected output: 628100336, Time: 3140000
                3150  Test stimulus is: a=851815, b=131619, acc_fir=2
Data Matched: Netlist: 1877478812,  Expected output: 1877478812, Time: 3160000
                3170  Test stimulus is: a=364991, b=203009, acc_fir=2
Data Matched: Netlist: 954205948,  Expected output: 954205948, Time: 3180000
                3190  Test stimulus is: a=596868, b=15683, acc_fir=2
Data Matched: Netlist: 1236274704,  Expected output: 1236274704, Time: 3200000
                3210  Test stimulus is: a=723347, b=196899, acc_fir=2
Data Matched: Netlist: 1681917516,  Expected output: 1681917516, Time: 3220000
                3230  Test stimulus is: a=1026587, b=18247, acc_fir=2
Data Matched: Netlist: 2119698540,  Expected output: 2119698540, Time: 3240000
                3250  Test stimulus is: a=355048, b=20649, acc_fir=2
Data Matched: Netlist: 746589088,  Expected output: 746589088, Time: 3260000
                3270  Test stimulus is: a=877418, b=132985, acc_fir=2
Data Matched: Netlist: 1930956200,  Expected output: 1930956200, Time: 3280000
                3290  Test stimulus is: a=512154, b=47694, acc_fir=2
Data Matched: Netlist: 1097335400,  Expected output: 1097335400, Time: 3300000
                3310  Test stimulus is: a=386035, b=73263, acc_fir=2
Data Matched: Netlist: 863506380,  Expected output: 863506380, Time: 3320000
                3330  Test stimulus is: a=862505, b=146929, acc_fir=2
Data Matched: Netlist: 1915749540,  Expected output: 1915749540, Time: 3340000
                3350  Test stimulus is: a=863872, b=260710, acc_fir=2
Data Matched: Netlist: 2034764288,  Expected output: 2034764288, Time: 3360000
                3370  Test stimulus is: a=200361, b=45969, acc_fir=2
Data Matched: Netlist: 455608996,  Expected output: 455608996, Time: 3380000
                3390  Test stimulus is: a=542817, b=250709, acc_fir=2
Data Matched: Netlist: 1367867780,  Expected output: 1367867780, Time: 3400000
                3410  Test stimulus is: a=123362, b=35844, acc_fir=2
Data Matched: Netlist: 288360328,  Expected output: 288360328, Time: 3420000
                3430  Test stimulus is: a=521862, b=226510, acc_fir=2
Data Matched: Netlist: 1299188248,  Expected output: 1299188248, Time: 3440000
                3450  Test stimulus is: a=49383, b=108753, acc_fir=2
Data Matched: Netlist: 211813276,  Expected output: 211813276, Time: 3460000
                3470  Test stimulus is: a=553115, b=98892, acc_fir=2
Data Matched: Netlist: 1233650284,  Expected output: 1233650284, Time: 3480000
                3490  Test stimulus is: a=916862, b=55960, acc_fir=2
Data Matched: Netlist: 1934099960,  Expected output: 1934099960, Time: 3500000
                3510  Test stimulus is: a=62573, b=68145, acc_fir=2
Data Matched: Netlist: 197657012,  Expected output: 197657012, Time: 3520000
                3530  Test stimulus is: a=517508, b=44576, acc_fir=2
Data Matched: Netlist: 1104676368,  Expected output: 1104676368, Time: 3540000
                3550  Test stimulus is: a=46391, b=39377, acc_fir=2
Data Matched: Netlist: 134218972,  Expected output: 134218972, Time: 3560000
                3570  Test stimulus is: a=833803, b=60367, acc_fir=2
Data Matched: Netlist: 1768424492,  Expected output: 1768424492, Time: 3580000
                3590  Test stimulus is: a=474327, b=63148, acc_fir=2
Data Matched: Netlist: 1035469660,  Expected output: 1035469660, Time: 3600000
                3610  Test stimulus is: a=962336, b=250701, acc_fir=2
Data Matched: Netlist: 2225605760,  Expected output: 2225605760, Time: 3620000
                3630  Test stimulus is: a=948936, b=147138, acc_fir=2
Data Matched: Netlist: 2092436256,  Expected output: 2092436256, Time: 3640000
                3650  Test stimulus is: a=182492, b=226987, acc_fir=2
Data Matched: Netlist: 605553520,  Expected output: 605553520, Time: 3660000
                3670  Test stimulus is: a=606906, b=144308, acc_fir=2
Data Matched: Netlist: 1388841704,  Expected output: 1388841704, Time: 3680000
                3690  Test stimulus is: a=560582, b=106755, acc_fir=2
Data Matched: Netlist: 1256195864,  Expected output: 1256195864, Time: 3700000
                3710  Test stimulus is: a=849172, b=148190, acc_fir=2
Data Matched: Netlist: 1890059344,  Expected output: 1890059344, Time: 3720000
                3730  Test stimulus is: a=125262, b=193195, acc_fir=2
Data Matched: Netlist: 453510456,  Expected output: 453510456, Time: 3740000
                3750  Test stimulus is: a=37961, b=74774, acc_fir=2
Data Matched: Netlist: 154140964,  Expected output: 154140964, Time: 3760000
                3770  Test stimulus is: a=487980, b=158097, acc_fir=2
Data Matched: Netlist: 1159727280,  Expected output: 1159727280, Time: 3780000
                3790  Test stimulus is: a=610245, b=159495, acc_fir=2
Data Matched: Netlist: 1410862868,  Expected output: 1410862868, Time: 3800000
                3810  Test stimulus is: a=560792, b=143638, acc_fir=2
Data Matched: Netlist: 1293945440,  Expected output: 1293945440, Time: 3820000
                3830  Test stimulus is: a=173718, b=17188, acc_fir=2
Data Matched: Netlist: 371722840,  Expected output: 371722840, Time: 3840000
                3850  Test stimulus is: a=81536, b=247788, acc_fir=2
Data Matched: Netlist: 418908672,  Expected output: 418908672, Time: 3860000
                3870  Test stimulus is: a=858108, b=160841, acc_fir=2
Data Matched: Netlist: 1919946736,  Expected output: 1919946736, Time: 3880000
                3890  Test stimulus is: a=933746, b=39360, acc_fir=2
Data Matched: Netlist: 1950354888,  Expected output: 1950354888, Time: 3900000
                3910  Test stimulus is: a=701108, b=55612, acc_fir=2
Data Matched: Netlist: 1491077840,  Expected output: 1491077840, Time: 3920000
                3930  Test stimulus is: a=635669, b=141343, acc_fir=2
Data Matched: Netlist: 1444940884,  Expected output: 1444940884, Time: 3940000
                3950  Test stimulus is: a=501133, b=219843, acc_fir=2
Data Matched: Netlist: 1250428468,  Expected output: 1250428468, Time: 3960000
                3970  Test stimulus is: a=217204, b=239684, acc_fir=2
Data Matched: Netlist: 689963472,  Expected output: 689963472, Time: 3980000
                3990  Test stimulus is: a=1009029, b=258902, acc_fir=2
Data Matched: Netlist: 2330461716,  Expected output: 2330461716, Time: 4000000
                4010  Test stimulus is: a=170955, b=121745, acc_fir=2
Data Matched: Netlist: 472387372,  Expected output: 472387372, Time: 4020000
                4030  Test stimulus is: a=158442, b=40100, acc_fir=2
Data Matched: Netlist: 363858856,  Expected output: 363858856, Time: 4040000
                4050  Test stimulus is: a=290235, b=217495, acc_fir=2
Data Matched: Netlist: 815793900,  Expected output: 815793900, Time: 4060000
                4070  Test stimulus is: a=212997, b=216129, acc_fir=2
Data Matched: Netlist: 657457172,  Expected output: 657457172, Time: 4080000
                4090  Test stimulus is: a=198290, b=11514, acc_fir=2
Data Matched: Netlist: 416287304,  Expected output: 416287304, Time: 4100000
                4110  Test stimulus is: a=357908, b=18545, acc_fir=2
Data Matched: Netlist: 750782544,  Expected output: 750782544, Time: 4120000
                4130  Test stimulus is: a=600033, b=143760, acc_fir=2
Data Matched: Netlist: 1373638532,  Expected output: 1373638532, Time: 4140000
                4150  Test stimulus is: a=566493, b=3162, acc_fir=2
Data Matched: Netlist: 1162871668,  Expected output: 1162871668, Time: 4160000
                4170  Test stimulus is: a=191164, b=119679, acc_fir=2
Data Matched: Netlist: 512232176,  Expected output: 512232176, Time: 4180000
                4190  Test stimulus is: a=663263, b=244674, acc_fir=2
Data Matched: Netlist: 1606945660,  Expected output: 1606945660, Time: 4200000
                4210  Test stimulus is: a=594866, b=152292, acc_fir=2
Data Matched: Netlist: 1372065480,  Expected output: 1372065480, Time: 4220000
                4230  Test stimulus is: a=790280, b=84320, acc_fir=2
Data Matched: Netlist: 1702890528,  Expected output: 1702890528, Time: 4240000
                4250  Test stimulus is: a=960125, b=103556, acc_fir=2
Data Matched: Netlist: 2070940148,  Expected output: 2070940148, Time: 4260000
                4270  Test stimulus is: a=141009, b=212396, acc_fir=2
Data Matched: Netlist: 504367940,  Expected output: 504367940, Time: 4280000
                4290  Test stimulus is: a=44619, b=59671, acc_fir=2
Data Matched: Netlist: 150997292,  Expected output: 150997292, Time: 4300000
                4310  Test stimulus is: a=575876, b=210150, acc_fir=2
Data Matched: Netlist: 1393559056,  Expected output: 1393559056, Time: 4320000
                4330  Test stimulus is: a=849033, b=75385, acc_fir=2
Data Matched: Netlist: 1815609892,  Expected output: 1815609892, Time: 4340000
                4350  Test stimulus is: a=285353, b=14600, acc_fir=2
Data Matched: Netlist: 597691044,  Expected output: 597691044, Time: 4360000
                4370  Test stimulus is: a=864775, b=86870, acc_fir=2
Data Matched: Netlist: 1858603036,  Expected output: 1858603036, Time: 4380000
                4390  Test stimulus is: a=942939, b=8404, acc_fir=2
Data Matched: Netlist: 1937771884,  Expected output: 1937771884, Time: 4400000
                4410  Test stimulus is: a=658252, b=224655, acc_fir=2
Data Matched: Netlist: 1576013104,  Expected output: 1576013104, Time: 4420000
                4430  Test stimulus is: a=860588, b=228848, acc_fir=2
Data Matched: Netlist: 1995441840,  Expected output: 1995441840, Time: 4440000
                4450  Test stimulus is: a=561069, b=60910, acc_fir=2
Data Matched: Netlist: 1209011892,  Expected output: 1209011892, Time: 4460000
                4470  Test stimulus is: a=784843, b=108344, acc_fir=2
Data Matched: Netlist: 1717045036,  Expected output: 1717045036, Time: 4480000
                4490  Test stimulus is: a=270348, b=4878, acc_fir=2
Data Matched: Netlist: 558366768,  Expected output: 558366768, Time: 4500000
                4510  Test stimulus is: a=70571, b=129665, acc_fir=2
Data Matched: Netlist: 275254956,  Expected output: 275254956, Time: 4520000
                4530  Test stimulus is: a=183621, b=250558, acc_fir=2
Data Matched: Netlist: 631768340,  Expected output: 631768340, Time: 4540000
                4550  Test stimulus is: a=1031300, b=164194, acc_fir=2
Data Matched: Netlist: 2279604752,  Expected output: 2279604752, Time: 4560000
                4570  Test stimulus is: a=1048013, b=147177, acc_fir=2
Data Matched: Netlist: 2295858996,  Expected output: 2295858996, Time: 4580000
                4590  Test stimulus is: a=943027, b=14111, acc_fir=2
Data Matched: Netlist: 1943539404,  Expected output: 1943539404, Time: 4600000
                4610  Test stimulus is: a=726050, b=27424, acc_fir=2
Data Matched: Netlist: 1514668168,  Expected output: 1514668168, Time: 4620000
                4630  Test stimulus is: a=577254, b=239202, acc_fir=2
Data Matched: Netlist: 1425542040,  Expected output: 1425542040, Time: 4640000
                4650  Test stimulus is: a=329978, b=80750, acc_fir=2
Data Matched: Netlist: 757597160,  Expected output: 757597160, Time: 4660000
                4670  Test stimulus is: a=191655, b=187870, acc_fir=2
Data Matched: Netlist: 584057500,  Expected output: 584057500, Time: 4680000
                4690  Test stimulus is: a=696022, b=110213, acc_fir=2
Data Matched: Netlist: 1536691032,  Expected output: 1536691032, Time: 4700000
                4710  Test stimulus is: a=411555, b=91813, acc_fir=2
Data Matched: Netlist: 934809228,  Expected output: 934809228, Time: 4720000
                4730  Test stimulus is: a=312923, b=10937, acc_fir=2
Data Matched: Netlist: 650643820,  Expected output: 650643820, Time: 4740000
                4750  Test stimulus is: a=957852, b=233841, acc_fir=2
Data Matched: Netlist: 2199914096,  Expected output: 2199914096, Time: 4760000
                4770  Test stimulus is: a=972152, b=21870, acc_fir=2
Data Matched: Netlist: 2012218848,  Expected output: 2012218848, Time: 4780000
                4790  Test stimulus is: a=725593, b=225381, acc_fir=2
Data Matched: Netlist: 1715472740,  Expected output: 1715472740, Time: 4800000
                4810  Test stimulus is: a=892785, b=256613, acc_fir=2
Data Matched: Netlist: 2089291204,  Expected output: 2089291204, Time: 4820000
                4830  Test stimulus is: a=379866, b=59270, acc_fir=2
Data Matched: Netlist: 836243304,  Expected output: 836243304, Time: 4840000
                4850  Test stimulus is: a=767863, b=194904, acc_fir=2
Data Matched: Netlist: 1769999836,  Expected output: 1769999836, Time: 4860000
                4870  Test stimulus is: a=342327, b=28752, acc_fir=2
Data Matched: Netlist: 729810140,  Expected output: 729810140, Time: 4880000
                4890  Test stimulus is: a=823755, b=163620, acc_fir=2
Data Matched: Netlist: 1853359916,  Expected output: 1853359916, Time: 4900000
                4910  Test stimulus is: a=936044, b=257039, acc_fir=2
Data Matched: Netlist: 2179989936,  Expected output: 2179989936, Time: 4920000
                4930  Test stimulus is: a=661387, b=251628, acc_fir=2
Data Matched: Netlist: 1610092076,  Expected output: 1610092076, Time: 4940000
                4950  Test stimulus is: a=972706, b=230758, acc_fir=2
Data Matched: Netlist: 2226130568,  Expected output: 2226130568, Time: 4960000
                4970  Test stimulus is: a=102105, b=105822, acc_fir=2
Data Matched: Netlist: 315624292,  Expected output: 315624292, Time: 4980000
                4990  Test stimulus is: a=402231, b=108763, acc_fir=2
Data Matched: Netlist: 933235932,  Expected output: 933235932, Time: 5000000
                5010  Test stimulus is: a=748922, b=235884, acc_fir=2
Data Matched: Netlist: 1774192104,  Expected output: 1774192104, Time: 5020000
                5030  Test stimulus is: a=114005, b=62780, acc_fir=2
Data Matched: Netlist: 296748372,  Expected output: 296748372, Time: 5040000
                5050  Test stimulus is: a=198494, b=43913, acc_fir=2
Data Matched: Netlist: 449318264,  Expected output: 449318264, Time: 5060000
                5070  Test stimulus is: a=745178, b=204801, acc_fir=2
Data Matched: Netlist: 1734347624,  Expected output: 1734347624, Time: 5080000
                5090  Test stimulus is: a=777571, b=184654, acc_fir=2
Data Matched: Netlist: 1780483468,  Expected output: 1780483468, Time: 5100000
                5110  Test stimulus is: a=706459, b=223692, acc_fir=2
Data Matched: Netlist: 1673530988,  Expected output: 1673530988, Time: 5120000
                5130  Test stimulus is: a=91354, b=168722, acc_fir=2
Data Matched: Netlist: 359138152,  Expected output: 359138152, Time: 5140000
                5150  Test stimulus is: a=142111, b=116368, acc_fir=2
Data Matched: Netlist: 408423548,  Expected output: 408423548, Time: 5160000
                5170  Test stimulus is: a=1012113, b=12594, acc_fir=2
Data Matched: Netlist: 2084570692,  Expected output: 2084570692, Time: 5180000
                5190  Test stimulus is: a=1021332, b=114114, acc_fir=2
Data Matched: Netlist: 2207254096,  Expected output: 2207254096, Time: 5200000
                5210  Test stimulus is: a=1019589, b=115315, acc_fir=2
Data Matched: Netlist: 2204633876,  Expected output: 2204633876, Time: 5220000
                5230  Test stimulus is: a=851180, b=209832, acc_fir=2
Data Matched: Netlist: 1957168048,  Expected output: 1957168048, Time: 5240000
                5250  Test stimulus is: a=399901, b=27409, acc_fir=2
Data Matched: Netlist: 845678708,  Expected output: 845678708, Time: 5260000
                5270  Test stimulus is: a=70825, b=191661, acc_fir=2
Data Matched: Netlist: 340787876,  Expected output: 340787876, Time: 5280000
                5290  Test stimulus is: a=711683, b=70236, acc_fir=2
Data Matched: Netlist: 1529348108,  Expected output: 1529348108, Time: 5300000
                5310  Test stimulus is: a=698888, b=111448, acc_fir=2
Data Matched: Netlist: 1544030240,  Expected output: 1544030240, Time: 5320000
                5330  Test stimulus is: a=320094, b=124186, acc_fir=2
Data Matched: Netlist: 781191544,  Expected output: 781191544, Time: 5340000
                5350  Test stimulus is: a=59376, b=3076, acc_fir=2
Data Matched: Netlist: 122687424,  Expected output: 122687424, Time: 5360000
                5370  Test stimulus is: a=772903, b=224907, acc_fir=2
Data Matched: Netlist: 1811418268,  Expected output: 1811418268, Time: 5380000
                5390  Test stimulus is: a=864789, b=28600, acc_fir=2
Data Matched: Netlist: 1798834260,  Expected output: 1798834260, Time: 5400000
                5410  Test stimulus is: a=954894, b=62552, acc_fir=2
Data Matched: Netlist: 2018510904,  Expected output: 2018510904, Time: 5420000
                5430  Test stimulus is: a=865726, b=43273, acc_fir=2
Data Matched: Netlist: 1816135416,  Expected output: 1816135416, Time: 5440000
                5450  Test stimulus is: a=828109, b=247488, acc_fir=2
Data Matched: Netlist: 1947732788,  Expected output: 1947732788, Time: 5460000
                5470  Test stimulus is: a=917062, b=18224, acc_fir=2
Data Matched: Netlist: 1895303448,  Expected output: 1895303448, Time: 5480000
                5490  Test stimulus is: a=210586, b=168327, acc_fir=2
Data Matched: Netlist: 601885288,  Expected output: 601885288, Time: 5500000
                5510  Test stimulus is: a=308810, b=57282, acc_fir=2
Data Matched: Netlist: 689441064,  Expected output: 689441064, Time: 5520000
                5530  Test stimulus is: a=593869, b=97823, acc_fir=2
Data Matched: Netlist: 1314393908,  Expected output: 1314393908, Time: 5540000
                5550  Test stimulus is: a=95966, b=179442, acc_fir=2
Data Matched: Netlist: 378538872,  Expected output: 378538872, Time: 5560000
                5570  Test stimulus is: a=160153, b=29832, acc_fir=2
Data Matched: Netlist: 357566052,  Expected output: 357566052, Time: 5580000
                5590  Test stimulus is: a=909055, b=106687, acc_fir=2
Data Matched: Netlist: 1969228796,  Expected output: 1969228796, Time: 5600000
                5610  Test stimulus is: a=187626, b=97086, acc_fir=2
Data Matched: Netlist: 482870184,  Expected output: 482870184, Time: 5620000
                5630  Test stimulus is: a=290364, b=16151, acc_fir=2
Data Matched: Netlist: 609749232,  Expected output: 609749232, Time: 5640000
                5650  Test stimulus is: a=864336, b=112522, acc_fir=2
Data Matched: Netlist: 1884815680,  Expected output: 1884815680, Time: 5660000
                5670  Test stimulus is: a=445695, b=15068, acc_fir=2
Data Matched: Netlist: 927466492,  Expected output: 927466492, Time: 5680000
                5690  Test stimulus is: a=737320, b=98186, acc_fir=2
Data Matched: Netlist: 1610088608,  Expected output: 1610088608, Time: 5700000
                5710  Test stimulus is: a=180696, b=248942, acc_fir=2
Data Matched: Netlist: 623904608,  Expected output: 623904608, Time: 5720000
                5730  Test stimulus is: a=944700, b=195615, acc_fir=2
Data Matched: Netlist: 2133854448,  Expected output: 2133854448, Time: 5740000
                5750  Test stimulus is: a=7571, b=50522, acc_fir=2
Data Matched: Netlist: 66061900,  Expected output: 66061900, Time: 5760000
                5770  Test stimulus is: a=985436, b=126809, acc_fir=2
Data Matched: Netlist: 2146960752,  Expected output: 2146960752, Time: 5780000
                5790  Test stimulus is: a=313013, b=26267, acc_fir=2
Data Matched: Netlist: 666372820,  Expected output: 666372820, Time: 5800000
                5810  Test stimulus is: a=67532, b=83960, acc_fir=2
Data Matched: Netlist: 221777712,  Expected output: 221777712, Time: 5820000
                5830  Test stimulus is: a=477134, b=58824, acc_fir=2
Data Matched: Netlist: 1034948408,  Expected output: 1034948408, Time: 5840000
                5850  Test stimulus is: a=223325, b=12837, acc_fir=2
Data Matched: Netlist: 470286708,  Expected output: 470286708, Time: 5860000
                5870  Test stimulus is: a=532328, b=84657, acc_fir=2
Data Matched: Netlist: 1174932896,  Expected output: 1174932896, Time: 5880000
                5890  Test stimulus is: a=434792, b=141744, acc_fir=2
Data Matched: Netlist: 1033898400,  Expected output: 1033898400, Time: 5900000
                5910  Test stimulus is: a=751495, b=250801, acc_fir=2
Data Matched: Netlist: 1793592860,  Expected output: 1793592860, Time: 5920000
                5930  Test stimulus is: a=132385, b=184070, acc_fir=2
Data Matched: Netlist: 458753156,  Expected output: 458753156, Time: 5940000
                5950  Test stimulus is: a=756366, b=11115, acc_fir=2
Data Matched: Netlist: 1558710840,  Expected output: 1558710840, Time: 5960000
                5970  Test stimulus is: a=839897, b=68152, acc_fir=2
Data Matched: Netlist: 1789395812,  Expected output: 1789395812, Time: 5980000
                5990  Test stimulus is: a=32802, b=75263, acc_fir=2
Data Matched: Netlist: 143655048,  Expected output: 143655048, Time: 6000000
                6010  Test stimulus is: a=352210, b=77250, acc_fir=2
Data Matched: Netlist: 797970248,  Expected output: 797970248, Time: 6020000
                6030  Test stimulus is: a=721886, b=55135, acc_fir=2
Data Matched: Netlist: 1532497784,  Expected output: 1532497784, Time: 6040000
                6050  Test stimulus is: a=444695, b=65323, acc_fir=2
Data Matched: Netlist: 976749660,  Expected output: 976749660, Time: 6060000
                6070  Test stimulus is: a=876186, b=226669, acc_fir=2
Data Matched: Netlist: 2024802920,  Expected output: 2024802920, Time: 6080000
                6090  Test stimulus is: a=246080, b=194, acc_fir=2
Data Matched: Netlist: 503317760,  Expected output: 503317760, Time: 6100000
                6110  Test stimulus is: a=835847, b=69141, acc_fir=2
Data Matched: Netlist: 1782055964,  Expected output: 1782055964, Time: 6120000
                6130  Test stimulus is: a=420669, b=46953, acc_fir=2
Data Matched: Netlist: 907545844,  Expected output: 907545844, Time: 6140000
                6150  Test stimulus is: a=864096, b=13950, acc_fir=2
Data Matched: Netlist: 1782058368,  Expected output: 1782058368, Time: 6160000
                6170  Test stimulus is: a=220419, b=212350, acc_fir=2
Data Matched: Netlist: 667943948,  Expected output: 667943948, Time: 6180000
                6190  Test stimulus is: a=779072, b=18174, acc_fir=2
Data Matched: Netlist: 1612188928,  Expected output: 1612188928, Time: 6200000
                6210  Test stimulus is: a=355803, b=51053, acc_fir=2
Data Matched: Netlist: 779618156,  Expected output: 779618156, Time: 6220000
                6230  Test stimulus is: a=713790, b=176264, acc_fir=2
Data Matched: Netlist: 1642070264,  Expected output: 1642070264, Time: 6240000
                6250  Test stimulus is: a=134013, b=154565, acc_fir=2
Data Matched: Netlist: 430444020,  Expected output: 430444020, Time: 6260000
                6270  Test stimulus is: a=483782, b=210422, acc_fir=2
Data Matched: Netlist: 1204815640,  Expected output: 1204815640, Time: 6280000
                6290  Test stimulus is: a=89875, b=183400, acc_fir=2
Data Matched: Netlist: 370150476,  Expected output: 370150476, Time: 6300000
                6310  Test stimulus is: a=924686, b=252159, acc_fir=2
Data Matched: Netlist: 2151678008,  Expected output: 2151678008, Time: 6320000
                6330  Test stimulus is: a=493550, b=163091, acc_fir=2
Data Matched: Netlist: 1175457720,  Expected output: 1175457720, Time: 6340000
                6350  Test stimulus is: a=178224, b=12186, acc_fir=2
Data Matched: Netlist: 376963264,  Expected output: 376963264, Time: 6360000
                6370  Test stimulus is: a=665927, b=239515, acc_fir=2
Data Matched: Netlist: 1607992604,  Expected output: 1607992604, Time: 6380000
                6390  Test stimulus is: a=697542, b=259025, acc_fir=2
Data Matched: Netlist: 1692926744,  Expected output: 1692926744, Time: 6400000
                6410  Test stimulus is: a=225362, b=180781, acc_fir=2
Data Matched: Netlist: 646447432,  Expected output: 646447432, Time: 6420000
                6430  Test stimulus is: a=61783, b=244545, acc_fir=2
Data Matched: Netlist: 375915868,  Expected output: 375915868, Time: 6440000
                6450  Test stimulus is: a=964223, b=95031, acc_fir=2
Data Matched: Netlist: 2070415868,  Expected output: 2070415868, Time: 6460000
                6470  Test stimulus is: a=479755, b=258262, acc_fir=2
Data Matched: Netlist: 1245710380,  Expected output: 1245710380, Time: 6480000
                6490  Test stimulus is: a=155455, b=81948, acc_fir=2
Data Matched: Netlist: 400559356,  Expected output: 400559356, Time: 6500000
                6510  Test stimulus is: a=955693, b=223763, acc_fir=2
Data Matched: Netlist: 2185757876,  Expected output: 2185757876, Time: 6520000
                6530  Test stimulus is: a=556818, b=41608, acc_fir=2
Data Matched: Netlist: 1181224008,  Expected output: 1181224008, Time: 6540000
                6550  Test stimulus is: a=822440, b=81761, acc_fir=2
Data Matched: Netlist: 1767375520,  Expected output: 1767375520, Time: 6560000
                6570  Test stimulus is: a=740398, b=127180, acc_fir=2
Data Matched: Netlist: 1646264504,  Expected output: 1646264504, Time: 6580000
                6590  Test stimulus is: a=967639, b=229310, acc_fir=2
Data Matched: Netlist: 2214072156,  Expected output: 2214072156, Time: 6600000
                6610  Test stimulus is: a=867739, b=91365, acc_fir=2
Data Matched: Netlist: 1869612652,  Expected output: 1869612652, Time: 6620000
                6630  Test stimulus is: a=384450, b=252870, acc_fir=2
Data Matched: Netlist: 1044907784,  Expected output: 1044907784, Time: 6640000
                6650  Test stimulus is: a=881977, b=253937, acc_fir=2
Data Matched: Netlist: 2065171684,  Expected output: 2065171684, Time: 6660000
                6670  Test stimulus is: a=1034261, b=209317, acc_fir=2
Data Matched: Netlist: 2332033108,  Expected output: 2332033108, Time: 6680000
                6690  Test stimulus is: a=959610, b=236672, acc_fir=2
Data Matched: Netlist: 2207252968,  Expected output: 2207252968, Time: 6700000
                6710  Test stimulus is: a=514340, b=259300, acc_fir=2
Data Matched: Netlist: 1318061200,  Expected output: 1318061200, Time: 6720000
                6730  Test stimulus is: a=918143, b=28533, acc_fir=2
Data Matched: Netlist: 1907886588,  Expected output: 1907886588, Time: 6740000
                6750  Test stimulus is: a=770587, b=57715, acc_fir=2
Data Matched: Netlist: 1635780716,  Expected output: 1635780716, Time: 6760000
                6770  Test stimulus is: a=1043250, b=178028, acc_fir=2
Data Matched: Netlist: 2316831944,  Expected output: 2316831944, Time: 6780000
                6790  Test stimulus is: a=64633, b=220512, acc_fir=2
Data Matched: Netlist: 357564900,  Expected output: 357564900, Time: 6800000
                6810  Test stimulus is: a=848832, b=240108, acc_fir=2
Data Matched: Netlist: 1981812480,  Expected output: 1981812480, Time: 6820000
                6830  Test stimulus is: a=395758, b=41523, acc_fir=2
Data Matched: Netlist: 851969976,  Expected output: 851969976, Time: 6840000
                6850  Test stimulus is: a=579545, b=101467, acc_fir=2
Data Matched: Netlist: 1288703844,  Expected output: 1288703844, Time: 6860000
                6870  Test stimulus is: a=958027, b=226257, acc_fir=2
Data Matched: Netlist: 2192050476,  Expected output: 2192050476, Time: 6880000
                6890  Test stimulus is: a=906831, b=36954, acc_fir=2
Data Matched: Netlist: 1893730620,  Expected output: 1893730620, Time: 6900000
                6910  Test stimulus is: a=89687, b=23360, acc_fir=2
Data Matched: Netlist: 206047580,  Expected output: 206047580, Time: 6920000
                6930  Test stimulus is: a=702981, b=86189, acc_fir=2
Data Matched: Netlist: 1526728724,  Expected output: 1526728724, Time: 6940000
                6950  Test stimulus is: a=980409, b=227771, acc_fir=2
Data Matched: Netlist: 2239760100,  Expected output: 2239760100, Time: 6960000
                6970  Test stimulus is: a=639182, b=182124, acc_fir=2
Data Matched: Netlist: 1494745912,  Expected output: 1494745912, Time: 6980000
                6990  Test stimulus is: a=501827, b=163023, acc_fir=2
Data Matched: Netlist: 1194328332,  Expected output: 1194328332, Time: 7000000
                7010  Test stimulus is: a=831460, b=425, acc_fir=2
Data Matched: Netlist: 1700794256,  Expected output: 1700794256, Time: 7020000
                7030  Test stimulus is: a=1042173, b=34507, acc_fir=2
Data Matched: Netlist: 2167933940,  Expected output: 2167933940, Time: 7040000
                7050  Test stimulus is: a=644771, b=160087, acc_fir=2
Data Matched: Netlist: 1482689164,  Expected output: 1482689164, Time: 7060000
                7070  Test stimulus is: a=292016, b=160683, acc_fir=2
Data Matched: Netlist: 761791168,  Expected output: 761791168, Time: 7080000
                7090  Test stimulus is: a=384732, b=10133, acc_fir=2
Data Matched: Netlist: 796396400,  Expected output: 796396400, Time: 7100000
                7110  Test stimulus is: a=547965, b=234714, acc_fir=2
Data Matched: Netlist: 1362100724,  Expected output: 1362100724, Time: 7120000
                7130  Test stimulus is: a=319582, b=191666, acc_fir=2
Data Matched: Netlist: 850395512,  Expected output: 850395512, Time: 7140000
                7150  Test stimulus is: a=15522, b=36572, acc_fir=2
Data Matched: Netlist: 68682376,  Expected output: 68682376, Time: 7160000
                7170  Test stimulus is: a=766636, b=61741, acc_fir=2
Data Matched: Netlist: 1631586992,  Expected output: 1631586992, Time: 7180000
                7190  Test stimulus is: a=902495, b=177161, acc_fir=2
Data Matched: Netlist: 2028995964,  Expected output: 2028995964, Time: 7200000
                7210  Test stimulus is: a=489813, b=123922, acc_fir=2
Data Matched: Netlist: 1129317716,  Expected output: 1129317716, Time: 7220000
                7230  Test stimulus is: a=621323, b=43508, acc_fir=2
Data Matched: Netlist: 1314917420,  Expected output: 1314917420, Time: 7240000
                7250  Test stimulus is: a=622938, b=199783, acc_fir=2
Data Matched: Netlist: 1479542120,  Expected output: 1479542120, Time: 7260000
                7270  Test stimulus is: a=978555, b=152838, acc_fir=2
Data Matched: Netlist: 2159020524,  Expected output: 2159020524, Time: 7280000
                7290  Test stimulus is: a=778030, b=156467, acc_fir=2
Data Matched: Netlist: 1751649464,  Expected output: 1751649464, Time: 7300000
                7310  Test stimulus is: a=214612, b=3790, acc_fir=2
Data Matched: Netlist: 441977168,  Expected output: 441977168, Time: 7320000
                7330  Test stimulus is: a=798506, b=255586, acc_fir=2
Data Matched: Netlist: 1895304360,  Expected output: 1895304360, Time: 7340000
                7350  Test stimulus is: a=963004, b=44559, acc_fir=2
Data Matched: Netlist: 2016937712,  Expected output: 2016937712, Time: 7360000
                7370  Test stimulus is: a=233952, b=191263, acc_fir=2
Data Matched: Netlist: 673712000,  Expected output: 673712000, Time: 7380000
                7390  Test stimulus is: a=939101, b=75502, acc_fir=2
Data Matched: Netlist: 2000159092,  Expected output: 2000159092, Time: 7400000
                7410  Test stimulus is: a=328152, b=162759, acc_fir=2
Data Matched: Netlist: 837289824,  Expected output: 837289824, Time: 7420000
                7430  Test stimulus is: a=581585, b=87506, acc_fir=2
Data Matched: Netlist: 1278218052,  Expected output: 1278218052, Time: 7440000
                7450  Test stimulus is: a=1037560, b=39601, acc_fir=2
Data Matched: Netlist: 2164786144,  Expected output: 2164786144, Time: 7460000
                7470  Test stimulus is: a=690585, b=57768, acc_fir=2
Data Matched: Netlist: 1472202340,  Expected output: 1472202340, Time: 7480000
                7490  Test stimulus is: a=552911, b=197516, acc_fir=2
Data Matched: Netlist: 1332219708,  Expected output: 1332219708, Time: 7500000
                7510  Test stimulus is: a=624990, b=24131, acc_fir=2
Data Matched: Netlist: 1303905656,  Expected output: 1303905656, Time: 7520000
                7530  Test stimulus is: a=924218, b=138506, acc_fir=2
Data Matched: Netlist: 2033191144,  Expected output: 2033191144, Time: 7540000
                7550  Test stimulus is: a=206643, b=90591, acc_fir=2
Data Matched: Netlist: 513805516,  Expected output: 513805516, Time: 7560000
                7570  Test stimulus is: a=203149, b=63788, acc_fir=2
Data Matched: Netlist: 480249396,  Expected output: 480249396, Time: 7580000
                7590  Test stimulus is: a=367745, b=147903, acc_fir=2
Data Matched: Netlist: 903873028,  Expected output: 903873028, Time: 7600000
                7610  Test stimulus is: a=345831, b=139526, acc_fir=2
Data Matched: Netlist: 849349532,  Expected output: 849349532, Time: 7620000
                7630  Test stimulus is: a=421228, b=229318, acc_fir=2
Data Matched: Netlist: 1096287664,  Expected output: 1096287664, Time: 7640000
                7650  Test stimulus is: a=97410, b=231557, acc_fir=2
Data Matched: Netlist: 436208136,  Expected output: 436208136, Time: 7660000
                7670  Test stimulus is: a=1023595, b=162288, acc_fir=2
Data Matched: Netlist: 2260732332,  Expected output: 2260732332, Time: 7680000
                7690  Test stimulus is: a=983184, b=8325, acc_fir=2
Data Matched: Netlist: 2021655104,  Expected output: 2021655104, Time: 7700000
                7710  Test stimulus is: a=208448, b=5394, acc_fir=2
Data Matched: Netlist: 430967040,  Expected output: 430967040, Time: 7720000
                7730  Test stimulus is: a=519882, b=211900, acc_fir=2
Data Matched: Netlist: 1279789864,  Expected output: 1279789864, Time: 7740000
                7750  Test stimulus is: a=800942, b=172867, acc_fir=2
Data Matched: Netlist: 1816658616,  Expected output: 1816658616, Time: 7760000
                7770  Test stimulus is: a=26893, b=167618, acc_fir=2
Data Matched: Netlist: 225969204,  Expected output: 225969204, Time: 7780000
                7790  Test stimulus is: a=45294, b=77144, acc_fir=2
Data Matched: Netlist: 170918840,  Expected output: 170918840, Time: 7800000
                7810  Test stimulus is: a=723132, b=217665, acc_fir=2
Data Matched: Netlist: 1703412464,  Expected output: 1703412464, Time: 7820000
                7830  Test stimulus is: a=489247, b=63936, acc_fir=2
Data Matched: Netlist: 1065356412,  Expected output: 1065356412, Time: 7840000
                7850  Test stimulus is: a=637554, b=193653, acc_fir=2
Data Matched: Netlist: 1502611912,  Expected output: 1502611912, Time: 7860000
                7870  Test stimulus is: a=1007576, b=214518, acc_fir=2
Data Matched: Netlist: 2280656736,  Expected output: 2280656736, Time: 7880000
                7890  Test stimulus is: a=244191, b=240224, acc_fir=2
Data Matched: Netlist: 745015164,  Expected output: 745015164, Time: 7900000
                7910  Test stimulus is: a=362183, b=181961, acc_fir=2
Data Matched: Netlist: 926419740,  Expected output: 926419740, Time: 7920000
                7930  Test stimulus is: a=273760, b=28187, acc_fir=2
Data Matched: Netlist: 588776832,  Expected output: 588776832, Time: 7940000
                7950  Test stimulus is: a=450397, b=71600, acc_fir=2
Data Matched: Netlist: 993529204,  Expected output: 993529204, Time: 7960000
                7970  Test stimulus is: a=1023074, b=101787, acc_fir=2
Data Matched: Netlist: 2198864264,  Expected output: 2198864264, Time: 7980000
                7990  Test stimulus is: a=860764, b=70679, acc_fir=2
Data Matched: Netlist: 1833961840,  Expected output: 1833961840, Time: 8000000
                8010  Test stimulus is: a=969838, b=203315, acc_fir=2
Data Matched: Netlist: 2194145720,  Expected output: 2194145720, Time: 8020000
                8030  Test stimulus is: a=447312, b=158804, acc_fir=2
Data Matched: Netlist: 1076890944,  Expected output: 1076890944, Time: 8040000
                8050  Test stimulus is: a=17415, b=185149, acc_fir=2
Data Matched: Netlist: 224919580,  Expected output: 224919580, Time: 8060000
                8070  Test stimulus is: a=484787, b=241154, acc_fir=2
Data Matched: Netlist: 1238894284,  Expected output: 1238894284, Time: 8080000
                8090  Test stimulus is: a=691879, b=196686, acc_fir=2
Data Matched: Netlist: 1616906908,  Expected output: 1616906908, Time: 8100000
                8110  Test stimulus is: a=173637, b=5583, acc_fir=2
Data Matched: Netlist: 359663892,  Expected output: 359663892, Time: 8120000
                8130  Test stimulus is: a=900367, b=215209, acc_fir=2
Data Matched: Netlist: 2063598652,  Expected output: 2063598652, Time: 8140000
                8150  Test stimulus is: a=82889, b=46676, acc_fir=2
Data Matched: Netlist: 215486244,  Expected output: 215486244, Time: 8160000
                8170  Test stimulus is: a=895725, b=74049, acc_fir=2
Data Matched: Netlist: 1908411316,  Expected output: 1908411316, Time: 8180000
                8190  Test stimulus is: a=924117, b=253691, acc_fir=2
Data Matched: Netlist: 2151155540,  Expected output: 2151155540, Time: 8200000
                8210  Test stimulus is: a=337232, b=8176, acc_fir=2
Data Matched: Netlist: 697828672,  Expected output: 697828672, Time: 8220000
                8230  Test stimulus is: a=653868, b=3087, acc_fir=2
Data Matched: Netlist: 1341130928,  Expected output: 1341130928, Time: 8240000
                8250  Test stimulus is: a=423686, b=44543, acc_fir=2
Data Matched: Netlist: 911215640,  Expected output: 911215640, Time: 8260000
                8270  Test stimulus is: a=451761, b=64919, acc_fir=2
Data Matched: Netlist: 990905028,  Expected output: 990905028, Time: 8280000
                8290  Test stimulus is: a=390527, b=58043, acc_fir=2
Data Matched: Netlist: 858260988,  Expected output: 858260988, Time: 8300000
                8310  Test stimulus is: a=378304, b=80872, acc_fir=2
Data Matched: Netlist: 856164096,  Expected output: 856164096, Time: 8320000
                8330  Test stimulus is: a=570347, b=233624, acc_fir=2
Data Matched: Netlist: 1405095852,  Expected output: 1405095852, Time: 8340000
                8350  Test stimulus is: a=81789, b=229396, acc_fir=2
Data Matched: Netlist: 400559604,  Expected output: 400559604, Time: 8360000
                8370  Test stimulus is: a=289358, b=207492, acc_fir=2
Data Matched: Netlist: 803735864,  Expected output: 803735864, Time: 8380000
                8390  Test stimulus is: a=44580, b=259400, acc_fir=2
Data Matched: Netlist: 355469456,  Expected output: 355469456, Time: 8400000
                8410  Test stimulus is: a=581606, b=101198, acc_fir=2
Data Matched: Netlist: 1292373912,  Expected output: 1292373912, Time: 8420000
                8430  Test stimulus is: a=780575, b=230579, acc_fir=2
Data Matched: Netlist: 1833960572,  Expected output: 1833960572, Time: 8440000
                8450  Test stimulus is: a=213327, b=177900, acc_fir=2
Data Matched: Netlist: 618136892,  Expected output: 618136892, Time: 8460000
                8470  Test stimulus is: a=1045404, b=32797, acc_fir=2
Data Matched: Netlist: 2172653168,  Expected output: 2172653168, Time: 8480000
                8490  Test stimulus is: a=130695, b=253744, acc_fir=2
Data Matched: Netlist: 525863452,  Expected output: 525863452, Time: 8500000
                8510  Test stimulus is: a=60586, b=51766, acc_fir=2
Data Matched: Netlist: 176685736,  Expected output: 176685736, Time: 8520000
                8530  Test stimulus is: a=781147, b=31676, acc_fir=2
Data Matched: Netlist: 1630014828,  Expected output: 1630014828, Time: 8540000
                8550  Test stimulus is: a=98604, b=251636, acc_fir=2
Data Matched: Netlist: 458753200,  Expected output: 458753200, Time: 8560000
                8570  Test stimulus is: a=771493, b=147578, acc_fir=2
Data Matched: Netlist: 1730152084,  Expected output: 1730152084, Time: 8580000
                8590  Test stimulus is: a=730642, b=182340, acc_fir=2
Data Matched: Netlist: 1681918024,  Expected output: 1681918024, Time: 8600000
                8610  Test stimulus is: a=296452, b=21105, acc_fir=2
Data Matched: Netlist: 627574800,  Expected output: 627574800, Time: 8620000
                8630  Test stimulus is: a=717303, b=21590, acc_fir=2
Data Matched: Netlist: 1490028508,  Expected output: 1490028508, Time: 8640000
                8650  Test stimulus is: a=717581, b=135044, acc_fir=2
Data Matched: Netlist: 1605897268,  Expected output: 1605897268, Time: 8660000
                8670  Test stimulus is: a=821070, b=223178, acc_fir=2
Data Matched: Netlist: 1907887416,  Expected output: 1907887416, Time: 8680000
                8690  Test stimulus is: a=238814, b=253996, acc_fir=2
Data Matched: Netlist: 748684152,  Expected output: 748684152, Time: 8700000
                8710  Test stimulus is: a=833807, b=224951, acc_fir=2
Data Matched: Netlist: 1937245244,  Expected output: 1937245244, Time: 8720000
                8730  Test stimulus is: a=744686, b=227777, acc_fir=2
Data Matched: Netlist: 1757414328,  Expected output: 1757414328, Time: 8740000
                8750  Test stimulus is: a=354862, b=61285, acc_fir=2
Data Matched: Netlist: 788007096,  Expected output: 788007096, Time: 8760000
                8770  Test stimulus is: a=505443, b=29358, acc_fir=2
Data Matched: Netlist: 1063782796,  Expected output: 1063782796, Time: 8780000
                8790  Test stimulus is: a=699371, b=132186, acc_fir=2
Data Matched: Netlist: 1565527980,  Expected output: 1565527980, Time: 8800000
                8810  Test stimulus is: a=646435, b=218020, acc_fir=2
Data Matched: Netlist: 1546126476,  Expected output: 1546126476, Time: 8820000
                8830  Test stimulus is: a=485535, b=1172, acc_fir=2
Data Matched: Netlist: 995099260,  Expected output: 995099260, Time: 8840000
                8850  Test stimulus is: a=782908, b=146918, acc_fir=2
Data Matched: Netlist: 1752172784,  Expected output: 1752172784, Time: 8860000
                8870  Test stimulus is: a=685968, b=216647, acc_fir=2
Data Matched: Netlist: 1624772160,  Expected output: 1624772160, Time: 8880000
                8890  Test stimulus is: a=458029, b=245844, acc_fir=2
Data Matched: Netlist: 1189086388,  Expected output: 1189086388, Time: 8900000
                8910  Test stimulus is: a=259843, b=152867, acc_fir=2
Data Matched: Netlist: 686820364,  Expected output: 686820364, Time: 8920000
                8930  Test stimulus is: a=784518, b=143188, acc_fir=2
Data Matched: Netlist: 1752695320,  Expected output: 1752695320, Time: 8940000
                8950  Test stimulus is: a=339348, b=251811, acc_fir=2
Data Matched: Netlist: 951584336,  Expected output: 951584336, Time: 8960000
                8970  Test stimulus is: a=925515, b=243, acc_fir=2
Data Matched: Netlist: 1893731628,  Expected output: 1893731628, Time: 8980000
                8990  Test stimulus is: a=177655, b=149414, acc_fir=2
Data Matched: Netlist: 515377116,  Expected output: 515377116, Time: 9000000
                9010  Test stimulus is: a=352453, b=88634, acc_fir=2
Data Matched: Netlist: 812122900,  Expected output: 812122900, Time: 9020000
                9030  Test stimulus is: a=81281, b=260110, acc_fir=2
Data Matched: Netlist: 432014852,  Expected output: 432014852, Time: 9040000
                9050  Test stimulus is: a=59224, b=40466, acc_fir=2
Data Matched: Netlist: 160959840,  Expected output: 160959840, Time: 9060000
                9070  Test stimulus is: a=613606, b=35185, acc_fir=2
Data Matched: Netlist: 1291846552,  Expected output: 1291846552, Time: 9080000
                9090  Test stimulus is: a=212708, b=83577, acc_fir=2
Data Matched: Netlist: 519572368,  Expected output: 519572368, Time: 9100000
                9110  Test stimulus is: a=1012751, b=106044, acc_fir=2
Data Matched: Netlist: 2182611004,  Expected output: 2182611004, Time: 9120000
                9130  Test stimulus is: a=734535, b=147089, acc_fir=2
Data Matched: Netlist: 1654129948,  Expected output: 1654129948, Time: 9140000
                9150  Test stimulus is: a=313679, b=186733, acc_fir=2
Data Matched: Netlist: 832570684,  Expected output: 832570684, Time: 9160000
                9170  Test stimulus is: a=263435, b=225296, acc_fir=2
Data Matched: Netlist: 769655852,  Expected output: 769655852, Time: 9180000
                9190  Test stimulus is: a=1047000, b=228672, acc_fir=2
Data Matched: Netlist: 2377123680,  Expected output: 2377123680, Time: 9200000
                9210  Test stimulus is: a=374665, b=2065, acc_fir=2
Data Matched: Netlist: 767561252,  Expected output: 767561252, Time: 9220000
                9230  Test stimulus is: a=265209, b=24509, acc_fir=2
Data Matched: Netlist: 565710820,  Expected output: 565710820, Time: 9240000
                9250  Test stimulus is: a=643716, b=37756, acc_fir=2
Data Matched: Netlist: 1355287056,  Expected output: 1355287056, Time: 9260000
                9270  Test stimulus is: a=513920, b=222795, acc_fir=2
Data Matched: Netlist: 1278742016,  Expected output: 1278742016, Time: 9280000
                9290  Test stimulus is: a=352970, b=87372, acc_fir=2
Data Matched: Netlist: 810552104,  Expected output: 810552104, Time: 9300000
                9310  Test stimulus is: a=370872, b=138077, acc_fir=2
Data Matched: Netlist: 900203232,  Expected output: 900203232, Time: 9320000
                9330  Test stimulus is: a=698098, b=98532, acc_fir=2
Data Matched: Netlist: 1528826824,  Expected output: 1528826824, Time: 9340000
                9350  Test stimulus is: a=530500, b=87121, acc_fir=2
Data Matched: Netlist: 1175453968,  Expected output: 1175453968, Time: 9360000
                9370  Test stimulus is: a=1021615, b=9536, acc_fir=2
Data Matched: Netlist: 2100300476,  Expected output: 2100300476, Time: 9380000
                9390  Test stimulus is: a=501222, b=34117, acc_fir=2
Data Matched: Netlist: 1060112280,  Expected output: 1060112280, Time: 9400000
                9410  Test stimulus is: a=835767, b=135000, acc_fir=2
Data Matched: Netlist: 1849164508,  Expected output: 1849164508, Time: 9420000
                9430  Test stimulus is: a=499365, b=174958, acc_fir=2
Data Matched: Netlist: 1200097940,  Expected output: 1200097940, Time: 9440000
                9450  Test stimulus is: a=860149, b=11876, acc_fir=2
Data Matched: Netlist: 1771573204,  Expected output: 1771573204, Time: 9460000
                9470  Test stimulus is: a=3682, b=180376, acc_fir=2
Data Matched: Netlist: 190843272,  Expected output: 190843272, Time: 9480000
                9490  Test stimulus is: a=119321, b=28696, acc_fir=2
Data Matched: Netlist: 272631908,  Expected output: 272631908, Time: 9500000
                9510  Test stimulus is: a=1048305, b=51076, acc_fir=2
Data Matched: Netlist: 2197294020,  Expected output: 2197294020, Time: 9520000
                9530  Test stimulus is: a=384615, b=159900, acc_fir=2
Data Matched: Netlist: 950012316,  Expected output: 950012316, Time: 9540000
                9550  Test stimulus is: a=28068, b=222654, acc_fir=2
Data Matched: Netlist: 284165776,  Expected output: 284165776, Time: 9560000
                9570  Test stimulus is: a=2329, b=54454, acc_fir=2
Data Matched: Netlist: 59769956,  Expected output: 59769956, Time: 9580000
                9590  Test stimulus is: a=379969, b=194391, acc_fir=2
Data Matched: Netlist: 976748804,  Expected output: 976748804, Time: 9600000
                9610  Test stimulus is: a=807879, b=179159, acc_fir=2
Data Matched: Netlist: 1835536156,  Expected output: 1835536156, Time: 9620000
                9630  Test stimulus is: a=822111, b=253354, acc_fir=2
Data Matched: Netlist: 1940917628,  Expected output: 1940917628, Time: 9640000
                9650  Test stimulus is: a=262166, b=59717, acc_fir=2
Data Matched: Netlist: 597688408,  Expected output: 597688408, Time: 9660000
                9670  Test stimulus is: a=751249, b=257121, acc_fir=2
Data Matched: Netlist: 1800407620,  Expected output: 1800407620, Time: 9680000
                9690  Test stimulus is: a=717788, b=187159, acc_fir=2
Data Matched: Netlist: 1659375472,  Expected output: 1659375472, Time: 9700000
                9710  Test stimulus is: a=757792, b=47636, acc_fir=2
Data Matched: Netlist: 1600651392,  Expected output: 1600651392, Time: 9720000
                9730  Test stimulus is: a=588536, b=23243, acc_fir=2
Data Matched: Netlist: 1227361248,  Expected output: 1227361248, Time: 9740000
                9750  Test stimulus is: a=100257, b=179918, acc_fir=2
Data Matched: Netlist: 387452548,  Expected output: 387452548, Time: 9760000
                9770  Test stimulus is: a=456877, b=41310, acc_fir=2
Data Matched: Netlist: 977273524,  Expected output: 977273524, Time: 9780000
                9790  Test stimulus is: a=858422, b=126306, acc_fir=2
Data Matched: Netlist: 1886389464,  Expected output: 1886389464, Time: 9800000
                9810  Test stimulus is: a=763723, b=162417, acc_fir=2
Data Matched: Netlist: 1728580908,  Expected output: 1728580908, Time: 9820000
                9830  Test stimulus is: a=661576, b=256232, acc_fir=2
Data Matched: Netlist: 1616904480,  Expected output: 1616904480, Time: 9840000
                9850  Test stimulus is: a=652584, b=221959, acc_fir=2
Data Matched: Netlist: 1562903712,  Expected output: 1562903712, Time: 9860000
                9870  Test stimulus is: a=515651, b=72021, acc_fir=2
Data Matched: Netlist: 1128270092,  Expected output: 1128270092, Time: 9880000
                9890  Test stimulus is: a=426784, b=108198, acc_fir=2
Data Matched: Netlist: 983043200,  Expected output: 983043200, Time: 9900000
                9910  Test stimulus is: a=726880, b=86210, acc_fir=2
Data Matched: Netlist: 1574964608,  Expected output: 1574964608, Time: 9920000
                9930  Test stimulus is: a=731957, b=251424, acc_fir=2
Data Matched: Netlist: 1754795220,  Expected output: 1754795220, Time: 9940000
                9950  Test stimulus is: a=320153, b=2840, acc_fir=2
Data Matched: Netlist: 656935524,  Expected output: 656935524, Time: 9960000
                9970  Test stimulus is: a=93956, b=177283, acc_fir=2
Data Matched: Netlist: 372247568,  Expected output: 372247568, Time: 9980000
                9990  Test stimulus is: a=991449, b=244787, acc_fir=2
Data Matched: Netlist: 2280653668,  Expected output: 2280653668, Time: 10000000
               10010  Test stimulus is: a=672868, b=7320, acc_fir=2
Data Matched: Netlist: 1385169296,  Expected output: 1385169296, Time: 10020000
               10030  Test stimulus is: a=323303, b=29507, acc_fir=2
Data Matched: Netlist: 690490268,  Expected output: 690490268, Time: 10040000
               10050  Test stimulus is: a=134940, b=199069, acc_fir=2
Data Matched: Netlist: 478153840,  Expected output: 478153840, Time: 10060000
               10070  Test stimulus is: a=42578, b=114543, acc_fir=2
Data Matched: Netlist: 202901832,  Expected output: 202901832, Time: 10080000
               10090  Test stimulus is: a=592869, b=195656, acc_fir=2
Data Matched: Netlist: 1412435860,  Expected output: 1412435860, Time: 10100000
               10110  Test stimulus is: a=480311, b=21579, acc_fir=2
Data Matched: Netlist: 1005584604,  Expected output: 1005584604, Time: 10120000
               10130  Test stimulus is: a=1033586, b=5944, acc_fir=2
Data Matched: Netlist: 2121795016,  Expected output: 2121795016, Time: 10140000
               10150  Test stimulus is: a=528302, b=143164, acc_fir=2
Data Matched: Netlist: 1226313400,  Expected output: 1226313400, Time: 10160000
               10170  Test stimulus is: a=157993, b=33078, acc_fir=2
Data Matched: Netlist: 356517028,  Expected output: 356517028, Time: 10180000
               10190  Test stimulus is: a=802663, b=219301, acc_fir=2
Data Matched: Netlist: 1866468764,  Expected output: 1866468764, Time: 10200000
               10210  Test stimulus is: a=148452, b=126896, acc_fir=2
Data Matched: Netlist: 431493008,  Expected output: 431493008, Time: 10220000
               10230  Test stimulus is: a=835750, b=202128, acc_fir=2
Data Matched: Netlist: 1917846168,  Expected output: 1917846168, Time: 10240000
               10250  Test stimulus is: a=437766, b=34622, acc_fir=2
Data Matched: Netlist: 930613272,  Expected output: 930613272, Time: 10260000
               10270  Test stimulus is: a=468155, b=205017, acc_fir=2
Data Matched: Netlist: 1168114412,  Expected output: 1168114412, Time: 10280000
               10290  Test stimulus is: a=687575, b=252257, acc_fir=2
Data Matched: Netlist: 1665140572,  Expected output: 1665140572, Time: 10300000
               10310  Test stimulus is: a=52508, b=236308, acc_fir=2
Data Matched: Netlist: 348652656,  Expected output: 348652656, Time: 10320000
               10330  Test stimulus is: a=853437, b=198382, acc_fir=2
Data Matched: Netlist: 1949828852,  Expected output: 1949828852, Time: 10340000
               10350  Test stimulus is: a=857402, b=62454, acc_fir=2
Data Matched: Netlist: 1818756328,  Expected output: 1818756328, Time: 10360000
               10370  Test stimulus is: a=153454, b=52196, acc_fir=2
Data Matched: Netlist: 365432248,  Expected output: 365432248, Time: 10380000
               10390  Test stimulus is: a=561954, b=13915, acc_fir=2
Data Matched: Netlist: 1163398280,  Expected output: 1163398280, Time: 10400000
               10410  Test stimulus is: a=920843, b=186707, acc_fir=2
Data Matched: Netlist: 2076181548,  Expected output: 2076181548, Time: 10420000
               10430  Test stimulus is: a=735272, b=81729, acc_fir=2
Data Matched: Netlist: 1589117088,  Expected output: 1589117088, Time: 10440000
               10450  Test stimulus is: a=393317, b=209580, acc_fir=2
Data Matched: Netlist: 1019740564,  Expected output: 1019740564, Time: 10460000
               10470  Test stimulus is: a=341270, b=101226, acc_fir=2
Data Matched: Netlist: 801637464,  Expected output: 801637464, Time: 10480000
               10490  Test stimulus is: a=805246, b=149067, acc_fir=2
Data Matched: Netlist: 1800930808,  Expected output: 1800930808, Time: 10500000
               10510  Test stimulus is: a=190896, b=117037, acc_fir=2
Data Matched: Netlist: 509609664,  Expected output: 509609664, Time: 10520000
               10530  Test stimulus is: a=915668, b=23379, acc_fir=2
Data Matched: Netlist: 1898447696,  Expected output: 1898447696, Time: 10540000
               10550  Test stimulus is: a=412955, b=168211, acc_fir=2
Data Matched: Netlist: 1017119852,  Expected output: 1017119852, Time: 10560000
               10570  Test stimulus is: a=979087, b=236730, acc_fir=2
Data Matched: Netlist: 2247098940,  Expected output: 2247098940, Time: 10580000
               10590  Test stimulus is: a=197530, b=96413, acc_fir=2
Data Matched: Netlist: 501223016,  Expected output: 501223016, Time: 10600000
               10610  Test stimulus is: a=709727, b=184156, acc_fir=2
Data Matched: Netlist: 1641546108,  Expected output: 1641546108, Time: 10620000
               10630  Test stimulus is: a=399231, b=137368, acc_fir=2
Data Matched: Netlist: 956304892,  Expected output: 956304892, Time: 10640000
               10650  Test stimulus is: a=637631, b=156027, acc_fir=2
Data Matched: Netlist: 1463814908,  Expected output: 1463814908, Time: 10660000
               10670  Test stimulus is: a=1025051, b=141291, acc_fir=2
Data Matched: Netlist: 2243428460,  Expected output: 2243428460, Time: 10680000
               10690  Test stimulus is: a=235598, b=80774, acc_fir=2
Data Matched: Netlist: 564658488,  Expected output: 564658488, Time: 10700000
               10710  Test stimulus is: a=664288, b=1621, acc_fir=2
Data Matched: Netlist: 1360530304,  Expected output: 1360530304, Time: 10720000
               10730  Test stimulus is: a=604590, b=156878, acc_fir=2
Data Matched: Netlist: 1397753528,  Expected output: 1397753528, Time: 10740000
               10750  Test stimulus is: a=858667, b=9224, acc_fir=2
Data Matched: Netlist: 1766852780,  Expected output: 1766852780, Time: 10760000
               10770  Test stimulus is: a=381779, b=3133, acc_fir=2
Data Matched: Netlist: 783289676,  Expected output: 783289676, Time: 10780000
               10790  Test stimulus is: a=805775, b=678, acc_fir=2
Data Matched: Netlist: 1648889404,  Expected output: 1648889404, Time: 10800000
               10810  Test stimulus is: a=993732, b=138634, acc_fir=2
Data Matched: Netlist: 2175797008,  Expected output: 2175797008, Time: 10820000
               10830  Test stimulus is: a=877053, b=257123, acc_fir=2
Data Matched: Netlist: 2058356724,  Expected output: 2058356724, Time: 10840000
               10850  Test stimulus is: a=675459, b=215426, acc_fir=2
Data Matched: Netlist: 1602226700,  Expected output: 1602226700, Time: 10860000
               10870  Test stimulus is: a=97173, b=50064, acc_fir=2
Data Matched: Netlist: 247991892,  Expected output: 247991892, Time: 10880000
               10890  Test stimulus is: a=217512, b=216356, acc_fir=2
Data Matched: Netlist: 665847456,  Expected output: 665847456, Time: 10900000
               10910  Test stimulus is: a=188307, b=87076, acc_fir=2
Data Matched: Netlist: 472911436,  Expected output: 472911436, Time: 10920000
               10930  Test stimulus is: a=412568, b=121205, acc_fir=2
Data Matched: Netlist: 966790752,  Expected output: 966790752, Time: 10940000
               10950  Test stimulus is: a=743587, b=39464, acc_fir=2
Data Matched: Netlist: 1562903180,  Expected output: 1562903180, Time: 10960000
               10970  Test stimulus is: a=313942, b=244591, acc_fir=2
Data Matched: Netlist: 891816280,  Expected output: 891816280, Time: 10980000
               10990  Test stimulus is: a=651216, b=4664, acc_fir=2
Data Matched: Netlist: 1336414016,  Expected output: 1336414016, Time: 11000000
               11010  Test stimulus is: a=369317, b=237471, acc_fir=2
Data Matched: Netlist: 997722772,  Expected output: 997722772, Time: 11020000
               11030  Test stimulus is: a=663464, b=186326, acc_fir=2
Data Matched: Netlist: 1547177632,  Expected output: 1547177632, Time: 11040000
               11050  Test stimulus is: a=711669, b=245211, acc_fir=2
Data Matched: Netlist: 1706037204,  Expected output: 1706037204, Time: 11060000
               11070  Test stimulus is: a=576086, b=155382, acc_fir=2
Data Matched: Netlist: 1337461080,  Expected output: 1337461080, Time: 11080000
               11090  Test stimulus is: a=279348, b=241903, acc_fir=2
Data Matched: Netlist: 817892560,  Expected output: 817892560, Time: 11100000
               11110  Test stimulus is: a=13000, b=132923, acc_fir=2
Data Matched: Netlist: 160959264,  Expected output: 160959264, Time: 11120000
               11130  Test stimulus is: a=191099, b=186870, acc_fir=2
Data Matched: Netlist: 580913644,  Expected output: 580913644, Time: 11140000
               11150  Test stimulus is: a=373427, b=234979, acc_fir=2
Data Matched: Netlist: 1003489996,  Expected output: 1003489996, Time: 11160000
               11170  Test stimulus is: a=856030, b=179216, acc_fir=2
Data Matched: Netlist: 1934626680,  Expected output: 1934626680, Time: 11180000
               11190  Test stimulus is: a=180063, b=182551, acc_fir=2
Data Matched: Netlist: 553651580,  Expected output: 553651580, Time: 11200000
               11210  Test stimulus is: a=96205, b=248000, acc_fir=2
Data Matched: Netlist: 448794420,  Expected output: 448794420, Time: 11220000
               11230  Test stimulus is: a=998131, b=185599, acc_fir=2
Data Matched: Netlist: 2232421324,  Expected output: 2232421324, Time: 11240000
               11250  Test stimulus is: a=997787, b=169690, acc_fir=2
Data Matched: Netlist: 2216167020,  Expected output: 2216167020, Time: 11260000
               11270  Test stimulus is: a=940129, b=4997, acc_fir=2
Data Matched: Netlist: 1929904516,  Expected output: 1929904516, Time: 11280000
               11290  Test stimulus is: a=178523, b=40314, acc_fir=2
Data Matched: Netlist: 405800300,  Expected output: 405800300, Time: 11300000
               11310  Test stimulus is: a=314357, b=206142, acc_fir=2
Data Matched: Netlist: 852496340,  Expected output: 852496340, Time: 11320000
               11330  Test stimulus is: a=264813, b=54423, acc_fir=2
Data Matched: Netlist: 596642228,  Expected output: 596642228, Time: 11340000
               11350  Test stimulus is: a=392593, b=145186, acc_fir=2
Data Matched: Netlist: 951584324,  Expected output: 951584324, Time: 11360000
               11370  Test stimulus is: a=184942, b=150047, acc_fir=2
Data Matched: Netlist: 531106232,  Expected output: 531106232, Time: 11380000
               11390  Test stimulus is: a=948095, b=73233, acc_fir=2
Data Matched: Netlist: 2014842364,  Expected output: 2014842364, Time: 11400000
               11410  Test stimulus is: a=928896, b=201970, acc_fir=2
Data Matched: Netlist: 2108686848,  Expected output: 2108686848, Time: 11420000
               11430  Test stimulus is: a=221545, b=200849, acc_fir=2
Data Matched: Netlist: 658507172,  Expected output: 658507172, Time: 11440000
               11450  Test stimulus is: a=751342, b=156536, acc_fir=2
Data Matched: Netlist: 1697123256,  Expected output: 1697123256, Time: 11460000
               11470  Test stimulus is: a=294393, b=240522, acc_fir=2
Data Matched: Netlist: 847775716,  Expected output: 847775716, Time: 11480000
               11490  Test stimulus is: a=727792, b=35977, acc_fir=2
Data Matched: Netlist: 1525681088,  Expected output: 1525681088, Time: 11500000
               11510  Test stimulus is: a=825732, b=245812, acc_fir=2
Data Matched: Netlist: 1941964304,  Expected output: 1941964304, Time: 11520000
               11530  Test stimulus is: a=888474, b=110498, acc_fir=2
Data Matched: Netlist: 1930955368,  Expected output: 1930955368, Time: 11540000
               11550  Test stimulus is: a=571553, b=60133, acc_fir=2
Data Matched: Netlist: 1231553156,  Expected output: 1231553156, Time: 11560000
               11570  Test stimulus is: a=822783, b=86475, acc_fir=2
Data Matched: Netlist: 1772095484,  Expected output: 1772095484, Time: 11580000
               11590  Test stimulus is: a=353151, b=122623, acc_fir=2
Data Matched: Netlist: 846728700,  Expected output: 846728700, Time: 11600000
               11610  Test stimulus is: a=387345, b=232529, acc_fir=2
Data Matched: Netlist: 1030751300,  Expected output: 1030751300, Time: 11620000
               11630  Test stimulus is: a=736228, b=63190, acc_fir=2
Data Matched: Netlist: 1570246544,  Expected output: 1570246544, Time: 11640000
               11650  Test stimulus is: a=584890, b=131764, acc_fir=2
Data Matched: Netlist: 1332216552,  Expected output: 1332216552, Time: 11660000
               11670  Test stimulus is: a=124129, b=147782, acc_fir=2
Data Matched: Netlist: 404751236,  Expected output: 404751236, Time: 11680000
               11690  Test stimulus is: a=367779, b=206866, acc_fir=2
Data Matched: Netlist: 964690572,  Expected output: 964690572, Time: 11700000
               11710  Test stimulus is: a=899539, b=162669, acc_fir=2
Data Matched: Netlist: 2007500620,  Expected output: 2007500620, Time: 11720000
               11730  Test stimulus is: a=807313, b=224414, acc_fir=2
Data Matched: Netlist: 1882195524,  Expected output: 1882195524, Time: 11740000
               11750  Test stimulus is: a=892124, b=55934, acc_fir=2
Data Matched: Netlist: 1883767664,  Expected output: 1883767664, Time: 11760000
               11770  Test stimulus is: a=1042736, b=239692, acc_fir=2
Data Matched: Netlist: 2380268736,  Expected output: 2380268736, Time: 11780000
               11790  Test stimulus is: a=699557, b=77729, acc_fir=2
Data Matched: Netlist: 1511522964,  Expected output: 1511522964, Time: 11800000
               11810  Test stimulus is: a=970657, b=227034, acc_fir=2
Data Matched: Netlist: 2218266244,  Expected output: 2218266244, Time: 11820000
               11830  Test stimulus is: a=191674, b=233330, acc_fir=2
Data Matched: Netlist: 630719208,  Expected output: 630719208, Time: 11840000
               11850  Test stimulus is: a=812015, b=156525, acc_fir=2
Data Matched: Netlist: 1820856252,  Expected output: 1820856252, Time: 11860000
               11870  Test stimulus is: a=55896, b=77924, acc_fir=2
Data Matched: Netlist: 192940384,  Expected output: 192940384, Time: 11880000
               11890  Test stimulus is: a=227614, b=208749, acc_fir=2
Data Matched: Netlist: 678954104,  Expected output: 678954104, Time: 11900000
               11910  Test stimulus is: a=462615, b=43295, acc_fir=2
Data Matched: Netlist: 989858908,  Expected output: 989858908, Time: 11920000
               11930  Test stimulus is: a=317189, b=37410, acc_fir=2
Data Matched: Netlist: 686296084,  Expected output: 686296084, Time: 11940000
               11950  Test stimulus is: a=829209, b=189619, acc_fir=2
Data Matched: Netlist: 1890585700,  Expected output: 1890585700, Time: 11960000
               11970  Test stimulus is: a=195597, b=130018, acc_fir=2
Data Matched: Netlist: 533200948,  Expected output: 533200948, Time: 11980000
               11990  Test stimulus is: a=515598, b=73179, acc_fir=2
Data Matched: Netlist: 1129318456,  Expected output: 1129318456, Time: 12000000
               12010  Test stimulus is: a=768190, b=69842, acc_fir=2
Data Matched: Netlist: 1644167928,  Expected output: 1644167928, Time: 12020000
               12030  Test stimulus is: a=687141, b=93979, acc_fir=2
Data Matched: Netlist: 1503133844,  Expected output: 1503133844, Time: 12040000


***Random Functionality Tests for multiplier with unsigned inputs are ended***




***Directed Functionality Test for multiplier is applied***


               12050  Test stimulus is: a=255, b=1, acc_fir=2
Data Matched: Netlist: 1020,  Expected output: 1020, Time: 12060000


***Directed Functionality Test for multiplier is ended***




***Directed Functionality Test for multiplier is applied***


               12070  Test stimulus is: a=255, b=1, acc_fir=2
Data Matched: Netlist: 1020,  Expected output: 1020, Time: 12080000


***Directed Functionality Test for multiplier is ended***




***Directed Functionality Test for multiplier is applied***


               12090  Test stimulus is: a=255, b=1, acc_fir=2
Data Matched: Netlist: 1020,  Expected output: 1020, Time: 12100000


***Directed Functionality Test for multiplier is ended***




***Directed Functionality Test for multiplier is applied***


               12110  Test stimulus is: a=1048575, b=262143, acc_fir=2
Data Matched: Netlist: 2413301756,  Expected output: 2413301756, Time: 12120000


***Directed Functionality Test for multiplier is ended***



**** All Comparison Matched ***
Simulation Passed
- /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./sim/co_sim_tb/co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:215: Verilog $finish
INFO: SGT: Gate simulation for design: add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 had ended
INFO: PAC: ##################################################
INFO: PAC: Packing for design: add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2
INFO: PAC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/synthesis/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/placement/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/routing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/synthesis/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/placement/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/routing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.08 seconds (max_rss 16.6 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/placement/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/routing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.03 seconds (max_rss 18.0 MiB, delta_rss +1.4 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/synthesis/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.9 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 19
Swept block(s)      : 1
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 86
    .input              :      45
    .output             :      38
    0-LUT               :       2
    RS_DSP_MULTADD_REGIN:       1
  Nets  : 85
    Avg Fanout:     1.1
    Max Fanout:    10.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 182
  Timing Graph Edges: 183
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 1 pins (0.5%), 1 blocks (1.2%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.3 MiB, delta_rss +0.3 MiB)
# Packing
Begin packing '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/synthesis/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.eblif'.

After removing unused inputs...
	total blocks: 86, total nets: 85, total inputs: 45, total outputs: 38
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     3/86        3%                            2    64 x 46    
     6/86        6%                            5    64 x 46    
     9/86       10%                            8    64 x 46    
    12/86       13%                           11    64 x 46    
    15/86       17%                           14    64 x 46    
    18/86       20%                           17    64 x 46    
    21/86       24%                           20    64 x 46    
    24/86       27%                           23    64 x 46    
    27/86       31%                           26    64 x 46    
    30/86       34%                           29    64 x 46    
    33/86       38%                           32    64 x 46    
    36/86       41%                           35    64 x 46    
    39/86       45%                           38    64 x 46    
    42/86       48%                           40    64 x 46    
    45/86       52%                           43    64 x 46    
    48/86       55%                           46    64 x 46    
    51/86       59%                           49    64 x 46    
    54/86       62%                           52    64 x 46    
    57/86       66%                           55    64 x 46    
    60/86       69%                           58    64 x 46    
    63/86       73%                           61    64 x 46    
    66/86       76%                           64    64 x 46    
    69/86       80%                           67    64 x 46    
    72/86       83%                           70    64 x 46    
    75/86       87%                           73    64 x 46    
    78/86       90%                           76    64 x 46    
    81/86       94%                           79    64 x 46    
    84/86       97%                           82    64 x 46    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 1
  LEs used for logic and registers    : 0
  LEs used for logic only             : 1
  LEs used for registers only         : 0

Incr Slack updates 1 in 5.264e-06 sec
Full Max Req/Worst Slack updates 1 in 1.5241e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 4.4735e-05 sec
FPGA sized to 64 x 46 (castor62x44_heterogeneous)
Device Utilization: 0.00 (target 1.00)
	Block Utilization: 0.01 Type: io
	Block Utilization: 0.00 Type: clb
	Block Utilization: 0.02 Type: dsp

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         83                               0.457831                     0.542169   
       clb          1                                      0                            2   
       dsp          1                                     54                           38   
      bram          0                                      0                            0   
Absorbed logical nets 0 out of 85 nets, 85 nets not absorbed.

Netlist conversion complete.

# Packing took 0.03 seconds (max_rss 21.2 MiB, delta_rss +1.8 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.05 seconds (max_rss 59.4 MiB, delta_rss +38.2 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 85
Netlist num_blocks: 85
Netlist EMPTY blocks: 0.
Netlist io blocks: 83.
Netlist clb blocks: 1.
Netlist dsp blocks: 1.
Netlist bram blocks: 0.
Netlist inputs pins: 45
Netlist output pins: 38

Pb types usage...
  io                        : 83
   io_output                : 38
    outpad                  : 38
   io_input                 : 45
    inpad                   : 45
  clb                       : 1
   clb_lr                   : 1
    fle                     : 1
     ble5                   : 2
      lut5                  : 2
       lut                  : 2
  dsp                       : 1
   dsp_lr                   : 1
    RS_DSP_MULTADD_REGIN    : 1

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		83	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		1	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		1	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.02 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 12.85 seconds (max_rss 477.6 MiB, delta_rss +418.1 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.37 seconds (max_rss 477.6 MiB, delta_rss +418.1 MiB)


Flow timing analysis took 0.00199592 seconds (0.00191387 STA, 8.2045e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 13.89 seconds (max_rss 477.6 MiB)
INFO: PAC: Design add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 is packed
INFO: Warning: Global placement is disabled
INFO: PLC: ##################################################
INFO: PLC: Placement for design: add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/synthesis/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.blif --output add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_pin_loc.place --assign_unconstrained_pins in_define_order

pin_c WARNING: blif file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/synthesis/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.blif does not exist

pin_c INFO: using eblif file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/synthesis/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.eblif
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/synthesis/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/placement/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/routing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.route --place --fix_clusters add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_pin_loc.place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/synthesis/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/placement/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/routing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.route --place --fix_clusters add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 16.6 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/placement/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/routing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.03 seconds (max_rss 18.0 MiB, delta_rss +1.4 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/synthesis/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.9 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 19
Swept block(s)      : 1
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 86
    .input              :      45
    .output             :      38
    0-LUT               :       2
    RS_DSP_MULTADD_REGIN:       1
  Nets  : 85
    Avg Fanout:     1.1
    Max Fanout:    10.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 182
  Timing Graph Edges: 183
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 1 pins (0.5%), 1 blocks (1.2%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.3 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.04 seconds).
# Load packing took 0.05 seconds (max_rss 58.2 MiB, delta_rss +38.8 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 85
Netlist num_blocks: 85
Netlist EMPTY blocks: 0.
Netlist io blocks: 83.
Netlist clb blocks: 1.
Netlist dsp blocks: 1.
Netlist bram blocks: 0.
Netlist inputs pins: 45
Netlist output pins: 38

Pb types usage...
  io                        : 83
   io_output                : 38
    outpad                  : 38
   io_input                 : 45
    inpad                   : 45
  clb                       : 1
   clb_lr                   : 1
    fle                     : 1
     ble5                   : 2
      lut5                  : 2
       lut                  : 2
  dsp                       : 1
   dsp_lr                   : 1
    RS_DSP_MULTADD_REGIN    : 1

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		83	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		1	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		1	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.02 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 58.5 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 12.77 seconds (max_rss 476.8 MiB, delta_rss +418.3 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.30 seconds (max_rss 476.8 MiB, delta_rss +418.3 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 27.48 seconds (max_rss 476.8 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.08 seconds (max_rss 476.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 27.56 seconds (max_rss 476.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 185: Unable to route between blocks at (1,1) and (1,45) to characterize delay (setting to inf)
Warning 186: Unable to route between blocks at (1,1) and (2,45) to characterize delay (setting to inf)
Warning 187: Unable to route between blocks at (1,1) and (3,45) to characterize delay (setting to inf)
Warning 188: Unable to route between blocks at (1,1) and (4,45) to characterize delay (setting to inf)
Warning 189: Unable to route between blocks at (1,1) and (5,45) to characterize delay (setting to inf)
Warning 190: Unable to route between blocks at (1,1) and (6,45) to characterize delay (setting to inf)
Warning 191: Unable to route between blocks at (1,1) and (7,45) to characterize delay (setting to inf)
Warning 192: Unable to route between blocks at (1,1) and (8,45) to characterize delay (setting to inf)
Warning 193: Unable to route between blocks at (1,1) and (9,45) to characterize delay (setting to inf)
Warning 194: Unable to route between blocks at (1,1) and (10,45) to characterize delay (setting to inf)
Warning 195: Unable to route between blocks at (1,1) and (11,45) to characterize delay (setting to inf)
Warning 196: Unable to route between blocks at (1,1) and (12,45) to characterize delay (setting to inf)
Warning 197: Unable to route between blocks at (1,1) and (13,45) to characterize delay (setting to inf)
Warning 198: Unable to route between blocks at (1,1) and (14,45) to characterize delay (setting to inf)
Warning 199: Unable to route between blocks at (1,1) and (15,45) to characterize delay (setting to inf)
Warning 200: Unable to route between blocks at (1,1) and (16,45) to characterize delay (setting to inf)
Warning 201: Unable to route between blocks at (1,1) and (17,45) to characterize delay (setting to inf)
Warning 202: Unable to route between blocks at (1,1) and (18,45) to characterize delay (setting to inf)
Warning 203: Unable to route between blocks at (1,1) and (19,45) to characterize delay (setting to inf)
Warning 204: Unable to route between blocks at (1,1) and (20,45) to characterize delay (setting to inf)
Warning 205: Unable to route between blocks at (1,1) and (21,45) to characterize delay (setting to inf)
Warning 206: Unable to route between blocks at (1,1) and (22,45) to characterize delay (setting to inf)
Warning 207: Unable to route between blocks at (1,1) and (23,45) to characterize delay (setting to inf)
Warning 208: Unable to route between blocks at (1,1) and (24,45) to characterize delay (setting to inf)
Warning 209: Unable to route between blocks at (1,1) and (25,45) to characterize delay (setting to inf)
Warning 210: Unable to route between blocks at (1,1) and (26,45) to characterize delay (setting to inf)
Warning 211: Unable to route between blocks at (1,1) and (27,45) to characterize delay (setting to inf)
Warning 212: Unable to route between blocks at (1,1) and (28,45) to characterize delay (setting to inf)
Warning 213: Unable to route between blocks at (1,1) and (29,45) to characterize delay (setting to inf)
Warning 214: Unable to route between blocks at (1,1) and (30,45) to characterize delay (setting to inf)
Warning 215: Unable to route between blocks at (1,1) and (31,45) to characterize delay (setting to inf)
Warning 216: Unable to route between blocks at (1,1) and (32,45) to characterize delay (setting to inf)
Warning 217: Unable to route between blocks at (1,1) and (33,45) to characterize delay (setting to inf)
Warning 218: Unable to route between blocks at (1,1) and (34,45) to characterize delay (setting to inf)
Warning 219: Unable to route between blocks at (1,1) and (35,45) to characterize delay (setting to inf)
Warning 220: Unable to route between blocks at (1,1) and (36,45) to characterize delay (setting to inf)
Warning 221: Unable to route between blocks at (1,1) and (37,45) to characterize delay (setting to inf)
Warning 222: Unable to route between blocks at (1,1) and (38,45) to characterize delay (setting to inf)
Warning 223: Unable to route between blocks at (1,1) and (39,45) to characterize delay (setting to inf)
Warning 224: Unable to route between blocks at (1,1) and (40,45) to characterize delay (setting to inf)
Warning 225: Unable to route between blocks at (1,1) and (41,45) to characterize delay (setting to inf)
Warning 226: Unable to route between blocks at (1,1) and (42,45) to characterize delay (setting to inf)
Warning 227: Unable to route between blocks at (1,1) and (43,45) to characterize delay (setting to inf)
Warning 228: Unable to route between blocks at (1,1) and (44,45) to characterize delay (setting to inf)
Warning 229: Unable to route between blocks at (1,1) and (45,45) to characterize delay (setting to inf)
Warning 230: Unable to route between blocks at (1,1) and (46,45) to characterize delay (setting to inf)
Warning 231: Unable to route between blocks at (1,1) and (47,45) to characterize delay (setting to inf)
Warning 232: Unable to route between blocks at (1,1) and (48,45) to characterize delay (setting to inf)
Warning 233: Unable to route between blocks at (1,1) and (49,45) to characterize delay (setting to inf)
Warning 234: Unable to route between blocks at (1,1) and (50,45) to characterize delay (setting to inf)
Warning 235: Unable to route between blocks at (1,1) and (51,45) to characterize delay (setting to inf)
Warning 236: Unable to route between blocks at (1,1) and (52,45) to characterize delay (setting to inf)
Warning 237: Unable to route between blocks at (1,1) and (53,45) to characterize delay (setting to inf)
Warning 238: Unable to route between blocks at (1,1) and (54,45) to characterize delay (setting to inf)
Warning 239: Unable to route between blocks at (1,1) and (55,45) to characterize delay (setting to inf)
Warning 240: Unable to route between blocks at (1,1) and (56,45) to characterize delay (setting to inf)
Warning 241: Unable to route between blocks at (1,1) and (57,45) to characterize delay (setting to inf)
Warning 242: Unable to route between blocks at (1,1) and (58,45) to characterize delay (setting to inf)
Warning 243: Unable to route between blocks at (1,1) and (59,45) to characterize delay (setting to inf)
Warning 244: Unable to route between blocks at (1,1) and (60,45) to characterize delay (setting to inf)
Warning 245: Unable to route between blocks at (1,1) and (61,45) to characterize delay (setting to inf)
Warning 246: Unable to route between blocks at (1,1) and (62,45) to characterize delay (setting to inf)
Warning 247: Unable to route between blocks at (1,1) and (63,1) to characterize delay (setting to inf)
Warning 248: Unable to route between blocks at (1,1) and (63,2) to characterize delay (setting to inf)
Warning 249: Unable to route between blocks at (1,1) and (63,3) to characterize delay (setting to inf)
Warning 250: Unable to route between blocks at (1,1) and (63,4) to characterize delay (setting to inf)
Warning 251: Unable to route between blocks at (1,1) and (63,5) to characterize delay (setting to inf)
Warning 252: Unable to route between blocks at (1,1) and (63,6) to characterize delay (setting to inf)
Warning 253: Unable to route between blocks at (1,1) and (63,7) to characterize delay (setting to inf)
Warning 254: Unable to route between blocks at (1,1) and (63,8) to characterize delay (setting to inf)
Warning 255: Unable to route between blocks at (1,1) and (63,9) to characterize delay (setting to inf)
Warning 256: Unable to route between blocks at (1,1) and (63,10) to characterize delay (setting to inf)
Warning 257: Unable to route between blocks at (1,1) and (63,11) to characterize delay (setting to inf)
Warning 258: Unable to route between blocks at (1,1) and (63,12) to characterize delay (setting to inf)
Warning 259: Unable to route between blocks at (1,1) and (63,13) to characterize delay (setting to inf)
Warning 260: Unable to route between blocks at (1,1) and (63,14) to characterize delay (setting to inf)
Warning 261: Unable to route between blocks at (1,1) and (63,15) to characterize delay (setting to inf)
Warning 262: Unable to route between blocks at (1,1) and (63,16) to characterize delay (setting to inf)
Warning 263: Unable to route between blocks at (1,1) and (63,17) to characterize delay (setting to inf)
Warning 264: Unable to route between blocks at (1,1) and (63,18) to characterize delay (setting to inf)
Warning 265: Unable to route between blocks at (1,1) and (63,19) to characterize delay (setting to inf)
Warning 266: Unable to route between blocks at (1,1) and (63,20) to characterize delay (setting to inf)
Warning 267: Unable to route between blocks at (1,1) and (63,21) to characterize delay (setting to inf)
Warning 268: Unable to route between blocks at (1,1) and (63,22) to characterize delay (setting to inf)
Warning 269: Unable to route between blocks at (1,1) and (63,23) to characterize delay (setting to inf)
Warning 270: Unable to route between blocks at (1,1) and (63,24) to characterize delay (setting to inf)
Warning 271: Unable to route between blocks at (1,1) and (63,25) to characterize delay (setting to inf)
Warning 272: Unable to route between blocks at (1,1) and (63,26) to characterize delay (setting to inf)
Warning 273: Unable to route between blocks at (1,1) and (63,27) to characterize delay (setting to inf)
Warning 274: Unable to route between blocks at (1,1) and (63,28) to characterize delay (setting to inf)
Warning 275: Unable to route between blocks at (1,1) and (63,29) to characterize delay (setting to inf)
Warning 276: Unable to route between blocks at (1,1) and (63,30) to characterize delay (setting to inf)
Warning 277: Unable to route between blocks at (1,1) and (63,31) to characterize delay (setting to inf)
Warning 278: Unable to route between blocks at (1,1) and (63,32) to characterize delay (setting to inf)
Warning 279: Unable to route between blocks at (1,1) and (63,33) to characterize delay (setting to inf)
Warning 280: Unable to route between blocks at (1,1) and (63,34) to characterize delay (setting to inf)
Warning 281: Unable to route between blocks at (1,1) and (63,35) to characterize delay (setting to inf)
Warning 282: Unable to route between blocks at (1,1) and (63,36) to characterize delay (setting to inf)
Warning 283: Unable to route between blocks at (1,1) and (63,37) to characterize delay (setting to inf)
Warning 284: Unable to route between blocks at (1,1) and (63,38) to characterize delay (setting to inf)
Warning 285: Unable to route between blocks at (1,1) and (63,39) to characterize delay (setting to inf)
Warning 286: Unable to route between blocks at (1,1) and (63,40) to characterize delay (setting to inf)
Warning 287: Unable to route between blocks at (1,1) and (63,41) to characterize delay (setting to inf)
Warning 288: Unable to route between blocks at (1,1) and (63,42) to characterize delay (setting to inf)
Warning 289: Unable to route between blocks at (1,1) and (63,43) to characterize delay (setting to inf)
Warning 290: Unable to route between blocks at (1,1) and (63,44) to characterize delay (setting to inf)
Warning 291: Unable to route between blocks at (1,1) and (63,45) to characterize delay (setting to inf)
Warning 292: Unable to route between blocks at (4,4) and (4,45) to characterize delay (setting to inf)
Warning 293: Unable to route between blocks at (4,4) and (5,45) to characterize delay (setting to inf)
Warning 294: Unable to route between blocks at (4,4) and (6,45) to characterize delay (setting to inf)
Warning 295: Unable to route between blocks at (4,4) and (7,45) to characterize delay (setting to inf)
Warning 296: Unable to route between blocks at (4,4) and (8,45) to characterize delay (setting to inf)
Warning 297: Unable to route between blocks at (4,4) and (9,45) to characterize delay (setting to inf)
Warning 298: Unable to route between blocks at (4,4) and (10,45) to characterize delay (setting to inf)
Warning 299: Unable to route between blocks at (4,4) and (11,45) to characterize delay (setting to inf)
Warning 300: Unable to route between blocks at (4,4) and (12,45) to characterize delay (setting to inf)
Warning 301: Unable to route between blocks at (4,4) and (13,45) to characterize delay (setting to inf)
Warning 302: Unable to route between blocks at (4,4) and (14,45) to characterize delay (setting to inf)
Warning 303: Unable to route between blocks at (4,4) and (15,45) to characterize delay (setting to inf)
Warning 304: Unable to route between blocks at (4,4) and (16,45) to characterize delay (setting to inf)
Warning 305: Unable to route between blocks at (4,4) and (17,45) to characterize delay (setting to inf)
Warning 306: Unable to route between blocks at (4,4) and (18,45) to characterize delay (setting to inf)
Warning 307: Unable to route between blocks at (4,4) and (19,45) to characterize delay (setting to inf)
Warning 308: Unable to route between blocks at (4,4) and (20,45) to characterize delay (setting to inf)
Warning 309: Unable to route between blocks at (4,4) and (21,45) to characterize delay (setting to inf)
Warning 310: Unable to route between blocks at (4,4) and (22,45) to characterize delay (setting to inf)
Warning 311: Unable to route between blocks at (4,4) and (23,45) to characterize delay (setting to inf)
Warning 312: Unable to route between blocks at (4,4) and (24,45) to characterize delay (setting to inf)
Warning 313: Unable to route between blocks at (4,4) and (25,45) to characterize delay (setting to inf)
Warning 314: Unable to route between blocks at (4,4) and (26,45) to characterize delay (setting to inf)
Warning 315: Unable to route between blocks at (4,4) and (27,45) to characterize delay (setting to inf)
Warning 316: Unable to route between blocks at (4,4) and (28,45) to characterize delay (setting to inf)
Warning 317: Unable to route between blocks at (4,4) and (29,45) to characterize delay (setting to inf)
Warning 318: Unable to route between blocks at (4,4) and (30,45) to characterize delay (setting to inf)
Warning 319: Unable to route between blocks at (4,4) and (31,45) to characterize delay (setting to inf)
Warning 320: Unable to route between blocks at (4,4) and (32,45) to characterize delay (setting to inf)
Warning 321: Unable to route between blocks at (4,4) and (33,45) to characterize delay (setting to inf)
Warning 322: Unable to route between blocks at (4,4) and (34,45) to characterize delay (setting to inf)
Warning 323: Unable to route between blocks at (4,4) and (35,45) to characterize delay (setting to inf)
Warning 324: Unable to route between blocks at (4,4) and (36,45) to characterize delay (setting to inf)
Warning 325: Unable to route between blocks at (4,4) and (37,45) to characterize delay (setting to inf)
Warning 326: Unable to route between blocks at (4,4) and (38,45) to characterize delay (setting to inf)
Warning 327: Unable to route between blocks at (4,4) and (39,45) to characterize delay (setting to inf)
Warning 328: Unable to route between blocks at (4,4) and (40,45) to characterize delay (setting to inf)
Warning 329: Unable to route between blocks at (4,4) and (41,45) to characterize delay (setting to inf)
Warning 330: Unable to route between blocks at (4,4) and (42,45) to characterize delay (setting to inf)
Warning 331: Unable to route between blocks at (4,4) and (43,45) to characterize delay (setting to inf)
Warning 332: Unable to route between blocks at (4,4) and (44,45) to characterize delay (setting to inf)
Warning 333: Unable to route between blocks at (4,4) and (45,45) to characterize delay (setting to inf)
Warning 334: Unable to route between blocks at (4,4) and (46,45) to characterize delay (setting to inf)
Warning 335: Unable to route between blocks at (4,4) and (47,45) to characterize delay (setting to inf)
Warning 336: Unable to route between blocks at (4,4) and (48,45) to characterize delay (setting to inf)
Warning 337: Unable to route between blocks at (4,4) and (49,45) to characterize delay (setting to inf)
Warning 338: Unable to route between blocks at (4,4) and (50,45) to characterize delay (setting to inf)
Warning 339: Unable to route between blocks at (4,4) and (51,45) to characterize delay (setting to inf)
Warning 340: Unable to route between blocks at (4,4) and (52,45) to characterize delay (setting to inf)
Warning 341: Unable to route between blocks at (4,4) and (53,45) to characterize delay (setting to inf)
Warning 342: Unable to route between blocks at (4,4) and (54,45) to characterize delay (setting to inf)
Warning 343: Unable to route between blocks at (4,4) and (55,45) to characterize delay (setting to inf)
Warning 344: Unable to route between blocks at (4,4) and (56,45) to characterize delay (setting to inf)
Warning 345: Unable to route between blocks at (4,4) and (57,45) to characterize delay (setting to inf)
Warning 346: Unable to route between blocks at (4,4) and (58,45) to characterize delay (setting to inf)
Warning 347: Unable to route between blocks at (4,4) and (59,45) to characterize delay (setting to inf)
Warning 348: Unable to route between blocks at (4,4) and (60,45) to characterize delay (setting to inf)
Warning 349: Unable to route between blocks at (4,4) and (61,45) to characterize delay (setting to inf)
Warning 350: Unable to route between blocks at (4,4) and (62,45) to characterize delay (setting to inf)
Warning 351: Unable to route between blocks at (4,4) and (63,4) to characterize delay (setting to inf)
Warning 352: Unable to route between blocks at (4,4) and (63,5) to characterize delay (setting to inf)
Warning 353: Unable to route between blocks at (4,4) and (63,6) to characterize delay (setting to inf)
Warning 354: Unable to route between blocks at (4,4) and (63,7) to characterize delay (setting to inf)
Warning 355: Unable to route between blocks at (4,4) and (63,8) to characterize delay (setting to inf)
Warning 356: Unable to route between blocks at (4,4) and (63,9) to characterize delay (setting to inf)
Warning 357: Unable to route between blocks at (4,4) and (63,10) to characterize delay (setting to inf)
Warning 358: Unable to route between blocks at (4,4) and (63,11) to characterize delay (setting to inf)
Warning 359: Unable to route between blocks at (4,4) and (63,12) to characterize delay (setting to inf)
Warning 360: Unable to route between blocks at (4,4) and (63,13) to characterize delay (setting to inf)
Warning 361: Unable to route between blocks at (4,4) and (63,14) to characterize delay (setting to inf)
Warning 362: Unable to route between blocks at (4,4) and (63,15) to characterize delay (setting to inf)
Warning 363: Unable to route between blocks at (4,4) and (63,16) to characterize delay (setting to inf)
Warning 364: Unable to route between blocks at (4,4) and (63,17) to characterize delay (setting to inf)
Warning 365: Unable to route between blocks at (4,4) and (63,18) to characterize delay (setting to inf)
Warning 366: Unable to route between blocks at (4,4) and (63,19) to characterize delay (setting to inf)
Warning 367: Unable to route between blocks at (4,4) and (63,20) to characterize delay (setting to inf)
Warning 368: Unable to route between blocks at (4,4) and (63,21) to characterize delay (setting to inf)
Warning 369: Unable to route between blocks at (4,4) and (63,22) to characterize delay (setting to inf)
Warning 370: Unable to route between blocks at (4,4) and (63,23) to characterize delay (setting to inf)
Warning 371: Unable to route between blocks at (4,4) and (63,24) to characterize delay (setting to inf)
Warning 372: Unable to route between blocks at (4,4) and (63,25) to characterize delay (setting to inf)
Warning 373: Unable to route between blocks at (4,4) and (63,26) to characterize delay (setting to inf)
Warning 374: Unable to route between blocks at (4,4) and (63,27) to characterize delay (setting to inf)
Warning 375: Unable to route between blocks at (4,4) and (63,28) to characterize delay (setting to inf)
Warning 376: Unable to route between blocks at (4,4) and (63,29) to characterize delay (setting to inf)
Warning 377: Unable to route between blocks at (4,4) and (63,30) to characterize delay (setting to inf)
Warning 378: Unable to route between blocks at (4,4) and (63,31) to characterize delay (setting to inf)
Warning 379: Unable to route between blocks at (4,4) and (63,32) to characterize delay (setting to inf)
Warning 380: Unable to route between blocks at (4,4) and (63,33) to characterize delay (setting to inf)
Warning 381: Unable to route between blocks at (4,4) and (63,34) to characterize delay (setting to inf)
Warning 382: Unable to route between blocks at (4,4) and (63,35) to characterize delay (setting to inf)
Warning 383: Unable to route between blocks at (4,4) and (63,36) to characterize delay (setting to inf)
Warning 384: Unable to route between blocks at (4,4) and (63,37) to characterize delay (setting to inf)
Warning 385: Unable to route between blocks at (4,4) and (63,38) to characterize delay (setting to inf)
Warning 386: Unable to route between blocks at (4,4) and (63,39) to characterize delay (setting to inf)
Warning 387: Unable to route between blocks at (4,4) and (63,40) to characterize delay (setting to inf)
Warning 388: Unable to route between blocks at (4,4) and (63,41) to characterize delay (setting to inf)
Warning 389: Unable to route between blocks at (4,4) and (63,42) to characterize delay (setting to inf)
Warning 390: Unable to route between blocks at (4,4) and (63,43) to characterize delay (setting to inf)
Warning 391: Unable to route between blocks at (4,4) and (63,44) to characterize delay (setting to inf)
Warning 392: Unable to route between blocks at (4,4) and (63,45) to characterize delay (setting to inf)
Warning 393: Unable to route between blocks at (60,42) and (0,0) to characterize delay (setting to inf)
Warning 394: Unable to route between blocks at (60,42) and (0,1) to characterize delay (setting to inf)
Warning 395: Unable to route between blocks at (60,42) and (0,2) to characterize delay (setting to inf)
Warning 396: Unable to route between blocks at (60,42) and (0,3) to characterize delay (setting to inf)
Warning 397: Unable to route between blocks at (60,42) and (0,4) to characterize delay (setting to inf)
Warning 398: Unable to route between blocks at (60,42) and (0,5) to characterize delay (setting to inf)
Warning 399: Unable to route between blocks at (60,42) and (0,6) to characterize delay (setting to inf)
Warning 400: Unable to route between blocks at (60,42) and (0,7) to characterize delay (setting to inf)
Warning 401: Unable to route between blocks at (60,42) and (0,8) to characterize delay (setting to inf)
Warning 402: Unable to route between blocks at (60,42) and (0,9) to characterize delay (setting to inf)
Warning 403: Unable to route between blocks at (60,42) and (0,10) to characterize delay (setting to inf)
Warning 404: Unable to route between blocks at (60,42) and (0,11) to characterize delay (setting to inf)
Warning 405: Unable to route between blocks at (60,42) and (0,12) to characterize delay (setting to inf)
Warning 406: Unable to route between blocks at (60,42) and (0,13) to characterize delay (setting to inf)
Warning 407: Unable to route between blocks at (60,42) and (0,14) to characterize delay (setting to inf)
Warning 408: Unable to route between blocks at (60,42) and (0,15) to characterize delay (setting to inf)
Warning 409: Unable to route between blocks at (60,42) and (0,16) to characterize delay (setting to inf)
Warning 410: Unable to route between blocks at (60,42) and (0,17) to characterize delay (setting to inf)
Warning 411: Unable to route between blocks at (60,42) and (0,18) to characterize delay (setting to inf)
Warning 412: Unable to route between blocks at (60,42) and (0,19) to characterize delay (setting to inf)
Warning 413: Unable to route between blocks at (60,42) and (0,20) to characterize delay (setting to inf)
Warning 414: Unable to route between blocks at (60,42) and (0,21) to characterize delay (setting to inf)
Warning 415: Unable to route between blocks at (60,42) and (0,22) to characterize delay (setting to inf)
Warning 416: Unable to route between blocks at (60,42) and (0,23) to characterize delay (setting to inf)
Warning 417: Unable to route between blocks at (60,42) and (0,24) to characterize delay (setting to inf)
Warning 418: Unable to route between blocks at (60,42) and (0,25) to characterize delay (setting to inf)
Warning 419: Unable to route between blocks at (60,42) and (0,26) to characterize delay (setting to inf)
Warning 420: Unable to route between blocks at (60,42) and (0,27) to characterize delay (setting to inf)
Warning 421: Unable to route between blocks at (60,42) and (0,28) to characterize delay (setting to inf)
Warning 422: Unable to route between blocks at (60,42) and (0,29) to characterize delay (setting to inf)
Warning 423: Unable to route between blocks at (60,42) and (0,30) to characterize delay (setting to inf)
Warning 424: Unable to route between blocks at (60,42) and (0,31) to characterize delay (setting to inf)
Warning 425: Unable to route between blocks at (60,42) and (0,32) to characterize delay (setting to inf)
Warning 426: Unable to route between blocks at (60,42) and (0,33) to characterize delay (setting to inf)
Warning 427: Unable to route between blocks at (60,42) and (0,34) to characterize delay (setting to inf)
Warning 428: Unable to route between blocks at (60,42) and (0,35) to characterize delay (setting to inf)
Warning 429: Unable to route between blocks at (60,42) and (0,36) to characterize delay (setting to inf)
Warning 430: Unable to route between blocks at (60,42) and (0,37) to characterize delay (setting to inf)
Warning 431: Unable to route between blocks at (60,42) and (0,38) to characterize delay (setting to inf)
Warning 432: Unable to route between blocks at (60,42) and (0,39) to characterize delay (setting to inf)
Warning 433: Unable to route between blocks at (60,42) and (0,40) to characterize delay (setting to inf)
Warning 434: Unable to route between blocks at (60,42) and (0,41) to characterize delay (setting to inf)
Warning 435: Unable to route between blocks at (60,42) and (0,42) to characterize delay (setting to inf)
Warning 436: Unable to route between blocks at (60,42) and (1,0) to characterize delay (setting to inf)
Warning 437: Unable to route between blocks at (60,42) and (2,0) to characterize delay (setting to inf)
Warning 438: Unable to route between blocks at (60,42) and (3,0) to characterize delay (setting to inf)
Warning 439: Unable to route between blocks at (60,42) and (4,0) to characterize delay (setting to inf)
Warning 440: Unable to route between blocks at (60,42) and (5,0) to characterize delay (setting to inf)
Warning 441: Unable to route between blocks at (60,42) and (6,0) to characterize delay (setting to inf)
Warning 442: Unable to route between blocks at (60,42) and (7,0) to characterize delay (setting to inf)
Warning 443: Unable to route between blocks at (60,42) and (8,0) to characterize delay (setting to inf)
Warning 444: Unable to route between blocks at (60,42) and (9,0) to characterize delay (setting to inf)
Warning 445: Unable to route between blocks at (60,42) and (10,0) to characterize delay (setting to inf)
Warning 446: Unable to route between blocks at (60,42) and (11,0) to characterize delay (setting to inf)
Warning 447: Unable to route between blocks at (60,42) and (12,0) to characterize delay (setting to inf)
Warning 448: Unable to route between blocks at (60,42) and (13,0) to characterize delay (setting to inf)
Warning 449: Unable to route between blocks at (60,42) and (14,0) to characterize delay (setting to inf)
Warning 450: Unable to route between blocks at (60,42) and (15,0) to characterize delay (setting to inf)
Warning 451: Unable to route between blocks at (60,42) and (16,0) to characterize delay (setting to inf)
Warning 452: Unable to route between blocks at (60,42) and (17,0) to characterize delay (setting to inf)
Warning 453: Unable to route between blocks at (60,42) and (18,0) to characterize delay (setting to inf)
Warning 454: Unable to route between blocks at (60,42) and (19,0) to characterize delay (setting to inf)
Warning 455: Unable to route between blocks at (60,42) and (20,0) to characterize delay (setting to inf)
Warning 456: Unable to route between blocks at (60,42) and (21,0) to characterize delay (setting to inf)
Warning 457: Unable to route between blocks at (60,42) and (22,0) to characterize delay (setting to inf)
Warning 458: Unable to route between blocks at (60,42) and (23,0) to characterize delay (setting to inf)
Warning 459: Unable to route between blocks at (60,42) and (24,0) to characterize delay (setting to inf)
Warning 460: Unable to route between blocks at (60,42) and (25,0) to characterize delay (setting to inf)
Warning 461: Unable to route between blocks at (60,42) and (26,0) to characterize delay (setting to inf)
Warning 462: Unable to route between blocks at (60,42) and (27,0) to characterize delay (setting to inf)
Warning 463: Unable to route between blocks at (60,42) and (28,0) to characterize delay (setting to inf)
Warning 464: Unable to route between blocks at (60,42) and (29,0) to characterize delay (setting to inf)
Warning 465: Unable to route between blocks at (60,42) and (30,0) to characterize delay (setting to inf)
Warning 466: Unable to route between blocks at (60,42) and (31,0) to characterize delay (setting to inf)
Warning 467: Unable to route between blocks at (60,42) and (32,0) to characterize delay (setting to inf)
Warning 468: Unable to route between blocks at (60,42) and (33,0) to characterize delay (setting to inf)
Warning 469: Unable to route between blocks at (60,42) and (34,0) to characterize delay (setting to inf)
Warning 470: Unable to route between blocks at (60,42) and (35,0) to characterize delay (setting to inf)
Warning 471: Unable to route between blocks at (60,42) and (36,0) to characterize delay (setting to inf)
Warning 472: Unable to route between blocks at (60,42) and (37,0) to characterize delay (setting to inf)
Warning 473: Unable to route between blocks at (60,42) and (38,0) to characterize delay (setting to inf)
Warning 474: Unable to route between blocks at (60,42) and (39,0) to characterize delay (setting to inf)
Warning 475: Unable to route between blocks at (60,42) and (40,0) to characterize delay (setting to inf)
Warning 476: Unable to route between blocks at (60,42) and (41,0) to characterize delay (setting to inf)
Warning 477: Unable to route between blocks at (60,42) and (42,0) to characterize delay (setting to inf)
Warning 478: Unable to route between blocks at (60,42) and (43,0) to characterize delay (setting to inf)
Warning 479: Unable to route between blocks at (60,42) and (44,0) to characterize delay (setting to inf)
Warning 480: Unable to route between blocks at (60,42) and (45,0) to characterize delay (setting to inf)
Warning 481: Unable to route between blocks at (60,42) and (46,0) to characterize delay (setting to inf)
Warning 482: Unable to route between blocks at (60,42) and (47,0) to characterize delay (setting to inf)
Warning 483: Unable to route between blocks at (60,42) and (48,0) to characterize delay (setting to inf)
Warning 484: Unable to route between blocks at (60,42) and (49,0) to characterize delay (setting to inf)
Warning 485: Unable to route between blocks at (60,42) and (50,0) to characterize delay (setting to inf)
Warning 486: Unable to route between blocks at (60,42) and (51,0) to characterize delay (setting to inf)
Warning 487: Unable to route between blocks at (60,42) and (52,0) to characterize delay (setting to inf)
Warning 488: Unable to route between blocks at (60,42) and (53,0) to characterize delay (setting to inf)
Warning 489: Unable to route between blocks at (60,42) and (54,0) to characterize delay (setting to inf)
Warning 490: Unable to route between blocks at (60,42) and (55,0) to characterize delay (setting to inf)
Warning 491: Unable to route between blocks at (60,42) and (56,0) to characterize delay (setting to inf)
Warning 492: Unable to route between blocks at (60,42) and (57,0) to characterize delay (setting to inf)
Warning 493: Unable to route between blocks at (60,42) and (58,0) to characterize delay (setting to inf)
Warning 494: Unable to route between blocks at (60,42) and (59,0) to characterize delay (setting to inf)
Warning 495: Unable to route between blocks at (60,42) and (60,0) to characterize delay (setting to inf)
Warning 496: Unable to route between blocks at (60,4) and (0,4) to characterize delay (setting to inf)
Warning 497: Unable to route between blocks at (60,4) and (0,5) to characterize delay (setting to inf)
Warning 498: Unable to route between blocks at (60,4) and (0,6) to characterize delay (setting to inf)
Warning 499: Unable to route between blocks at (60,4) and (0,7) to characterize delay (setting to inf)
Warning 500: Unable to route between blocks at (60,4) and (0,8) to characterize delay (setting to inf)
Warning 501: Unable to route between blocks at (60,4) and (0,9) to characterize delay (setting to inf)
Warning 502: Unable to route between blocks at (60,4) and (0,10) to characterize delay (setting to inf)
Warning 503: Unable to route between blocks at (60,4) and (0,11) to characterize delay (setting to inf)
Warning 504: Unable to route between blocks at (60,4) and (0,12) to characterize delay (setting to inf)
Warning 505: Unable to route between blocks at (60,4) and (0,13) to characterize delay (setting to inf)
Warning 506: Unable to route between blocks at (60,4) and (0,14) to characterize delay (setting to inf)
Warning 507: Unable to route between blocks at (60,4) and (0,15) to characterize delay (setting to inf)
Warning 508: Unable to route between blocks at (60,4) and (0,16) to characterize delay (setting to inf)
Warning 509: Unable to route between blocks at (60,4) and (0,17) to characterize delay (setting to inf)
Warning 510: Unable to route between blocks at (60,4) and (0,18) to characterize delay (setting to inf)
Warning 511: Unable to route between blocks at (60,4) and (0,19) to characterize delay (setting to inf)
Warning 512: Unable to route between blocks at (60,4) and (0,20) to characterize delay (setting to inf)
Warning 513: Unable to route between blocks at (60,4) and (0,21) to characterize delay (setting to inf)
Warning 514: Unable to route between blocks at (60,4) and (0,22) to characterize delay (setting to inf)
Warning 515: Unable to route between blocks at (60,4) and (0,23) to characterize delay (setting to inf)
Warning 516: Unable to route between blocks at (60,4) and (0,24) to characterize delay (setting to inf)
Warning 517: Unable to route between blocks at (60,4) and (0,25) to characterize delay (setting to inf)
Warning 518: Unable to route between blocks at (60,4) and (0,26) to characterize delay (setting to inf)
Warning 519: Unable to route between blocks at (60,4) and (0,27) to characterize delay (setting to inf)
Warning 520: Unable to route between blocks at (60,4) and (0,28) to characterize delay (setting to inf)
Warning 521: Unable to route between blocks at (60,4) and (0,29) to characterize delay (setting to inf)
Warning 522: Unable to route between blocks at (60,4) and (0,30) to characterize delay (setting to inf)
Warning 523: Unable to route between blocks at (60,4) and (0,31) to characterize delay (setting to inf)
Warning 524: Unable to route between blocks at (60,4) and (0,32) to characterize delay (setting to inf)
Warning 525: Unable to route between blocks at (60,4) and (0,33) to characterize delay (setting to inf)
Warning 526: Unable to route between blocks at (60,4) and (0,34) to characterize delay (setting to inf)
Warning 527: Unable to route between blocks at (60,4) and (0,35) to characterize delay (setting to inf)
Warning 528: Unable to route between blocks at (60,4) and (0,36) to characterize delay (setting to inf)
Warning 529: Unable to route between blocks at (60,4) and (0,37) to characterize delay (setting to inf)
Warning 530: Unable to route between blocks at (60,4) and (0,38) to characterize delay (setting to inf)
Warning 531: Unable to route between blocks at (60,4) and (0,39) to characterize delay (setting to inf)
Warning 532: Unable to route between blocks at (60,4) and (0,40) to characterize delay (setting to inf)
Warning 533: Unable to route between blocks at (60,4) and (0,41) to characterize delay (setting to inf)
Warning 534: Unable to route between blocks at (60,4) and (0,42) to characterize delay (setting to inf)
Warning 535: Unable to route between blocks at (60,4) and (0,43) to characterize delay (setting to inf)
Warning 536: Unable to route between blocks at (60,4) and (0,44) to characterize delay (setting to inf)
Warning 537: Unable to route between blocks at (60,4) and (0,45) to characterize delay (setting to inf)
Warning 538: Unable to route between blocks at (60,4) and (1,45) to characterize delay (setting to inf)
Warning 539: Unable to route between blocks at (60,4) and (2,45) to characterize delay (setting to inf)
Warning 540: Unable to route between blocks at (60,4) and (3,45) to characterize delay (setting to inf)
Warning 541: Unable to route between blocks at (60,4) and (4,45) to characterize delay (setting to inf)
Warning 542: Unable to route between blocks at (60,4) and (5,45) to characterize delay (setting to inf)
Warning 543: Unable to route between blocks at (60,4) and (6,45) to characterize delay (setting to inf)
Warning 544: Unable to route between blocks at (60,4) and (7,45) to characterize delay (setting to inf)
Warning 545: Unable to route between blocks at (60,4) and (8,45) to characterize delay (setting to inf)
Warning 546: Unable to route between blocks at (60,4) and (9,45) to characterize delay (setting to inf)
Warning 547: Unable to route between blocks at (60,4) and (10,45) to characterize delay (setting to inf)
Warning 548: Unable to route between blocks at (60,4) and (11,45) to characterize delay (setting to inf)
Warning 549: Unable to route between blocks at (60,4) and (12,45) to characterize delay (setting to inf)
Warning 550: Unable to route between blocks at (60,4) and (13,45) to characterize delay (setting to inf)
Warning 551: Unable to route between blocks at (60,4) and (14,45) to characterize delay (setting to inf)
Warning 552: Unable to route between blocks at (60,4) and (15,45) to characterize delay (setting to inf)
Warning 553: Unable to route between blocks at (60,4) and (16,45) to characterize delay (setting to inf)
Warning 554: Unable to route between blocks at (60,4) and (17,45) to characterize delay (setting to inf)
Warning 555: Unable to route between blocks at (60,4) and (18,45) to characterize delay (setting to inf)
Warning 556: Unable to route between blocks at (60,4) and (19,45) to characterize delay (setting to inf)
Warning 557: Unable to route between blocks at (60,4) and (20,45) to characterize delay (setting to inf)
Warning 558: Unable to route between blocks at (60,4) and (21,45) to characterize delay (setting to inf)
Warning 559: Unable to route between blocks at (60,4) and (22,45) to characterize delay (setting to inf)
Warning 560: Unable to route between blocks at (60,4) and (23,45) to characterize delay (setting to inf)
Warning 561: Unable to route between blocks at (60,4) and (24,45) to characterize delay (setting to inf)
Warning 562: Unable to route between blocks at (60,4) and (25,45) to characterize delay (setting to inf)
Warning 563: Unable to route between blocks at (60,4) and (26,45) to characterize delay (setting to inf)
Warning 564: Unable to route between blocks at (60,4) and (27,45) to characterize delay (setting to inf)
Warning 565: Unable to route between blocks at (60,4) and (28,45) to characterize delay (setting to inf)
Warning 566: Unable to route between blocks at (60,4) and (29,45) to characterize delay (setting to inf)
Warning 567: Unable to route between blocks at (60,4) and (30,45) to characterize delay (setting to inf)
Warning 568: Unable to route between blocks at (60,4) and (31,45) to characterize delay (setting to inf)
Warning 569: Unable to route between blocks at (60,4) and (32,45) to characterize delay (setting to inf)
Warning 570: Unable to route between blocks at (60,4) and (33,45) to characterize delay (setting to inf)
Warning 571: Unable to route between blocks at (60,4) and (34,45) to characterize delay (setting to inf)
Warning 572: Unable to route between blocks at (60,4) and (35,45) to characterize delay (setting to inf)
Warning 573: Unable to route between blocks at (60,4) and (36,45) to characterize delay (setting to inf)
Warning 574: Unable to route between blocks at (60,4) and (37,45) to characterize delay (setting to inf)
Warning 575: Unable to route between blocks at (60,4) and (38,45) to characterize delay (setting to inf)
Warning 576: Unable to route between blocks at (60,4) and (39,45) to characterize delay (setting to inf)
Warning 577: Unable to route between blocks at (60,4) and (40,45) to characterize delay (setting to inf)
Warning 578: Unable to route between blocks at (60,4) and (41,45) to characterize delay (setting to inf)
Warning 579: Unable to route between blocks at (60,4) and (42,45) to characterize delay (setting to inf)
Warning 580: Unable to route between blocks at (60,4) and (43,45) to characterize delay (setting to inf)
Warning 581: Unable to route between blocks at (60,4) and (44,45) to characterize delay (setting to inf)
Warning 582: Unable to route between blocks at (60,4) and (45,45) to characterize delay (setting to inf)
Warning 583: Unable to route between blocks at (60,4) and (46,45) to characterize delay (setting to inf)
Warning 584: Unable to route between blocks at (60,4) and (47,45) to characterize delay (setting to inf)
Warning 585: Unable to route between blocks at (60,4) and (48,45) to characterize delay (setting to inf)
Warning 586: Unable to route between blocks at (60,4) and (49,45) to characterize delay (setting to inf)
Warning 587: Unable to route between blocks at (60,4) and (50,45) to characterize delay (setting to inf)
Warning 588: Unable to route between blocks at (60,4) and (51,45) to characterize delay (setting to inf)
Warning 589: Unable to route between blocks at (60,4) and (52,45) to characterize delay (setting to inf)
Warning 590: Unable to route between blocks at (60,4) and (53,45) to characterize delay (setting to inf)
Warning 591: Unable to route between blocks at (60,4) and (54,45) to characterize delay (setting to inf)
Warning 592: Unable to route between blocks at (60,4) and (55,45) to characterize delay (setting to inf)
Warning 593: Unable to route between blocks at (60,4) and (56,45) to characterize delay (setting to inf)
Warning 594: Unable to route between blocks at (60,4) and (57,45) to characterize delay (setting to inf)
Warning 595: Unable to route between blocks at (60,4) and (58,45) to characterize delay (setting to inf)
Warning 596: Unable to route between blocks at (60,4) and (59,45) to characterize delay (setting to inf)
Warning 597: Unable to route between blocks at (60,4) and (60,45) to characterize delay (setting to inf)
Warning 598: Unable to route between blocks at (4,42) and (4,0) to characterize delay (setting to inf)
Warning 599: Unable to route between blocks at (4,42) and (5,0) to characterize delay (setting to inf)
Warning 600: Unable to route between blocks at (4,42) and (6,0) to characterize delay (setting to inf)
Warning 601: Unable to route between blocks at (4,42) and (7,0) to characterize delay (setting to inf)
Warning 602: Unable to route between blocks at (4,42) and (8,0) to characterize delay (setting to inf)
Warning 603: Unable to route between blocks at (4,42) and (9,0) to characterize delay (setting to inf)
Warning 604: Unable to route between blocks at (4,42) and (10,0) to characterize delay (setting to inf)
Warning 605: Unable to route between blocks at (4,42) and (11,0) to characterize delay (setting to inf)
Warning 606: Unable to route between blocks at (4,42) and (12,0) to characterize delay (setting to inf)
Warning 607: Unable to route between blocks at (4,42) and (13,0) to characterize delay (setting to inf)
Warning 608: Unable to route between blocks at (4,42) and (14,0) to characterize delay (setting to inf)
Warning 609: Unable to route between blocks at (4,42) and (15,0) to characterize delay (setting to inf)
Warning 610: Unable to route between blocks at (4,42) and (16,0) to characterize delay (setting to inf)
Warning 611: Unable to route between blocks at (4,42) and (17,0) to characterize delay (setting to inf)
Warning 612: Unable to route between blocks at (4,42) and (18,0) to characterize delay (setting to inf)
Warning 613: Unable to route between blocks at (4,42) and (19,0) to characterize delay (setting to inf)
Warning 614: Unable to route between blocks at (4,42) and (20,0) to characterize delay (setting to inf)
Warning 615: Unable to route between blocks at (4,42) and (21,0) to characterize delay (setting to inf)
Warning 616: Unable to route between blocks at (4,42) and (22,0) to characterize delay (setting to inf)
Warning 617: Unable to route between blocks at (4,42) and (23,0) to characterize delay (setting to inf)
Warning 618: Unable to route between blocks at (4,42) and (24,0) to characterize delay (setting to inf)
Warning 619: Unable to route between blocks at (4,42) and (25,0) to characterize delay (setting to inf)
Warning 620: Unable to route between blocks at (4,42) and (26,0) to characterize delay (setting to inf)
Warning 621: Unable to route between blocks at (4,42) and (27,0) to characterize delay (setting to inf)
Warning 622: Unable to route between blocks at (4,42) and (28,0) to characterize delay (setting to inf)
Warning 623: Unable to route between blocks at (4,42) and (29,0) to characterize delay (setting to inf)
Warning 624: Unable to route between blocks at (4,42) and (30,0) to characterize delay (setting to inf)
Warning 625: Unable to route between blocks at (4,42) and (31,0) to characterize delay (setting to inf)
Warning 626: Unable to route between blocks at (4,42) and (32,0) to characterize delay (setting to inf)
Warning 627: Unable to route between blocks at (4,42) and (33,0) to characterize delay (setting to inf)
Warning 628: Unable to route between blocks at (4,42) and (34,0) to characterize delay (setting to inf)
Warning 629: Unable to route between blocks at (4,42) and (35,0) to characterize delay (setting to inf)
Warning 630: Unable to route between blocks at (4,42) and (36,0) to characterize delay (setting to inf)
Warning 631: Unable to route between blocks at (4,42) and (37,0) to characterize delay (setting to inf)
Warning 632: Unable to route between blocks at (4,42) and (38,0) to characterize delay (setting to inf)
Warning 633: Unable to route between blocks at (4,42) and (39,0) to characterize delay (setting to inf)
Warning 634: Unable to route between blocks at (4,42) and (40,0) to characterize delay (setting to inf)
Warning 635: Unable to route between blocks at (4,42) and (41,0) to characterize delay (setting to inf)
Warning 636: Unable to route between blocks at (4,42) and (42,0) to characterize delay (setting to inf)
Warning 637: Unable to route between blocks at (4,42) and (43,0) to characterize delay (setting to inf)
Warning 638: Unable to route between blocks at (4,42) and (44,0) to characterize delay (setting to inf)
Warning 639: Unable to route between blocks at (4,42) and (45,0) to characterize delay (setting to inf)
Warning 640: Unable to route between blocks at (4,42) and (46,0) to characterize delay (setting to inf)
Warning 641: Unable to route between blocks at (4,42) and (47,0) to characterize delay (setting to inf)
Warning 642: Unable to route between blocks at (4,42) and (48,0) to characterize delay (setting to inf)
Warning 643: Unable to route between blocks at (4,42) and (49,0) to characterize delay (setting to inf)
Warning 644: Unable to route between blocks at (4,42) and (50,0) to characterize delay (setting to inf)
Warning 645: Unable to route between blocks at (4,42) and (51,0) to characterize delay (setting to inf)
Warning 646: Unable to route between blocks at (4,42) and (52,0) to characterize delay (setting to inf)
Warning 647: Unable to route between blocks at (4,42) and (53,0) to characterize delay (setting to inf)
Warning 648: Unable to route between blocks at (4,42) and (54,0) to characterize delay (setting to inf)
Warning 649: Unable to route between blocks at (4,42) and (55,0) to characterize delay (setting to inf)
Warning 650: Unable to route between blocks at (4,42) and (56,0) to characterize delay (setting to inf)
Warning 651: Unable to route between blocks at (4,42) and (57,0) to characterize delay (setting to inf)
Warning 652: Unable to route between blocks at (4,42) and (58,0) to characterize delay (setting to inf)
Warning 653: Unable to route between blocks at (4,42) and (59,0) to characterize delay (setting to inf)
Warning 654: Unable to route between blocks at (4,42) and (60,0) to characterize delay (setting to inf)
Warning 655: Unable to route between blocks at (4,42) and (61,0) to characterize delay (setting to inf)
Warning 656: Unable to route between blocks at (4,42) and (62,0) to characterize delay (setting to inf)
Warning 657: Unable to route between blocks at (4,42) and (63,0) to characterize delay (setting to inf)
Warning 658: Unable to route between blocks at (4,42) and (63,1) to characterize delay (setting to inf)
Warning 659: Unable to route between blocks at (4,42) and (63,2) to characterize delay (setting to inf)
Warning 660: Unable to route between blocks at (4,42) and (63,3) to characterize delay (setting to inf)
Warning 661: Unable to route between blocks at (4,42) and (63,4) to characterize delay (setting to inf)
Warning 662: Unable to route between blocks at (4,42) and (63,5) to characterize delay (setting to inf)
Warning 663: Unable to route between blocks at (4,42) and (63,6) to characterize delay (setting to inf)
Warning 664: Unable to route between blocks at (4,42) and (63,7) to characterize delay (setting to inf)
Warning 665: Unable to route between blocks at (4,42) and (63,8) to characterize delay (setting to inf)
Warning 666: Unable to route between blocks at (4,42) and (63,9) to characterize delay (setting to inf)
Warning 667: Unable to route between blocks at (4,42) and (63,10) to characterize delay (setting to inf)
Warning 668: Unable to route between blocks at (4,42) and (63,11) to characterize delay (setting to inf)
Warning 669: Unable to route between blocks at (4,42) and (63,12) to characterize delay (setting to inf)
Warning 670: Unable to route between blocks at (4,42) and (63,13) to characterize delay (setting to inf)
Warning 671: Unable to route between blocks at (4,42) and (63,14) to characterize delay (setting to inf)
Warning 672: Unable to route between blocks at (4,42) and (63,15) to characterize delay (setting to inf)
Warning 673: Unable to route between blocks at (4,42) and (63,16) to characterize delay (setting to inf)
Warning 674: Unable to route between blocks at (4,42) and (63,17) to characterize delay (setting to inf)
Warning 675: Unable to route between blocks at (4,42) and (63,18) to characterize delay (setting to inf)
Warning 676: Unable to route between blocks at (4,42) and (63,19) to characterize delay (setting to inf)
Warning 677: Unable to route between blocks at (4,42) and (63,20) to characterize delay (setting to inf)
Warning 678: Unable to route between blocks at (4,42) and (63,21) to characterize delay (setting to inf)
Warning 679: Unable to route between blocks at (4,42) and (63,22) to characterize delay (setting to inf)
Warning 680: Unable to route between blocks at (4,42) and (63,23) to characterize delay (setting to inf)
Warning 681: Unable to route between blocks at (4,42) and (63,24) to characterize delay (setting to inf)
Warning 682: Unable to route between blocks at (4,42) and (63,25) to characterize delay (setting to inf)
Warning 683: Unable to route between blocks at (4,42) and (63,26) to characterize delay (setting to inf)
Warning 684: Unable to route between blocks at (4,42) and (63,27) to characterize delay (setting to inf)
Warning 685: Unable to route between blocks at (4,42) and (63,28) to characterize delay (setting to inf)
Warning 686: Unable to route between blocks at (4,42) and (63,29) to characterize delay (setting to inf)
Warning 687: Unable to route between blocks at (4,42) and (63,30) to characterize delay (setting to inf)
Warning 688: Unable to route between blocks at (4,42) and (63,31) to characterize delay (setting to inf)
Warning 689: Unable to route between blocks at (4,42) and (63,32) to characterize delay (setting to inf)
Warning 690: Unable to route between blocks at (4,42) and (63,33) to characterize delay (setting to inf)
Warning 691: Unable to route between blocks at (4,42) and (63,34) to characterize delay (setting to inf)
Warning 692: Unable to route between blocks at (4,42) and (63,35) to characterize delay (setting to inf)
Warning 693: Unable to route between blocks at (4,42) and (63,36) to characterize delay (setting to inf)
Warning 694: Unable to route between blocks at (4,42) and (63,37) to characterize delay (setting to inf)
Warning 695: Unable to route between blocks at (4,42) and (63,38) to characterize delay (setting to inf)
Warning 696: Unable to route between blocks at (4,42) and (63,39) to characterize delay (setting to inf)
Warning 697: Unable to route between blocks at (4,42) and (63,40) to characterize delay (setting to inf)
Warning 698: Unable to route between blocks at (4,42) and (63,41) to characterize delay (setting to inf)
Warning 699: Unable to route between blocks at (4,42) and (63,42) to characterize delay (setting to inf)
## Computing delta delays took 33.41 seconds (max_rss 476.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 33.44 seconds (max_rss 476.8 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_pin_loc.place.

Successfully read constraints file add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_pin_loc.place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 476.8 MiB, delta_rss +0.0 MiB)

There are 91 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 3416

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 21.3505 td_cost: 7.89919e-08
Initial placement estimated Critical Path Delay (CPD): 3.78136 ns
Initial placement estimated setup Total Negative Slack (sTNS): -182.414 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -3.78136 ns

Initial placement estimated setup slack histogram:
[ -3.8e-09: -3.5e-09) 10 ( 12.3%) |*****************
[ -3.5e-09: -3.2e-09)  0 (  0.0%) |
[ -3.2e-09: -2.9e-09)  0 (  0.0%) |
[ -2.9e-09: -2.6e-09) 12 ( 14.8%) |********************
[ -2.6e-09: -2.3e-09) 29 ( 35.8%) |************************************************
[ -2.3e-09:   -2e-09) 14 ( 17.3%) |***********************
[   -2e-09: -1.7e-09)  0 (  0.0%) |
[ -1.7e-09: -1.4e-09)  0 (  0.0%) |
[ -1.4e-09: -1.1e-09)  0 (  0.0%) |
[ -1.1e-09: -7.7e-10) 16 ( 19.8%) |**************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 186
Warning 700: Starting t: 0 of 85 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 0.0e+00   1.000      21.35 7.8992e-08   3.781       -182   -3.781   0.000  0.0000   63.0     1.00       186  0.200
   2    0.0 0.0e+00   0.988      20.85 7.8992e-08   3.781       -182   -3.781   0.011  0.0002   63.0     1.00       372  0.950
## Placement Quench took 0.00 seconds (max_rss 476.8 MiB)
post-quench CPD = 3.78136 (ns) 

BB estimate of min-dist (placement) wire length: 3336

Completed placement consistency check successfully.

Swaps called: 457

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 3.78136 ns, Fmax: 264.455 MHz
Placement estimated setup Worst Negative Slack (sWNS): -3.78136 ns
Placement estimated setup Total Negative Slack (sTNS): -182.414 ns

Placement estimated setup slack histogram:
[ -3.8e-09: -3.5e-09) 10 ( 12.3%) |*****************
[ -3.5e-09: -3.2e-09)  0 (  0.0%) |
[ -3.2e-09: -2.9e-09)  0 (  0.0%) |
[ -2.9e-09: -2.6e-09) 12 ( 14.8%) |********************
[ -2.6e-09: -2.3e-09) 29 ( 35.8%) |************************************************
[ -2.3e-09:   -2e-09) 14 ( 17.3%) |***********************
[   -2e-09: -1.7e-09)  0 (  0.0%) |
[ -1.7e-09: -1.4e-09)  0 (  0.0%) |
[ -1.4e-09: -1.1e-09)  0 (  0.0%) |
[ -1.1e-09: -7.7e-10) 16 ( 19.8%) |**************************

Placement estimated geomean non-virtual intra-domain period: 3.78136 ns (264.455 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 3.78136 ns (264.455 MHz)

Placement cost: 0.98823, bb_cost: 20.8479, td_cost: 7.89919e-08, 

Placement resource usage:
  io  implemented as io_top : 44
  io  implemented as io_left: 39
  clb implemented as clb    : 1
  dsp implemented as dsp    : 1

Placement number of temperatures: 2
Placement total # of swap attempts: 457
	Swaps accepted:   2 ( 0.4 %)
	Swaps rejected: 162 (35.4 %)
	Swaps aborted: 293 (64.1 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                13.29            0.00            0.00           100.00       
                   Median                 15.09            0.00            0.00           100.00       
                   Centroid               15.32            0.00            0.00           100.00       
                   W. Centroid            16.22            0.00            0.00           100.00       

clb                Uniform                4.28             0.00            100.00         0.00         
                   Median                 0.45             0.00            100.00         0.00         
                   Centroid               2.70             16.67           83.33          0.00         
                   W. Centroid            4.28             0.00            100.00         0.00         
                   W. Median              3.15             0.00            0.00           100.00       

dsp                Uniform                2.48             0.00            100.00         0.00         
                   Median                 2.48             0.00            100.00         0.00         
                   Centroid               2.93             0.00            100.00         0.00         
                   W. Centroid            2.48             0.00            100.00         0.00         
                   W. Median              3.60             0.00            100.00         0.00         
                   Crit. Uniform          4.28             0.00            100.00         0.00         
                   Feasible Region        6.98             0.00            100.00         0.00         


Placement Quench timing analysis took 0.000174166 seconds (0.000157808 STA, 1.6358e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00328521 seconds (0.00319004 STA, 9.517e-05 slack) (4 full updates: 4 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.02 seconds (max_rss 476.8 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.00328521 seconds (0.00319004 STA, 9.517e-05 slack) (4 full updates: 4 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 74.79 seconds (max_rss 476.8 MiB)
Incr Slack updates 4 in 1.7896e-05 sec
Full Max Req/Worst Slack updates 1 in 8.119e-06 sec
Incr Max Req/Worst Slack updates 3 in 1.264e-05 sec
Incr Criticality updates 3 in 1.7192e-05 sec
Full Criticality updates 1 in 1.4533e-05 sec
INFO: PLC: Design add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 is placed
INFO: RTE: ##################################################
INFO: RTE: Routing for design: add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2
INFO: RTE: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/synthesis/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/placement/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/routing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.route --route
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/synthesis/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/placement/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/routing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 16.7 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/placement/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/routing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.03 seconds (max_rss 18.0 MiB, delta_rss +1.3 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/synthesis/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.9 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 19
Swept block(s)      : 1
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 86
    .input              :      45
    .output             :      38
    0-LUT               :       2
    RS_DSP_MULTADD_REGIN:       1
  Nets  : 85
    Avg Fanout:     1.1
    Max Fanout:    10.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 182
  Timing Graph Edges: 183
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 1 pins (0.5%), 1 blocks (1.2%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.3 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.05 seconds (max_rss 58.2 MiB, delta_rss +38.8 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 85
Netlist num_blocks: 85
Netlist EMPTY blocks: 0.
Netlist io blocks: 83.
Netlist clb blocks: 1.
Netlist dsp blocks: 1.
Netlist bram blocks: 0.
Netlist inputs pins: 45
Netlist output pins: 38

Pb types usage...
  io                        : 83
   io_output                : 38
    outpad                  : 38
   io_input                 : 45
    inpad                   : 45
  clb                       : 1
   clb_lr                   : 1
    fle                     : 1
     ble5                   : 2
      lut5                  : 2
       lut                  : 2
  dsp                       : 1
   dsp_lr                   : 1
    RS_DSP_MULTADD_REGIN    : 1

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		83	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		1	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		1	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.02 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 58.5 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 12.80 seconds (max_rss 476.8 MiB, delta_rss +418.3 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.33 seconds (max_rss 476.8 MiB, delta_rss +418.3 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/placement/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/placement/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.place.

# Load Placement took 0.03 seconds (max_rss 476.8 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 27.34 seconds (max_rss 476.8 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.08 seconds (max_rss 476.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 27.42 seconds (max_rss 476.8 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 11 ( 12.0%) |**************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4) 16 ( 17.4%) |********************
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7) 17 ( 18.5%) |*********************
[      0.7:      0.8) 38 ( 41.3%) |************************************************
[      0.8:      0.9)  0 (  0.0%) |
[      0.9:        1) 10 ( 10.9%) |*************
## Initializing router criticalities took 0.00 seconds (max_rss 476.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0  275468      84      91     116 ( 0.008%)    3733 ( 0.4%)    4.153     -206.4     -4.153      0.000      0.000      N/A
   2    0.1     0.5    0  172253      41      48      15 ( 0.001%)    3746 ( 0.4%)    4.153     -206.8     -4.153      0.000      0.000      N/A
   3    0.0     0.6    0   62044      19      24       6 ( 0.000%)    3757 ( 0.4%)    4.153     -207.2     -4.153      0.000      0.000      N/A
   4    0.0     0.8    0   51239       9      14       4 ( 0.000%)    3750 ( 0.4%)    4.153     -207.2     -4.153      0.000      0.000      N/A
   5    0.0     1.1    0   29714       7      12       5 ( 0.000%)    3754 ( 0.4%)    4.153     -207.2     -4.153      0.000      0.000      N/A
   6    0.0     1.4    0   27520       5       5       1 ( 0.000%)    3757 ( 0.4%)    4.153     -207.2     -4.153      0.000      0.000      N/A
   7    0.0     1.9    0   31836       2       2       1 ( 0.000%)    3757 ( 0.4%)    4.153     -207.2     -4.153      0.000      0.000      N/A
   8    0.0     2.4    0   15373       1       1       0 ( 0.000%)    3757 ( 0.4%)    4.153     -207.2     -4.153      0.000      0.000      N/A
Restoring best routing
Critical path: 4.15316 ns
Successfully routed after 8 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 11 ( 12.0%) |************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4) 16 ( 17.4%) |******************
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7) 12 ( 13.0%) |*************
[      0.7:      0.8) 43 ( 46.7%) |************************************************
[      0.8:      0.9)  0 (  0.0%) |
[      0.9:        1) 10 ( 10.9%) |***********
Router Stats: total_nets_routed: 168 total_connections_routed: 197 total_heap_pushes: 665447 total_heap_pops: 149908 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 665447 total_external_heap_pops: 149908 total_external_SOURCE_pushes: 197 total_external_SOURCE_pops: 181 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 197 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 197 total_external_SINK_pushes: 6155 total_external_SINK_pops: 6009 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 13348 total_external_IPIN_pops: 13204 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 197 total_external_OPIN_pops: 181 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 29 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 29 total_external_CHANX_pushes: 304861 total_external_CHANX_pops: 70481 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 57 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 57 total_external_CHANY_pushes: 340689 total_external_CHANY_pops: 59852 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 80 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 80 total_number_of_adding_all_rt: 525 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.33 seconds (max_rss 476.8 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.03 seconds (max_rss 476.8 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -15415630
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 85 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 476.8 MiB, delta_rss +0.0 MiB)
Found 77 mismatches between routing and packing results.
Fixed 50 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 85 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 476.8 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         83                               0.457831                     0.542169   
       clb          1                                      0                            2   
       dsp          1                                     54                           38   
      bram          0                                      0                            0   
Absorbed logical nets 0 out of 85 nets, 85 nets not absorbed.


Average number of bends per net: 13.8095  Maximum # of bends: 29

Number of global nets: 1
Number of routed nets (nonglobal): 84
Wire length results (in units of 1 clb segments)...
	Total wirelength: 3757, average net length: 44.7262
	Maximum net length: 85

Wire length results in terms of physical segments...
	Total wiring segments used: 1399, average wire segments per net: 16.6548
	Maximum segments used by a net: 31
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.1:      0.2)   50 (  0.9%) |
[        0:      0.1) 5620 ( 99.1%) |**********************************************
Maximum routing channel utilization:      0.18 at (48,43)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       0   0.000      160
                         4       1   0.062      160
                         5       2   0.094      160
                         6       1   0.062      160
                         7       5   0.375      160
                         8       6   0.531      160
                         9       6   0.562      160
                        10       4   0.328      160
                        11       3   0.281      160
                        12       2   0.359      160
                        13       4   0.234      160
                        14       2   0.141      160
                        15       2   0.141      160
                        16       5   0.406      160
                        17       6   0.594      160
                        18       3   0.516      160
                        19       3   0.547      160
                        20       5   0.594      160
                        21       3   0.438      160
                        22       2   0.281      160
                        23       4   0.500      160
                        24       6   0.453      160
                        25       5   0.547      160
                        26       5   0.609      160
                        27       3   0.547      160
                        28       4   0.766      160
                        29       5   0.703      160
                        30       6   0.688      160
                        31       5   0.922      160
                        32       6   1.219      160
                        33       7   1.500      160
                        34       6   1.281      160
                        35       6   0.953      160
                        36       6   0.766      160
                        37       9   0.625      160
                        38       5   0.734      160
                        39      10   1.203      160
                        40      12   1.297      160
                        41      28   2.953      160
                        42      25   3.719      160
                        43      29   4.344      160
                        44      20   1.984      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       9   2.783      160
                         2       6   1.761      160
                         3       7   1.500      160
                         4       4   1.022      160
                         5       5   1.239      160
                         6       5   0.783      160
                         7       4   0.891      160
                         8       3   0.587      160
                         9       5   0.522      160
                        10       2   0.457      160
                        11       2   0.326      160
                        12       2   0.457      160
                        13       3   0.370      160
                        14       3   0.326      160
                        15       2   0.457      160
                        16       2   0.457      160
                        17       2   0.326      160
                        18       2   0.304      160
                        19       2   0.283      160
                        20       4   0.522      160
                        21       3   0.435      160
                        22       4   0.522      160
                        23       4   0.522      160
                        24       3   0.674      160
                        25       6   0.935      160
                        26       6   0.761      160
                        27       4   0.913      160
                        28       4   0.783      160
                        29       4   0.500      160
                        30       7   0.978      160
                        31       8   1.087      160
                        32       4   0.478      160
                        33       8   0.870      160
                        34      13   1.674      160
                        35      36   2.587      160
                        36       3   0.217      160
                        37       5   0.217      160
                        38       6   0.174      160
                        39       4   0.217      160
                        40       6   0.304      160
                        41       5   0.196      160
                        42       5   0.174      160
                        43       2   0.087      160
                        44       9   0.391      160
                        45       6   0.239      160
                        46       1   0.043      160
                        47       3   0.087      160
                        48      18   0.739      160
                        49      16   0.587      160
                        50       1   0.022      160
                        51      16   0.391      160
                        52       0   0.000      160
                        53       0   0.000      160
                        54       0   0.000      160
                        55       0   0.000      160
                        56       0   0.000      160
                        57       0   0.000      160
                        58       0   0.000      160
                        59       0   0.000      160
                        60       0   0.000      160
                        61       0   0.000      160
                        62       0   0.000      160

Total tracks in x-direction: 7200, in y-direction: 10080

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.7908e+08
	Total used logic block area: 601894

Routing area (in minimum width transistor areas)...
	Total routing area: 3.68034e+07, per logic tile: 12501.2

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1  89280
                                                      Y      1  88704
                                                      X      4  93600
                                                      Y      4  94752

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00246
                                             4      0.0054

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00428
                                             4      0.0031

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1         0.00337
                             L4         0.00424

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0     0.00337
                             L4    1     0.00424

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  6.8e-10:    1e-09) 16 ( 19.8%) |********************
[    1e-09:  1.3e-09)  0 (  0.0%) |
[  1.3e-09:  1.6e-09)  0 (  0.0%) |
[  1.6e-09:  1.9e-09)  0 (  0.0%) |
[  1.9e-09:  2.3e-09)  0 (  0.0%) |
[  2.3e-09:  2.6e-09) 38 ( 46.9%) |************************************************
[  2.6e-09:  2.9e-09) 17 ( 21.0%) |*********************
[  2.9e-09:  3.2e-09)  0 (  0.0%) |
[  3.2e-09:  3.5e-09)  0 (  0.0%) |
[  3.5e-09:  3.8e-09) 10 ( 12.3%) |*************

Final critical path delay (least slack): 4.15316 ns, Fmax: 240.78 MHz
Final setup Worst Negative Slack (sWNS): -4.15316 ns
Final setup Total Negative Slack (sTNS): -207.216 ns

Final setup slack histogram:
[ -4.2e-09: -3.8e-09) 10 ( 12.3%) |************
[ -3.8e-09: -3.5e-09)  0 (  0.0%) |
[ -3.5e-09: -3.2e-09)  0 (  0.0%) |
[ -3.2e-09: -2.8e-09) 13 ( 16.0%) |****************
[ -2.8e-09: -2.5e-09) 39 ( 48.1%) |************************************************
[ -2.5e-09: -2.2e-09)  3 (  3.7%) |****
[ -2.2e-09: -1.8e-09)  0 (  0.0%) |
[ -1.8e-09: -1.5e-09)  0 (  0.0%) |
[ -1.5e-09: -1.2e-09)  0 (  0.0%) |
[ -1.2e-09: -8.3e-10) 16 ( 19.8%) |********************

Final geomean non-virtual intra-domain period: 4.15316 ns (240.78 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 4.15316 ns (240.78 MHz)

Writing Implementation Netlist: add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synthesis.v
Writing Implementation Netlist: add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synthesis.blif
Writing Implementation SDF    : add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synthesis.sdf
Incr Slack updates 1 in 6.875e-06 sec
Full Max Req/Worst Slack updates 1 in 4.933e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.1499e-05 sec
Flow timing analysis took 0.00628364 seconds (0.00574367 STA, 0.000539976 slack) (10 full updates: 0 setup, 0 hold, 10 combined).
VPR succeeded
The entire flow of VPR took 41.76 seconds (max_rss 476.8 MiB)
Incr Slack updates 9 in 4.35e-05 sec
Full Max Req/Worst Slack updates 1 in 5.981e-06 sec
Incr Max Req/Worst Slack updates 8 in 6.6352e-05 sec
Incr Criticality updates 7 in 5.2544e-05 sec
Full Criticality updates 2 in 2.8557e-05 sec
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/finalize  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/routing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/routing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synthesis.v_
INFO: RTE: Design add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 is routed
INFO: SPR: ##################################################
INFO: SPR: Post-PnR simulation for design: add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2
INFO: SPR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --trace-fst  -DPNR=1 --timing --build --main --exe --top-module co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./sim/co_sim_tb +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./sim/co_sim_tb/co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/routing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_route.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./sim/co_sim_tb/co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:236:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                                                                                                                            : ... Suggest add newline.
  236 | endmodule
      |          ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.015
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-EOFNEWLINE: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:1019:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                                                                         : ... Suggest add newline.
 1019 | endmodule
      |          ^
%Warning-PINCONNECTEMPTY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/routing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_route.v:919:10: Cell pin connected by name with empty reference: 'dly_b'
  919 |         .dly_b(),
      |          ^~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:312:4: Cell pin connected by name with empty reference: 'RDATA_A1'
  312 |   .RDATA_A1(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:313:4: Cell pin connected by name with empty reference: 'RPARITY_A1'
  313 |   .RPARITY_A1(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:331:4: Cell pin connected by name with empty reference: 'RDATA_A2'
  331 |   .RDATA_A2(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:332:4: Cell pin connected by name with empty reference: 'RPARITY_A2'
  332 |   .RPARITY_A2(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:195:6: Cell pin connected by name with empty reference: 'RDATA_A'
  195 |     .RDATA_A(),  
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:196:6: Cell pin connected by name with empty reference: 'RPARITY_A'
  196 |     .RPARITY_A(),  
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v:173:4: Cell pin connected by name with empty reference: 'full'
  173 |   .full(),
      |    ^~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'RESET2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'WR_CLK2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'RD_CLK2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'WR_EN2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'RD_EN2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'WR_DATA2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'RD_DATA2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'EMPTY2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'FULL2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'ALMOST_EMPTY2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'ALMOST_FULL2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'PROG_EMPTY2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'PROG_FULL2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'OVERFLOW2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'UNDERFLOW2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'WEN_A1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'WEN_B1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'REN_A1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'REN_B1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'CLK_A1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'CLK_B1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'BE_A1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'BE_B1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'ADDR_A1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'ADDR_B1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'WDATA_A1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'WPARITY_A1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'WDATA_B1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'WPARITY_B1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'RDATA_A1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'RPARITY_A1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'RDATA_B1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'RPARITY_B1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'WEN_A2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'WEN_B2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'REN_A2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'REN_B2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'CLK_A2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'CLK_B2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'BE_A2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'BE_B2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'ADDR_A2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'ADDR_B2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'WDATA_A2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'WPARITY_A2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'WDATA_B2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'WPARITY_B2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'RDATA_A2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'RPARITY_A2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'RDATA_B2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'RPARITY_B2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'RESET1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'WR_CLK1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'RD_CLK1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'WR_EN1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'RD_EN1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'WR_DATA1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'RD_DATA1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'EMPTY1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'FULL1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'ALMOST_EMPTY1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'ALMOST_FULL1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'PROG_EMPTY1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'PROG_FULL1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'OVERFLOW1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'UNDERFLOW1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'ACC_FIR'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'DLY_B'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'CLK'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'RESET'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'LOAD_ACC'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'SATURATE'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'SHIFT_RIGHT'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'ROUND'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'SUBTRACT'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'DLY_B1'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'DLY_B2'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'CLK'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'RESET'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'ACC_FIR'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'LOAD_ACC'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'SATURATE'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'SHIFT_RIGHT'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'ROUND'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'SUBTRACT'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:103:11: Cell has missing pin: 'ACC_FIR'
  103 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:103:11: Cell has missing pin: 'DLY_B'
  103 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:103:11: Cell has missing pin: 'LOAD_ACC'
  103 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:103:11: Cell has missing pin: 'SATURATE'
  103 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:103:11: Cell has missing pin: 'SHIFT_RIGHT'
  103 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:103:11: Cell has missing pin: 'ROUND'
  103 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:103:11: Cell has missing pin: 'SUBTRACT'
  103 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:126:11: Cell has missing pin: 'DLY_B1'
  126 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:126:11: Cell has missing pin: 'DLY_B2'
  126 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:126:11: Cell has missing pin: 'ACC_FIR'
  126 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:126:11: Cell has missing pin: 'LOAD_ACC'
  126 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:126:11: Cell has missing pin: 'SATURATE'
  126 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:126:11: Cell has missing pin: 'SHIFT_RIGHT'
  126 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:126:11: Cell has missing pin: 'ROUND'
  126 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:126:11: Cell has missing pin: 'SUBTRACT'
  126 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:175:11: Cell has missing pin: 'ACC_FIR'
  175 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:175:11: Cell has missing pin: 'DLY_B'
  175 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:175:11: Cell has missing pin: 'LOAD_ACC'
  175 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:175:11: Cell has missing pin: 'SATURATE'
  175 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:175:11: Cell has missing pin: 'SHIFT_RIGHT'
  175 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:175:11: Cell has missing pin: 'ROUND'
  175 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:175:11: Cell has missing pin: 'SUBTRACT'
  175 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:198:11: Cell has missing pin: 'DLY_B1'
  198 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:198:11: Cell has missing pin: 'DLY_B2'
  198 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:198:11: Cell has missing pin: 'ACC_FIR'
  198 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:198:11: Cell has missing pin: 'LOAD_ACC'
  198 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:198:11: Cell has missing pin: 'SATURATE'
  198 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:198:11: Cell has missing pin: 'SHIFT_RIGHT'
  198 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:198:11: Cell has missing pin: 'ROUND'
  198 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:198:11: Cell has missing pin: 'SUBTRACT'
  198 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:248:11: Cell has missing pin: 'ACC_FIR'
  248 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:248:11: Cell has missing pin: 'DLY_B'
  248 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:248:11: Cell has missing pin: 'LOAD_ACC'
  248 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:248:11: Cell has missing pin: 'SATURATE'
  248 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:248:11: Cell has missing pin: 'SHIFT_RIGHT'
  248 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:248:11: Cell has missing pin: 'ROUND'
  248 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:248:11: Cell has missing pin: 'SUBTRACT'
  248 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:271:11: Cell has missing pin: 'DLY_B1'
  271 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:271:11: Cell has missing pin: 'DLY_B2'
  271 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:271:11: Cell has missing pin: 'ACC_FIR'
  271 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:271:11: Cell has missing pin: 'LOAD_ACC'
  271 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:271:11: Cell has missing pin: 'SATURATE'
  271 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:271:11: Cell has missing pin: 'SHIFT_RIGHT'
  271 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:271:11: Cell has missing pin: 'ROUND'
  271 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:271:11: Cell has missing pin: 'SUBTRACT'
  271 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:706:11: Cell has missing pin: 'ACC_FIR'
  706 |         ) DSP38_MULTACC (
      |           ^~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:706:11: Cell has missing pin: 'DLY_B'
  706 |         ) DSP38_MULTACC (
      |           ^~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:734:11: Cell has missing pin: 'DLY_B1'
  734 |         ) DSP19X2_MULTACC (
      |           ^~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:734:11: Cell has missing pin: 'DLY_B2'
  734 |         ) DSP19X2_MULTACC (
      |           ^~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:734:11: Cell has missing pin: 'ACC_FIR'
  734 |         ) DSP19X2_MULTACC (
      |           ^~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:794:11: Cell has missing pin: 'ACC_FIR'
  794 |         ) DSP38_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:794:11: Cell has missing pin: 'DLY_B'
  794 |         ) DSP38_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:822:11: Cell has missing pin: 'DLY_B1'
  822 |         ) DSP19X2_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:822:11: Cell has missing pin: 'DLY_B2'
  822 |         ) DSP19X2_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:822:11: Cell has missing pin: 'ACC_FIR'
  822 |         ) DSP19X2_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:882:11: Cell has missing pin: 'ACC_FIR'
  882 |         ) DSP38_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:882:11: Cell has missing pin: 'DLY_B'
  882 |         ) DSP38_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:910:11: Cell has missing pin: 'DLY_B1'
  910 |         ) DSP19X2_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:910:11: Cell has missing pin: 'DLY_B2'
  910 |         ) DSP19X2_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:910:11: Cell has missing pin: 'ACC_FIR'
  910 |         ) DSP19X2_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:970:11: Cell has missing pin: 'ACC_FIR'
  970 |         ) DSP38_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:970:11: Cell has missing pin: 'DLY_B'
  970 |         ) DSP38_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:998:11: Cell has missing pin: 'DLY_B1'
  998 |         ) DSP19X2_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:998:11: Cell has missing pin: 'DLY_B2'
  998 |         ) DSP19X2_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:998:11: Cell has missing pin: 'ACC_FIR'
  998 |         ) DSP19X2_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:26:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                       : ... Suggest assign a label with 'begin : gen_<label_name>'
   26 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:43:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                       : ... Suggest assign a label with 'begin : gen_<label_name>'
   43 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:94:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                       : ... Suggest assign a label with 'begin : gen_<label_name>'
   94 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:113:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  113 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:166:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  166 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:185:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  185 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:239:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  239 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:258:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  258 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:319:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  319 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:345:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  345 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:509:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  509 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:535:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  535 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:604:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  604 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:630:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  630 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:697:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  697 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:721:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  721 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:785:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  785 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:809:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  809 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:873:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  873 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:897:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  897 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:961:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  961 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:985:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  985 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:245:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  245 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:295:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  295 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:344:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  344 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:393:15: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  393 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:442:17: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  442 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:491:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  491 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:621:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  621 |         9: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:629:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  629 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:662:12: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  662 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:710:12: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  710 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:758:12: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  758 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:806:15: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  806 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:854:17: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  854 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:902:18: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  902 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1037:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1037 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1083:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1083 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1129:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1129 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1174:15: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1174 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1220:17: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1220 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1265:17: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1265 |         32, 36: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1310:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1310 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v:516:3: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                            : ... Suggest assign a label with 'begin : gen_<label_name>'
  516 |   if (B_SIGNED) begin:BLOCK1
      |   ^~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:153:30: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  153 |         if (SPLIT_i == 1'b0) begin
      |                              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:154:34: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  154 |             if(FMODE1_i == 1'b1) begin   
      |                                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:176:43: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  176 |                 if (WMODE_A1_i == 3'b110) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:178:52: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  178 |                 end else if (WMODE_A1_i == 3'b010) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:180:52: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  180 |                 end else if (WMODE_A1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:185:43: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  185 |                 if (RMODE_B1_i == 3'b110) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:187:52: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  187 |                 end else if (RMODE_B1_i == 3'b010) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:189:52: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  189 |                 end else if (RMODE_B1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:216:22: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  216 |             end else begin
      |                      ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:366:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  366 |         end else begin 
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:367:55: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  367 |             if (FMODE1_i == 1'b1 || FMODE2_i == 1'b1) begin     
      |                                                       ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:396:43: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  396 |                 if (WMODE_A1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:398:52: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  398 |                 end else if (WMODE_A1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:403:43: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  403 |                 if (RMODE_B1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:405:52: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  405 |                 end else if (RMODE_B1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:410:43: Unnamed generate block 'genblk3' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  410 |                 if (WMODE_A2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:412:52: Unnamed generate block 'genblk3' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  412 |                 end else if (WMODE_A2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:416:43: Unnamed generate block 'genblk4' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  416 |                 if (RMODE_B2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:418:52: Unnamed generate block 'genblk4' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  418 |                 end else if (RMODE_B2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:467:60: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  467 |             else if (FMODE1_i == 1'b0 || FMODE2_i == 1'b0) begin
      |                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:730:60: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  730 |             else if (FMODE1_i == 1'b1 || FMODE2_i == 1'b0) begin
      |                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:747:43: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  747 |                 if (WMODE_A1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:749:52: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  749 |                 end else if (WMODE_A1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:754:43: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  754 |                 if (RMODE_B1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:756:52: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  756 |                 end else if (RMODE_B1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:919:60: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  919 |             else if (FMODE1_i == 1'b0 || FMODE2_i == 1'b1) begin
      |                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1070:43: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1070 |                 if (WMODE_A2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1072:52: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1072 |                 end else if (WMODE_A2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1076:43: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1076 |                 if (RMODE_B2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1078:52: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1078 |                 end else if (RMODE_B2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:414:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  414 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:440:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  440 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:102:27: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  102 |    generate if (MEM_TYPE) begin
      |                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:118:10: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  118 |     else begin 
      |          ^~~~~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:240:31: Misleading indentation
  240 |         collision_a_read_flag = 0;
      |                               ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:238:7: ... Expected indentation matching this earlier statement's line:
  238 |       if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:437:32: Misleading indentation
  437 |         collision_a2_read_flag = 0;
      |                                ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:435:7: ... Expected indentation matching this earlier statement's line:
  435 |       if (collision_b2_write_flag && (collision_a2_address == collision_b2_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:237:29: Misleading indentation
  237 |       collision_a_read_flag = 0;
      |                             ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:235:5: ... Expected indentation matching this earlier statement's line:
  235 |     if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |     ^~
%Warning-ASCRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:405:15: Ascending bit range vector: left < right of bit range: [0:84]
                                                                                                                                                                                                                                      : ... In instance co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.netlist.RS_DSP_MULTADD_REGIN_z_out__05b1__05d
  405 |     parameter [0:84] MODE_BITS = 85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
      |               ^
%Warning-ASCRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:407:16: Ascending bit range vector: left < right of bit range: [0:19]
                                                                                                                                                                                                                                      : ... In instance co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.netlist.RS_DSP_MULTADD_REGIN_z_out__05b1__05d
  407 |     localparam [0:19] COEFF_0 = MODE_BITS[0:19];
      |                ^
%Warning-ASCRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:408:16: Ascending bit range vector: left < right of bit range: [0:19]
                                                                                                                                                                                                                                      : ... In instance co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.netlist.RS_DSP_MULTADD_REGIN_z_out__05b1__05d
  408 |     localparam [0:19] COEFF_1 = MODE_BITS[20:39];
      |                ^
%Warning-ASCRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:409:16: Ascending bit range vector: left < right of bit range: [0:19]
                                                                                                                                                                                                                                      : ... In instance co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.netlist.RS_DSP_MULTADD_REGIN_z_out__05b1__05d
  409 |     localparam [0:19] COEFF_2 = MODE_BITS[40:59];
      |                ^
%Warning-ASCRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:410:16: Ascending bit range vector: left < right of bit range: [0:19]
                                                                                                                                                                                                                                      : ... In instance co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.netlist.RS_DSP_MULTADD_REGIN_z_out__05b1__05d
  410 |     localparam [0:19] COEFF_3 = MODE_BITS[60:79];
      |                ^
%Warning-SYNCASYNCNET: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v:33:15: Signal flopped as both synchronous and async: 'co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.netlist.RS_DSP_MULTADD_REGIN_z_out[1].__Vcellinp__genblk1.DSP19X2_MULTADD_REGIN__ACC_FIR'
                       /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v:382:7: ... Location of async usage
  382 |   if (ACC_FIR > 21)
      |       ^~~~~~~
                       /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v:126:21: ... Location of sync usage
  126 |    acc_fir_reg   <= ACC_FIR;
      |                     ^~~~~~~
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/simulate_pnr/obj_dir'
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/verilated_fst_c.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/verilated_timing.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/verilated_threads.cpp
/usr/bin/python3 /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2___024root__DepSet_hd4691536__0.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2___024root__DepSet_h3c3c5cba__0.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2__main.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2__Trace__0.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2___024root__Slow.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2___024root__DepSet_hd4691536__0__Slow.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2___024root__DepSet_h3c3c5cba__0__Slow.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2__Syms.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2__Trace__0__Slow.cpp > Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2__ALL.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2__ALL.o Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2__ALL.cpp
echo "" > Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2__ALL.verilator_deplist.tmp
Archive ar -rcs Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2__ALL.a Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2__ALL.o
g++     verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2__ALL.a   -lz  -pthread -lpthread -latomic   -o Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2
rm Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2__ALL.verilator_deplist.tmp
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/simulate_pnr/obj_dir'
Command: make -j -C obj_dir/ -f Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.mk Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/simulate_pnr/obj_dir'
make: `Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2' is up to date.
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/simulate_pnr/obj_dir'
Command: obj_dir/Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2


***Reset Test is applied***


                  30  Test stimulus is: a=0, b=0, acc_fir=0
Data Matched: Netlist: 0,  Expected output: 0, Time: 32000


***Reset Test is ended***




*** Random Functionality Tests for multiplier with unsigned inputs are applied***


                  50  Test stimulus is: a=422852, b=155036, acc_fir=2
Data Mismatch, Netlist: 864030892, Expected output: 1022365456, Time: 60000
                  70  Test stimulus is: a=906498, b=188644, acc_fir=2
Data Mismatch, Netlist: 1855980780, Expected output: 2048918536, Time: 80000
                  90  Test stimulus is: a=492408, b=102076, acc_fir=2
Data Mismatch, Netlist: 1006636700, Expected output: 1110969824, Time: 100000
                 110  Test stimulus is: a=302774, b=65508, acc_fir=2
Data Mismatch, Netlist: 618663100, Expected output: 685247192, Time: 120000
                 130  Test stimulus is: a=1045431, b=29011, acc_fir=2
Data Mismatch, Netlist: 2139099183, Expected output: 2168458972, Time: 140000
                 150  Test stimulus is: a=923425, b=163297, acc_fir=2
Data Mismatch, Netlist: 1889537637, Expected output: 2056260740, Time: 160000
                 170  Test stimulus is: a=831429, b=258946, acc_fir=2
Data Mismatch, Netlist: 1700794518, Expected output: 1965559572, Time: 180000
                 190  Test stimulus is: a=130914, b=5685, acc_fir=2
Data Mismatch, Netlist: 266341821, Expected output: 272108936, Time: 200000
                 210  Test stimulus is: a=772370, b=109398, acc_fir=2
Data Mismatch, Netlist: 1581254046, Expected output: 1692927048, Time: 220000
                 230  Test stimulus is: a=146429, b=213492, acc_fir=2
Data Mismatch, Netlist: 297800168, Expected output: 515903476, Time: 240000
                 250  Test stimulus is: a=914747, b=85336, acc_fir=2
Data Mismatch, Netlist: 1872758340, Expected output: 1959789804, Time: 260000
                 270  Test stimulus is: a=984242, b=67676, acc_fir=2
Data Mismatch, Netlist: 2015363876, Expected output: 2084569800, Time: 280000
                 290  Test stimulus is: a=754974, b=214430, acc_fir=2
Data Mismatch, Netlist: 1545602582, Expected output: 1764754552, Time: 300000
                 310  Test stimulus is: a=563614, b=204014, acc_fir=2
Data Mismatch, Netlist: 1153435494, Expected output: 1362101880, Time: 320000
                 330  Test stimulus is: a=748304, b=229238, acc_fir=2
Data Mismatch, Netlist: 1530924470, Expected output: 1765280832, Time: 340000
                 350  Test stimulus is: a=60771, b=238272, acc_fir=2
Data Mismatch, Netlist: 123733580, Expected output: 367527308, Time: 360000
                 370  Test stimulus is: a=572189, b=200482, acc_fir=2
Data Mismatch, Netlist: 1170214294, Expected output: 1375210612, Time: 380000
                 390  Test stimulus is: a=233222, b=154497, acc_fir=2
Data Mismatch, Netlist: 476056985, Expected output: 633867288, Time: 400000
                 410  Test stimulus is: a=864867, b=49784, acc_fir=2
Data Mismatch, Netlist: 1769998852, Expected output: 1820854668, Time: 420000
                 430  Test stimulus is: a=179823, b=56014, acc_fir=2
Data Mismatch, Netlist: 367004298, Expected output: 424151484, Time: 440000
                 450  Test stimulus is: a=261879, b=72401, acc_fir=2
Data Mismatch, Netlist: 534777005, Expected output: 608701404, Time: 460000
                 470  Test stimulus is: a=635806, b=252023, acc_fir=2
Data Mismatch, Netlist: 1300238063, Expected output: 1558187640, Time: 480000
                 490  Test stimulus is: a=573806, b=3240, acc_fir=2
Data Mismatch, Netlist: 1174406752, Expected output: 1177552312, Time: 500000
                 510  Test stimulus is: a=582479, b=168123, acc_fir=2
Data Mismatch, Netlist: 1191185911, Expected output: 1363152188, Time: 520000
                 530  Test stimulus is: a=166292, b=208610, acc_fir=2
Data Mismatch, Netlist: 339740466, Expected output: 553125456, Time: 540000
                 550  Test stimulus is: a=1044838, b=6943, acc_fir=2
Data Mismatch, Netlist: 2139096759, Expected output: 2145912216, Time: 560000
                 570  Test stimulus is: a=307977, b=48355, acc_fir=2
Data Mismatch, Netlist: 629148935, Expected output: 678431780, Time: 580000
                 590  Test stimulus is: a=63007, b=110468, acc_fir=2
Data Mismatch, Netlist: 127928832, Expected output: 240650364, Time: 600000
                 610  Test stimulus is: a=14021, b=108083, acc_fir=2
Data Mismatch, Netlist: 27265863, Expected output: 137890580, Time: 620000
                 630  Test stimulus is: a=191051, b=138908, acc_fir=2
Data Mismatch, Netlist: 390072776, Expected output: 532154668, Time: 640000
                 650  Test stimulus is: a=567539, b=208073, acc_fir=2
Data Mismatch, Netlist: 1161823381, Expected output: 1374684108, Time: 660000
                 670  Test stimulus is: a=884461, b=91594, acc_fir=2
Data Mismatch, Netlist: 1809845630, Expected output: 1903168436, Time: 680000
                 690  Test stimulus is: a=644445, b=78919, acc_fir=2
Data Mismatch, Netlist: 1319110075, Expected output: 1399850356, Time: 700000
                 710  Test stimulus is: a=388388, b=111343, acc_fir=2
Data Mismatch, Netlist: 794822015, Expected output: 908592272, Time: 720000
                 730  Test stimulus is: a=308393, b=55661, acc_fir=2
Data Mismatch, Netlist: 631243793, Expected output: 687866532, Time: 740000
                 750  Test stimulus is: a=538425, b=170616, acc_fir=2
Data Mismatch, Netlist: 1101008220, Expected output: 1275596004, Time: 760000
                 770  Test stimulus is: a=518378, b=211138, acc_fir=2
Data Mismatch, Netlist: 1061160042, Expected output: 1277166504, Time: 780000
                 790  Test stimulus is: a=196948, b=149844, acc_fir=2
Data Mismatch, Netlist: 402654884, Expected output: 555746640, Time: 800000
                 810  Test stimulus is: a=52003, b=250269, acc_fir=2
Data Mismatch, Netlist: 104861225, Expected output: 360713356, Time: 820000
                 830  Test stimulus is: a=541619, b=32685, acc_fir=2
Data Mismatch, Netlist: 1107300473, Expected output: 1140330188, Time: 840000
                 850  Test stimulus is: a=610517, b=97070, acc_fir=2
Data Mismatch, Netlist: 1249903746, Expected output: 1348993876, Time: 860000
                 870  Test stimulus is: a=506063, b=242437, acc_fir=2
Data Mismatch, Netlist: 1035994177, Expected output: 1283982140, Time: 880000
                 890  Test stimulus is: a=562647, b=132233, acc_fir=2
Data Mismatch, Netlist: 1151338469, Expected output: 1286604636, Time: 900000
                 910  Test stimulus is: a=541430, b=40879, acc_fir=2
Data Mismatch, Netlist: 1107299719, Expected output: 1148718040, Time: 920000
                 930  Test stimulus is: a=652783, b=10141, acc_fir=2
Data Mismatch, Netlist: 1335888217, Expected output: 1345849276, Time: 940000
                 950  Test stimulus is: a=934719, b=52943, acc_fir=2
Data Mismatch, Netlist: 1912606155, Expected output: 1966607612, Time: 960000
                 970  Test stimulus is: a=385834, b=58231, acc_fir=2
Data Mismatch, Netlist: 788532767, Expected output: 847776936, Time: 980000
                 990  Test stimulus is: a=301722, b=165643, acc_fir=2
Data Mismatch, Netlist: 616565619, Expected output: 785910376, Time: 1000000
                1010  Test stimulus is: a=794451, b=17071, acc_fir=2
Data Mismatch, Netlist: 1625296379, Expected output: 1642597708, Time: 1020000
                1030  Test stimulus is: a=244108, b=176898, acc_fir=2
Data Mismatch, Netlist: 499124018, Expected output: 680003120, Time: 1040000
                1050  Test stimulus is: a=470011, b=5608, acc_fir=2
Data Mismatch, Netlist: 960500180, Expected output: 965742572, Time: 1060000
                1070  Test stimulus is: a=1038786, b=118237, acc_fir=2
Data Mismatch, Netlist: 2126514405, Expected output: 2247100168, Time: 1080000
                1090  Test stimulus is: a=541128, b=55396, acc_fir=2
Data Mismatch, Netlist: 1107298180, Expected output: 1163921184, Time: 1100000
                1110  Test stimulus is: a=435809, b=80613, acc_fir=2
Data Mismatch, Netlist: 891292265, Expected output: 973605252, Time: 1120000
                1130  Test stimulus is: a=646433, b=10227, acc_fir=2
Data Mismatch, Netlist: 1323304567, Expected output: 1333265540, Time: 1140000
                1150  Test stimulus is: a=66649, b=71925, acc_fir=2
Data Mismatch, Netlist: 136315481, Expected output: 209715556, Time: 1160000
                1170  Test stimulus is: a=5821, b=7038, acc_fir=2
Data Mismatch, Netlist: 10488946, Expected output: 17304308, Time: 1180000
                1190  Test stimulus is: a=665186, b=171978, acc_fir=2
Data Mismatch, Netlist: 1361054546, Expected output: 1536690568, Time: 1200000
                1210  Test stimulus is: a=663184, b=51013, acc_fir=2
Data Mismatch, Netlist: 1356860293, Expected output: 1408764480, Time: 1220000
                1230  Test stimulus is: a=122968, b=203536, acc_fir=2
Data Mismatch, Netlist: 251658864, Expected output: 459800928, Time: 1240000
                1250  Test stimulus is: a=1039968, b=883, acc_fir=2
Data Mismatch, Netlist: 2128612083, Expected output: 2129136000, Time: 1260000
                1270  Test stimulus is: a=1019132, b=115005, acc_fir=2
Data Mismatch, Netlist: 2086667565, Expected output: 2204107760, Time: 1280000
                1290  Test stimulus is: a=1025132, b=86798, acc_fir=2
Data Mismatch, Netlist: 2099249854, Expected output: 2187854256, Time: 1300000
                1310  Test stimulus is: a=236263, b=152119, acc_fir=2
Data Mismatch, Netlist: 482347987, Expected output: 638061468, Time: 1320000
                1330  Test stimulus is: a=503367, b=234304, acc_fir=2
Data Mismatch, Netlist: 1029704284, Expected output: 1269303580, Time: 1340000
                1350  Test stimulus is: a=346163, b=70428, acc_fir=2
Data Mismatch, Netlist: 708837864, Expected output: 780665036, Time: 1360000
                1370  Test stimulus is: a=465590, b=123607, acc_fir=2
Data Mismatch, Netlist: 952109999, Expected output: 1078463192, Time: 1380000
                1390  Test stimulus is: a=320826, b=215655, acc_fir=2
Data Mismatch, Netlist: 656409935, Expected output: 877135080, Time: 1400000
                1410  Test stimulus is: a=390739, b=245380, acc_fir=2
Data Mismatch, Netlist: 799017424, Expected output: 1050151244, Time: 1420000
                1430  Test stimulus is: a=911604, b=165604, acc_fir=2
Data Mismatch, Netlist: 1866466484, Expected output: 2035811280, Time: 1440000
                1450  Test stimulus is: a=293672, b=82791, acc_fir=2
Data Mismatch, Netlist: 599789063, Expected output: 684199072, Time: 1460000
                1470  Test stimulus is: a=1038485, b=42812, acc_fir=2
Data Mismatch, Netlist: 2126513040, Expected output: 2170028628, Time: 1480000
                1490  Test stimulus is: a=596836, b=16789, acc_fir=2
Data Mismatch, Netlist: 1220546341, Expected output: 1237323152, Time: 1500000
                1510  Test stimulus is: a=694154, b=214845, acc_fir=2
Data Mismatch, Netlist: 1419775845, Expected output: 1639452200, Time: 1520000
                1530  Test stimulus is: a=422015, b=14683, acc_fir=2
Data Mismatch, Netlist: 864027479, Expected output: 878707196, Time: 1540000
                1550  Test stimulus is: a=698588, b=183276, acc_fir=2
Data Mismatch, Netlist: 1430259036, Expected output: 1617429360, Time: 1560000
                1570  Test stimulus is: a=710342, b=196678, acc_fir=2
Data Mismatch, Netlist: 1453329246, Expected output: 1654655768, Time: 1580000
                1590  Test stimulus is: a=454777, b=252164, acc_fir=2
Data Mismatch, Netlist: 931136232, Expected output: 1189085668, Time: 1600000
                1610  Test stimulus is: a=18644, b=182580, acc_fir=2
Data Mismatch, Netlist: 37749892, Expected output: 224396112, Time: 1620000
                1630  Test stimulus is: a=882365, b=154395, acc_fir=2
Data Mismatch, Netlist: 1805650959, Expected output: 1963461364, Time: 1640000
                1650  Test stimulus is: a=856834, b=227697, acc_fir=2
Data Mismatch, Netlist: 1753222521, Expected output: 1986006024, Time: 1660000
                1670  Test stimulus is: a=183891, b=45155, acc_fir=2
Data Mismatch, Netlist: 375392687, Expected output: 421529932, Time: 1680000
                1690  Test stimulus is: a=746718, b=76016, acc_fir=2
Data Mismatch, Netlist: 1528824936, Expected output: 1606419320, Time: 1700000
                1710  Test stimulus is: a=45060, b=89695, acc_fir=2
Data Mismatch, Netlist: 92274799, Expected output: 184025104, Time: 1720000
                1730  Test stimulus is: a=103672, b=44067, acc_fir=2
Data Mismatch, Netlist: 211813379, Expected output: 256902112, Time: 1740000
                1750  Test stimulus is: a=764800, b=31073, acc_fir=2
Data Mismatch, Netlist: 1564479329, Expected output: 1595936256, Time: 1760000
                1770  Test stimulus is: a=261985, b=49751, acc_fir=2
Data Mismatch, Netlist: 534777307, Expected output: 585633156, Time: 1780000
                1790  Test stimulus is: a=823506, b=27388, acc_fir=2
Data Mismatch, Netlist: 1686111300, Expected output: 1713898312, Time: 1800000
                1810  Test stimulus is: a=751292, b=243323, acc_fir=2
Data Mismatch, Netlist: 1537215339, Expected output: 1786252016, Time: 1820000
                1830  Test stimulus is: a=334641, b=138110, acc_fir=2
Data Mismatch, Netlist: 683675202, Expected output: 824708292, Time: 1840000
                1850  Test stimulus is: a=88813, b=129380, acc_fir=2
Data Mismatch, Netlist: 180358424, Expected output: 312478644, Time: 1860000
                1870  Test stimulus is: a=680916, b=87485, acc_fir=2
Data Mismatch, Netlist: 1392513293, Expected output: 1481641808, Time: 1880000
                1890  Test stimulus is: a=704788, b=55499, acc_fir=2
Data Mismatch, Netlist: 1442841883, Expected output: 1499464784, Time: 1900000
                1910  Test stimulus is: a=2763, b=144091, acc_fir=2
Data Mismatch, Netlist: 4197383, Expected output: 151522092, Time: 1920000
                1930  Test stimulus is: a=472041, b=66894, acc_fir=2
Data Mismatch, Netlist: 964694258, Expected output: 1032851364, Time: 1940000
                1950  Test stimulus is: a=292388, b=227138, acc_fir=2
Data Mismatch, Netlist: 597690834, Expected output: 829950096, Time: 1960000
                1970  Test stimulus is: a=338951, b=161024, acc_fir=2
Data Mismatch, Netlist: 694157596, Expected output: 858783772, Time: 1980000
                1990  Test stimulus is: a=209366, b=58687, acc_fir=2
Data Mismatch, Netlist: 427821207, Expected output: 487589720, Time: 2000000
                2010  Test stimulus is: a=32057, b=187641, acc_fir=2
Data Mismatch, Netlist: 65013213, Expected output: 256902372, Time: 2020000
                2030  Test stimulus is: a=427223, b=253818, acc_fir=2
Data Mismatch, Netlist: 874513622, Expected output: 1134035804, Time: 2040000
                2050  Test stimulus is: a=6774, b=63100, acc_fir=2
Data Mismatch, Netlist: 12585556, Expected output: 77072856, Time: 2060000
                2070  Test stimulus is: a=356418, b=211630, acc_fir=2
Data Mismatch, Netlist: 729809334, Expected output: 946340104, Time: 2080000
                2090  Test stimulus is: a=517238, b=95787, acc_fir=2
Data Mismatch, Netlist: 1059062275, Expected output: 1157104088, Time: 2100000
                2110  Test stimulus is: a=82215, b=226770, acc_fir=2
Data Mismatch, Netlist: 167773806, Expected output: 399508636, Time: 2120000
                2130  Test stimulus is: a=859810, b=156422, acc_fir=2
Data Mismatch, Netlist: 1759513486, Expected output: 1919421064, Time: 2140000
                2150  Test stimulus is: a=525577, b=166415, acc_fir=2
Data Mismatch, Netlist: 1075840051, Expected output: 1246233636, Time: 2160000
                2170  Test stimulus is: a=1003996, b=86756, acc_fir=2
Data Mismatch, Netlist: 2055211092, Expected output: 2143815536, Time: 2180000
                2190  Test stimulus is: a=419161, b=56185, acc_fir=2
Data Mismatch, Netlist: 857736925, Expected output: 914883940, Time: 2200000
                2210  Test stimulus is: a=420524, b=39552, acc_fir=2
Data Mismatch, Netlist: 859835184, Expected output: 900205232, Time: 2220000
                2230  Test stimulus is: a=214519, b=168170, acc_fir=2
Data Mismatch, Netlist: 438307014, Expected output: 610273244, Time: 2240000
                2250  Test stimulus is: a=492173, b=153519, acc_fir=2
Data Mismatch, Netlist: 1006636003, Expected output: 1163397684, Time: 2260000
                2270  Test stimulus is: a=194697, b=81680, acc_fir=2
Data Mismatch, Netlist: 398459700, Expected output: 481821220, Time: 2280000
                2290  Test stimulus is: a=431050, b=219590, acc_fir=2
Data Mismatch, Netlist: 880808174, Expected output: 1105202984, Time: 2300000
                2310  Test stimulus is: a=290987, b=60024, acc_fir=2
Data Mismatch, Netlist: 595591972, Expected output: 656933548, Time: 2320000
                2330  Test stimulus is: a=813388, b=117239, acc_fir=2
Data Mismatch, Netlist: 1665140519, Expected output: 1784677680, Time: 2340000
                2350  Test stimulus is: a=649818, b=116820, acc_fir=2
Data Mismatch, Netlist: 1329596860, Expected output: 1449134440, Time: 2360000
                2370  Test stimulus is: a=523281, b=50121, acc_fir=2
Data Mismatch, Netlist: 1071645197, Expected output: 1122500676, Time: 2380000
                2390  Test stimulus is: a=625961, b=32272, acc_fir=2
Data Mismatch, Netlist: 1281361076, Expected output: 1314391204, Time: 2400000
                2410  Test stimulus is: a=828180, b=227697, acc_fir=2
Data Mismatch, Netlist: 1694502337, Expected output: 1927285840, Time: 2420000
                2430  Test stimulus is: a=988714, b=53041, acc_fir=2
Data Mismatch, Netlist: 2023754201, Expected output: 2077755560, Time: 2440000
                2450  Test stimulus is: a=435340, b=12774, acc_fir=2
Data Mismatch, Netlist: 891290646, Expected output: 903873072, Time: 2460000
                2470  Test stimulus is: a=548226, b=194694, acc_fir=2
Data Mismatch, Netlist: 1121977998, Expected output: 1321207304, Time: 2480000
                2490  Test stimulus is: a=816238, b=215257, acc_fir=2
Data Mismatch, Netlist: 1671430801, Expected output: 1891631544, Time: 2500000
                2510  Test stimulus is: a=379246, b=87949, acc_fir=2
Data Mismatch, Netlist: 775948101, Expected output: 865600952, Time: 2520000
                2530  Test stimulus is: a=360632, b=24660, acc_fir=2
Data Mismatch, Netlist: 738198324, Expected output: 763364064, Time: 2540000
                2550  Test stimulus is: a=885901, b=43625, acc_fir=2
Data Mismatch, Netlist: 1814037149, Expected output: 1858601524, Time: 2560000
                2570  Test stimulus is: a=383702, b=155246, acc_fir=2
Data Mismatch, Netlist: 784337862, Expected output: 943197016, Time: 2580000
                2590  Test stimulus is: a=146277, b=135858, acc_fir=2
Data Mismatch, Netlist: 297799238, Expected output: 436735380, Time: 2600000
                2610  Test stimulus is: a=433239, b=23118, acc_fir=2
Data Mismatch, Netlist: 887095722, Expected output: 910688604, Time: 2620000
                2630  Test stimulus is: a=321124, b=195737, acc_fir=2
Data Mismatch, Netlist: 656411177, Expected output: 856689040, Time: 2640000
                2650  Test stimulus is: a=839593, b=25920, acc_fir=2
Data Mismatch, Netlist: 1717571556, Expected output: 1743785636, Time: 2660000
                2670  Test stimulus is: a=255811, b=245418, acc_fir=2
Data Mismatch, Netlist: 522194358, Expected output: 773328140, Time: 2680000
                2690  Test stimulus is: a=695286, b=246759, acc_fir=2
Data Mismatch, Netlist: 1421873599, Expected output: 1674055640, Time: 2700000
                2710  Test stimulus is: a=990679, b=179234, acc_fir=2
Data Mismatch, Netlist: 2027947902, Expected output: 2211448668, Time: 2720000
                2730  Test stimulus is: a=82259, b=55942, acc_fir=2
Data Mismatch, Netlist: 167773650, Expected output: 224920908, Time: 2740000
                2750  Test stimulus is: a=467214, b=73700, acc_fir=2
Data Mismatch, Netlist: 956302876, Expected output: 1031275576, Time: 2760000
                2770  Test stimulus is: a=947913, b=150592, acc_fir=2
Data Mismatch, Netlist: 1939868516, Expected output: 2094009124, Time: 2780000
                2790  Test stimulus is: a=268361, b=131571, acc_fir=2
Data Mismatch, Netlist: 549454615, Expected output: 683671844, Time: 2800000
                2810  Test stimulus is: a=424969, b=82168, acc_fir=2
Data Mismatch, Netlist: 870318364, Expected output: 954204196, Time: 2820000
                2830  Test stimulus is: a=61019, b=252310, acc_fir=2
Data Mismatch, Netlist: 123734786, Expected output: 381684076, Time: 2840000
                2850  Test stimulus is: a=349712, b=12162, acc_fir=2
Data Mismatch, Netlist: 715131330, Expected output: 727189568, Time: 2860000
                2870  Test stimulus is: a=747885, b=233694, acc_fir=2
Data Mismatch, Netlist: 1530922642, Expected output: 1769997748, Time: 2880000
                2890  Test stimulus is: a=11291, b=94080, acc_fir=2
Data Mismatch, Netlist: 23069164, Expected output: 119013484, Time: 2900000
                2910  Test stimulus is: a=310749, b=210235, acc_fir=2
Data Mismatch, Netlist: 635439279, Expected output: 850397044, Time: 2920000
                2930  Test stimulus is: a=331130, b=63647, acc_fir=2
Data Mismatch, Netlist: 677381767, Expected output: 742393320, Time: 2940000
                2950  Test stimulus is: a=192010, b=217016, acc_fir=2
Data Mismatch, Netlist: 392169952, Expected output: 613943336, Time: 2960000
                2970  Test stimulus is: a=454300, b=82131, acc_fir=2
Data Mismatch, Netlist: 929041219, Expected output: 1012927088, Time: 2980000
                2990  Test stimulus is: a=850100, b=118857, acc_fir=2
Data Mismatch, Netlist: 1740636953, Expected output: 1862271696, Time: 3000000
                3010  Test stimulus is: a=770947, b=78812, acc_fir=2
Data Mismatch, Netlist: 1577062376, Expected output: 1657277964, Time: 3020000
                3030  Test stimulus is: a=465129, b=91990, acc_fir=2
Data Mismatch, Netlist: 952108282, Expected output: 1045955492, Time: 3040000
                3050  Test stimulus is: a=505631, b=117599, acc_fir=2
Data Mismatch, Netlist: 1033899483, Expected output: 1153961084, Time: 3060000
                3070  Test stimulus is: a=367973, b=86924, acc_fir=2
Data Mismatch, Netlist: 752879392, Expected output: 841483668, Time: 3080000
                3090  Test stimulus is: a=844504, b=242669, acc_fir=2
Data Mismatch, Netlist: 1728056653, Expected output: 1976044384, Time: 3100000
                3110  Test stimulus is: a=72040, b=50201, acc_fir=2
Data Mismatch, Netlist: 146802105, Expected output: 198182304, Time: 3120000
                3130  Test stimulus is: a=228156, b=158917, acc_fir=2
Data Mismatch, Netlist: 465571253, Expected output: 628100336, Time: 3140000
                3150  Test stimulus is: a=851815, b=131619, acc_fir=2
Data Mismatch, Netlist: 1742736831, Expected output: 1877478812, Time: 3160000
                3170  Test stimulus is: a=364991, b=203009, acc_fir=2
Data Mismatch, Netlist: 746588157, Expected output: 954205948, Time: 3180000
                3190  Test stimulus is: a=596868, b=15683, acc_fir=2
Data Mismatch, Netlist: 1220546387, Expected output: 1236274704, Time: 3200000
                3210  Test stimulus is: a=723347, b=196899, acc_fir=2
Data Mismatch, Netlist: 1480591215, Expected output: 1681917516, Time: 3220000
                3230  Test stimulus is: a=1026587, b=18247, acc_fir=2
Data Mismatch, Netlist: 2101348787, Expected output: 2119698540, Time: 3240000
                3250  Test stimulus is: a=355048, b=20649, acc_fir=2
Data Mismatch, Netlist: 725617737, Expected output: 746589088, Time: 3260000
                3270  Test stimulus is: a=877418, b=132985, acc_fir=2
Data Mismatch, Netlist: 1795165985, Expected output: 1930956200, Time: 3280000
                3290  Test stimulus is: a=512154, b=47694, acc_fir=2
Data Mismatch, Netlist: 1048576694, Expected output: 1097335400, Time: 3300000
                3310  Test stimulus is: a=386035, b=73263, acc_fir=2
Data Mismatch, Netlist: 788533243, Expected output: 863506380, Time: 3320000
                3330  Test stimulus is: a=862505, b=146929, acc_fir=2
Data Mismatch, Netlist: 1765803669, Expected output: 1915749540, Time: 3340000
                3350  Test stimulus is: a=863872, b=260710, acc_fir=2
Data Mismatch, Netlist: 1767901798, Expected output: 2034764288, Time: 3360000
                3370  Test stimulus is: a=200361, b=45969, acc_fir=2
Data Mismatch, Netlist: 408947765, Expected output: 455608996, Time: 3380000
                3390  Test stimulus is: a=542817, b=250709, acc_fir=2
Data Mismatch, Netlist: 1111491289, Expected output: 1367867780, Time: 3400000
                3410  Test stimulus is: a=123362, b=35844, acc_fir=2
Data Mismatch, Netlist: 251660172, Expected output: 288360328, Time: 3420000
                3430  Test stimulus is: a=521862, b=226510, acc_fir=2
Data Mismatch, Netlist: 1067453158, Expected output: 1299188248, Time: 3440000
                3450  Test stimulus is: a=49383, b=108753, acc_fir=2
Data Mismatch, Netlist: 100664429, Expected output: 211813276, Time: 3460000
                3470  Test stimulus is: a=553115, b=98892, acc_fir=2
Data Mismatch, Netlist: 1132462776, Expected output: 1233650284, Time: 3480000
                3490  Test stimulus is: a=916862, b=55960, acc_fir=2
Data Mismatch, Netlist: 1876952720, Expected output: 1934099960, Time: 3500000
                3510  Test stimulus is: a=62573, b=68145, acc_fir=2
Data Mismatch, Netlist: 127926757, Expected output: 197657012, Time: 3520000
                3530  Test stimulus is: a=517508, b=44576, acc_fir=2
Data Mismatch, Netlist: 1059063344, Expected output: 1104676368, Time: 3540000
                3550  Test stimulus is: a=46391, b=39377, acc_fir=2
Data Mismatch, Netlist: 94373549, Expected output: 134218972, Time: 3560000
                3570  Test stimulus is: a=833803, b=60367, acc_fir=2
Data Mismatch, Netlist: 1707083259, Expected output: 1768424492, Time: 3580000
                3590  Test stimulus is: a=474327, b=63148, acc_fir=2
Data Mismatch, Netlist: 970982408, Expected output: 1035469660, Time: 3600000
                3610  Test stimulus is: a=962336, b=250701, acc_fir=2
Data Mismatch, Netlist: 1969229261, Expected output: 2225605760, Time: 3620000
                3630  Test stimulus is: a=948936, b=147138, acc_fir=2
Data Mismatch, Netlist: 1941965794, Expected output: 2092436256, Time: 3640000
                3650  Test stimulus is: a=182492, b=226987, acc_fir=2
Data Mismatch, Netlist: 373294107, Expected output: 605553520, Time: 3660000
                3670  Test stimulus is: a=606906, b=144308, acc_fir=2
Data Mismatch, Netlist: 1241517212, Expected output: 1388841704, Time: 3680000
                3690  Test stimulus is: a=560582, b=106755, acc_fir=2
Data Mismatch, Netlist: 1147144219, Expected output: 1256195864, Time: 3700000
                3710  Test stimulus is: a=849172, b=148190, acc_fir=2
Data Mismatch, Netlist: 1738540334, Expected output: 1890059344, Time: 3720000
                3730  Test stimulus is: a=125262, b=193195, acc_fir=2
Data Mismatch, Netlist: 255854051, Expected output: 453510456, Time: 3740000
                3750  Test stimulus is: a=37961, b=74774, acc_fir=2
Data Mismatch, Netlist: 77594938, Expected output: 154140964, Time: 3760000
                3770  Test stimulus is: a=487980, b=158097, acc_fir=2
Data Mismatch, Netlist: 998246977, Expected output: 1159727280, Time: 3780000
                3790  Test stimulus is: a=610245, b=159495, acc_fir=2
Data Mismatch, Netlist: 1247809563, Expected output: 1410862868, Time: 3800000
                3810  Test stimulus is: a=560792, b=143638, acc_fir=2
Data Mismatch, Netlist: 1147145078, Expected output: 1293945440, Time: 3820000
                3830  Test stimulus is: a=173718, b=17188, acc_fir=2
Data Mismatch, Netlist: 354421628, Expected output: 371722840, Time: 3840000
                3850  Test stimulus is: a=81536, b=247788, acc_fir=2
Data Mismatch, Netlist: 165678060, Expected output: 418908672, Time: 3860000
                3870  Test stimulus is: a=858108, b=160841, acc_fir=2
Data Mismatch, Netlist: 1755320377, Expected output: 1919946736, Time: 3880000
                3890  Test stimulus is: a=933746, b=39360, acc_fir=2
Data Mismatch, Netlist: 1910509448, Expected output: 1950354888, Time: 3900000
                3910  Test stimulus is: a=701108, b=55612, acc_fir=2
Data Mismatch, Netlist: 1434455052, Expected output: 1491077840, Time: 3920000
                3930  Test stimulus is: a=635669, b=141343, acc_fir=2
Data Mismatch, Netlist: 1300237427, Expected output: 1444940884, Time: 3940000
                3950  Test stimulus is: a=501133, b=219843, acc_fir=2
Data Mismatch, Netlist: 1025509111, Expected output: 1250428468, Time: 3960000
                3970  Test stimulus is: a=217204, b=239684, acc_fir=2
Data Mismatch, Netlist: 444596756, Expected output: 689963472, Time: 3980000
                3990  Test stimulus is: a=1009029, b=258902, acc_fir=2
Data Mismatch, Netlist: 2065696618, Expected output: 2330461716, Time: 4000000
                4010  Test stimulus is: a=170955, b=121745, acc_fir=2
Data Mismatch, Netlist: 348131517, Expected output: 472387372, Time: 4020000
                4030  Test stimulus is: a=158442, b=40100, acc_fir=2
Data Mismatch, Netlist: 322964556, Expected output: 363858856, Time: 4040000
                4050  Test stimulus is: a=290235, b=217495, acc_fir=2
Data Mismatch, Netlist: 593496195, Expected output: 815793900, Time: 4060000
                4070  Test stimulus is: a=212997, b=216129, acc_fir=2
Data Mismatch, Netlist: 436207701, Expected output: 657457172, Time: 4080000
                4090  Test stimulus is: a=198290, b=11514, acc_fir=2
Data Mismatch, Netlist: 404753218, Expected output: 416287304, Time: 4100000
                4110  Test stimulus is: a=357908, b=18545, acc_fir=2
Data Mismatch, Netlist: 731908289, Expected output: 750782544, Time: 4120000
                4130  Test stimulus is: a=600033, b=143760, acc_fir=2
Data Mismatch, Netlist: 1226838292, Expected output: 1373638532, Time: 4140000
                4150  Test stimulus is: a=566493, b=3162, acc_fir=2
Data Mismatch, Netlist: 1159726030, Expected output: 1162871668, Time: 4160000
                4170  Test stimulus is: a=191164, b=119679, acc_fir=2
Data Mismatch, Netlist: 390073455, Expected output: 512232176, Time: 4180000
                4190  Test stimulus is: a=663263, b=244674, acc_fir=2
Data Mismatch, Netlist: 1356860734, Expected output: 1606945660, Time: 4200000
                4210  Test stimulus is: a=594866, b=152292, acc_fir=2
Data Mismatch, Netlist: 1216352172, Expected output: 1372065480, Time: 4220000
                4230  Test stimulus is: a=790280, b=84320, acc_fir=2
Data Mismatch, Netlist: 1616907648, Expected output: 1702890528, Time: 4240000
                4250  Test stimulus is: a=960125, b=103556, acc_fir=2
Data Mismatch, Netlist: 1965034104, Expected output: 2070940148, Time: 4260000
                4270  Test stimulus is: a=141009, b=212396, acc_fir=2
Data Mismatch, Netlist: 287313136, Expected output: 504367940, Time: 4280000
                4290  Test stimulus is: a=44619, b=59671, acc_fir=2
Data Mismatch, Netlist: 90180163, Expected output: 150997292, Time: 4300000
                4310  Test stimulus is: a=575876, b=210150, acc_fir=2
Data Mismatch, Netlist: 1178601206, Expected output: 1393559056, Time: 4320000
                4330  Test stimulus is: a=849033, b=75385, acc_fir=2
Data Mismatch, Netlist: 1738539677, Expected output: 1815609892, Time: 4340000
                4350  Test stimulus is: a=285353, b=14600, acc_fir=2
Data Mismatch, Netlist: 583011244, Expected output: 597691044, Time: 4360000
                4370  Test stimulus is: a=864775, b=86870, acc_fir=2
Data Mismatch, Netlist: 1769998706, Expected output: 1858603036, Time: 4380000
                4390  Test stimulus is: a=942939, b=8404, acc_fir=2
Data Mismatch, Netlist: 1929383488, Expected output: 1937771884, Time: 4400000
                4410  Test stimulus is: a=658252, b=224655, acc_fir=2
Data Mismatch, Netlist: 1346375359, Expected output: 1576013104, Time: 4420000
                4430  Test stimulus is: a=860588, b=228848, acc_fir=2
Data Mismatch, Netlist: 1761609888, Expected output: 1995441840, Time: 4440000
                4450  Test stimulus is: a=561069, b=60910, acc_fir=2
Data Mismatch, Netlist: 1147146402, Expected output: 1209011892, Time: 4460000
                4470  Test stimulus is: a=784843, b=108344, acc_fir=2
Data Mismatch, Netlist: 1606420580, Expected output: 1717045036, Time: 4480000
                4490  Test stimulus is: a=270348, b=4878, acc_fir=2
Data Mismatch, Netlist: 553648446, Expected output: 558366768, Time: 4500000
                4510  Test stimulus is: a=70571, b=129665, acc_fir=2
Data Mismatch, Netlist: 142610221, Expected output: 275254956, Time: 4520000
                4530  Test stimulus is: a=183621, b=250558, acc_fir=2
Data Mismatch, Netlist: 375391698, Expected output: 631768340, Time: 4540000
                4550  Test stimulus is: a=1031300, b=164194, acc_fir=2
Data Mismatch, Netlist: 2111832946, Expected output: 2279604752, Time: 4560000
                4570  Test stimulus is: a=1048013, b=147177, acc_fir=2
Data Mismatch, Netlist: 2145388573, Expected output: 2295858996, Time: 4580000
                4590  Test stimulus is: a=943027, b=14111, acc_fir=2
Data Mismatch, Netlist: 1929383915, Expected output: 1943539404, Time: 4600000
                4610  Test stimulus is: a=726050, b=27424, acc_fir=2
Data Mismatch, Netlist: 1486881192, Expected output: 1514668168, Time: 4620000
                4630  Test stimulus is: a=577254, b=239202, acc_fir=2
Data Mismatch, Netlist: 1180699642, Expected output: 1425542040, Time: 4640000
                4650  Test stimulus is: a=329978, b=80750, acc_fir=2
Data Mismatch, Netlist: 675284310, Expected output: 757597160, Time: 4660000
                4670  Test stimulus is: a=191655, b=187870, acc_fir=2
Data Mismatch, Netlist: 392168570, Expected output: 584057500, Time: 4680000
                4690  Test stimulus is: a=696022, b=110213, acc_fir=2
Data Mismatch, Netlist: 1423969245, Expected output: 1536691032, Time: 4700000
                4710  Test stimulus is: a=411555, b=91813, acc_fir=2
Data Mismatch, Netlist: 840961841, Expected output: 934809228, Time: 4720000
                4730  Test stimulus is: a=312923, b=10937, acc_fir=2
Data Mismatch, Netlist: 639633957, Expected output: 650643820, Time: 4740000
                4750  Test stimulus is: a=957852, b=233841, acc_fir=2
Data Mismatch, Netlist: 1960839137, Expected output: 2199914096, Time: 4760000
                4770  Test stimulus is: a=972152, b=21870, acc_fir=2
Data Mismatch, Netlist: 1990199118, Expected output: 2012218848, Time: 4780000
                4790  Test stimulus is: a=725593, b=225381, acc_fir=2
Data Mismatch, Netlist: 1484786121, Expected output: 1715472740, Time: 4800000
                4810  Test stimulus is: a=892785, b=256613, acc_fir=2
Data Mismatch, Netlist: 1826623017, Expected output: 2089291204, Time: 4820000
                4830  Test stimulus is: a=379866, b=59270, acc_fir=2
Data Mismatch, Netlist: 775950574, Expected output: 836243304, Time: 4840000
                4850  Test stimulus is: a=767863, b=194904, acc_fir=2
Data Mismatch, Netlist: 1570770740, Expected output: 1769999836, Time: 4860000
                4870  Test stimulus is: a=342327, b=28752, acc_fir=2
Data Mismatch, Netlist: 700450092, Expected output: 729810140, Time: 4880000
                4890  Test stimulus is: a=823755, b=163620, acc_fir=2
Data Mismatch, Netlist: 1686112336, Expected output: 1853359916, Time: 4900000
                4910  Test stimulus is: a=936044, b=257039, acc_fir=2
Data Mismatch, Netlist: 1916797375, Expected output: 2179989936, Time: 4920000
                4930  Test stimulus is: a=661387, b=251628, acc_fir=2
Data Mismatch, Netlist: 1352666904, Expected output: 1610092076, Time: 4940000
                4950  Test stimulus is: a=972706, b=230758, acc_fir=2
Data Mismatch, Netlist: 1990201326, Expected output: 2226130568, Time: 4960000
                4970  Test stimulus is: a=102105, b=105822, acc_fir=2
Data Mismatch, Netlist: 207621314, Expected output: 315624292, Time: 4980000
                4990  Test stimulus is: a=402231, b=108763, acc_fir=2
Data Mismatch, Netlist: 822087095, Expected output: 933235932, Time: 5000000
                5010  Test stimulus is: a=748922, b=235884, acc_fir=2
Data Mismatch, Netlist: 1533019988, Expected output: 1774192104, Time: 5020000
                5030  Test stimulus is: a=114005, b=62780, acc_fir=2
Data Mismatch, Netlist: 232785552, Expected output: 296748372, Time: 5040000
                5050  Test stimulus is: a=198494, b=43913, acc_fir=2
Data Mismatch, Netlist: 404754177, Expected output: 449318264, Time: 5060000
                5070  Test stimulus is: a=745178, b=204801, acc_fir=2
Data Mismatch, Netlist: 1524632425, Expected output: 1734347624, Time: 5080000
                5090  Test stimulus is: a=777571, b=184654, acc_fir=2
Data Mismatch, Netlist: 1591740122, Expected output: 1780483468, Time: 5100000
                5110  Test stimulus is: a=706459, b=223692, acc_fir=2
Data Mismatch, Netlist: 1444941880, Expected output: 1673530988, Time: 5120000
                5130  Test stimulus is: a=91354, b=168722, acc_fir=2
Data Mismatch, Netlist: 186647674, Expected output: 359138152, Time: 5140000
                5150  Test stimulus is: a=142111, b=116368, acc_fir=2
Data Mismatch, Netlist: 289410316, Expected output: 408423548, Time: 5160000
                5170  Test stimulus is: a=1012113, b=12594, acc_fir=2
Data Mismatch, Netlist: 2071988086, Expected output: 2084570692, Time: 5180000
                5190  Test stimulus is: a=1021332, b=114114, acc_fir=2
Data Mismatch, Netlist: 2090862610, Expected output: 2207254096, Time: 5200000
                5210  Test stimulus is: a=1019589, b=115315, acc_fir=2
Data Mismatch, Netlist: 2086669191, Expected output: 2204633876, Time: 5220000
                5230  Test stimulus is: a=851180, b=209832, acc_fir=2
Data Mismatch, Netlist: 1742734680, Expected output: 1957168048, Time: 5240000
                5250  Test stimulus is: a=399901, b=27409, acc_fir=2
Data Mismatch, Netlist: 817891717, Expected output: 845678708, Time: 5260000
                5270  Test stimulus is: a=70825, b=191661, acc_fir=2
Data Mismatch, Netlist: 144704337, Expected output: 340787876, Time: 5280000
                5290  Test stimulus is: a=711683, b=70236, acc_fir=2
Data Mismatch, Netlist: 1457520744, Expected output: 1529348108, Time: 5300000
                5310  Test stimulus is: a=698888, b=111448, acc_fir=2
Data Mismatch, Netlist: 1430260088, Expected output: 1544030240, Time: 5320000
                5330  Test stimulus is: a=320094, b=124186, acc_fir=2
Data Mismatch, Netlist: 654314130, Expected output: 781191544, Time: 5340000
                5350  Test stimulus is: a=59376, b=3076, acc_fir=2
Data Mismatch, Netlist: 119541700, Expected output: 122687424, Time: 5360000
                5370  Test stimulus is: a=772903, b=224907, acc_fir=2
Data Mismatch, Netlist: 1581255975, Expected output: 1811418268, Time: 5380000
                5390  Test stimulus is: a=864789, b=28600, acc_fir=2
Data Mismatch, Netlist: 1769998860, Expected output: 1798834260, Time: 5400000
                5410  Test stimulus is: a=954894, b=62552, acc_fir=2
Data Mismatch, Netlist: 1954547856, Expected output: 2018510904, Time: 5420000
                5430  Test stimulus is: a=865726, b=43273, acc_fir=2
Data Mismatch, Netlist: 1772095489, Expected output: 1816135416, Time: 5440000
                5450  Test stimulus is: a=828109, b=247488, acc_fir=2
Data Mismatch, Netlist: 1694501876, Expected output: 1947732788, Time: 5460000
                5470  Test stimulus is: a=917062, b=18224, acc_fir=2
Data Mismatch, Netlist: 1876953672, Expected output: 1895303448, Time: 5480000
                5490  Test stimulus is: a=210586, b=168327, acc_fir=2
Data Mismatch, Netlist: 429919215, Expected output: 601885288, Time: 5500000
                5510  Test stimulus is: a=308810, b=57282, acc_fir=2
Data Mismatch, Netlist: 631245546, Expected output: 689441064, Time: 5520000
                5530  Test stimulus is: a=593869, b=97823, acc_fir=2
Data Mismatch, Netlist: 1214254931, Expected output: 1314393908, Time: 5540000
                5550  Test stimulus is: a=95966, b=179442, acc_fir=2
Data Mismatch, Netlist: 195038314, Expected output: 378538872, Time: 5560000
                5570  Test stimulus is: a=160153, b=29832, acc_fir=2
Data Mismatch, Netlist: 327157484, Expected output: 357566052, Time: 5580000
                5590  Test stimulus is: a=909055, b=106687, acc_fir=2
Data Mismatch, Netlist: 1860177083, Expected output: 1969228796, Time: 5600000
                5610  Test stimulus is: a=187626, b=97086, acc_fir=2
Data Mismatch, Netlist: 383780070, Expected output: 482870184, Time: 5620000
                5630  Test stimulus is: a=290364, b=16151, acc_fir=2
Data Mismatch, Netlist: 593496583, Expected output: 609749232, Time: 5640000
                5650  Test stimulus is: a=864336, b=112522, acc_fir=2
Data Mismatch, Netlist: 1769997002, Expected output: 1884815680, Time: 5660000
                5670  Test stimulus is: a=445695, b=15068, acc_fir=2
Data Mismatch, Netlist: 912262360, Expected output: 927466492, Time: 5680000
                5690  Test stimulus is: a=737320, b=98186, acc_fir=2
Data Mismatch, Netlist: 1509949994, Expected output: 1610088608, Time: 5700000
                5710  Test stimulus is: a=180696, b=248942, acc_fir=2
Data Mismatch, Netlist: 369100750, Expected output: 623904608, Time: 5720000
                5730  Test stimulus is: a=944700, b=195615, acc_fir=2
Data Mismatch, Netlist: 1933576463, Expected output: 2133854448, Time: 5740000
                5750  Test stimulus is: a=7571, b=50522, acc_fir=2
Data Mismatch, Netlist: 14682022, Expected output: 66061900, Time: 5760000
                5770  Test stimulus is: a=985436, b=126809, acc_fir=2
Data Mismatch, Netlist: 2017461961, Expected output: 2146960752, Time: 5780000
                5790  Test stimulus is: a=313013, b=26267, acc_fir=2
Data Mismatch, Netlist: 639634287, Expected output: 666372820, Time: 5800000
                5810  Test stimulus is: a=67532, b=83960, acc_fir=2
Data Mismatch, Netlist: 136319272, Expected output: 221777712, Time: 5820000
                5830  Test stimulus is: a=477134, b=58824, acc_fir=2
Data Mismatch, Netlist: 975180032, Expected output: 1034948408, Time: 5840000
                5850  Test stimulus is: a=223325, b=12837, acc_fir=2
Data Mismatch, Netlist: 457179545, Expected output: 470286708, Time: 5860000
                5870  Test stimulus is: a=532328, b=84657, acc_fir=2
Data Mismatch, Netlist: 1088425553, Expected output: 1174932896, Time: 5880000
                5890  Test stimulus is: a=434792, b=141744, acc_fir=2
Data Mismatch, Netlist: 889195344, Expected output: 1033898400, Time: 5900000
                5910  Test stimulus is: a=751495, b=250801, acc_fir=2
Data Mismatch, Netlist: 1537216461, Expected output: 1793592860, Time: 5920000
                5930  Test stimulus is: a=132385, b=184070, acc_fir=2
Data Mismatch, Netlist: 270534026, Expected output: 458753156, Time: 5940000
                5950  Test stimulus is: a=756366, b=11115, acc_fir=2
Data Mismatch, Netlist: 1547701155, Expected output: 1558710840, Time: 5960000
                5970  Test stimulus is: a=839897, b=68152, acc_fir=2
Data Mismatch, Netlist: 1719665564, Expected output: 1789395812, Time: 5980000
                5990  Test stimulus is: a=32802, b=75263, acc_fir=2
Data Mismatch, Netlist: 67109511, Expected output: 143655048, Time: 6000000
                6010  Test stimulus is: a=352210, b=77250, acc_fir=2
Data Mismatch, Netlist: 719327498, Expected output: 797970248, Time: 6020000
                6030  Test stimulus is: a=721886, b=55135, acc_fir=2
Data Mismatch, Netlist: 1476399319, Expected output: 1532497784, Time: 6040000
                6050  Test stimulus is: a=444695, b=65323, acc_fir=2
Data Mismatch, Netlist: 910165383, Expected output: 976749660, Time: 6060000
                6070  Test stimulus is: a=876186, b=226669, acc_fir=2
Data Mismatch, Netlist: 1793067989, Expected output: 2024802920, Time: 6080000
                6090  Test stimulus is: a=246080, b=194, acc_fir=2
Data Mismatch, Netlist: 503317954, Expected output: 503317760, Time: 6100000
                6110  Test stimulus is: a=835847, b=69141, acc_fir=2
Data Mismatch, Netlist: 1711277105, Expected output: 1782055964, Time: 6120000
                6130  Test stimulus is: a=420669, b=46953, acc_fir=2
Data Mismatch, Netlist: 859835997, Expected output: 907545844, Time: 6140000
                6150  Test stimulus is: a=864096, b=13950, acc_fir=2
Data Mismatch, Netlist: 1767902718, Expected output: 1782058368, Time: 6160000
                6170  Test stimulus is: a=220419, b=212350, acc_fir=2
Data Mismatch, Netlist: 450889098, Expected output: 667943948, Time: 6180000
                6190  Test stimulus is: a=779072, b=18174, acc_fir=2
Data Mismatch, Netlist: 1593839102, Expected output: 1612188928, Time: 6200000
                6210  Test stimulus is: a=355803, b=51053, acc_fir=2
Data Mismatch, Netlist: 727714009, Expected output: 779618156, Time: 6220000
                6230  Test stimulus is: a=713790, b=176264, acc_fir=2
Data Mismatch, Netlist: 1461715328, Expected output: 1642070264, Time: 6240000
                6250  Test stimulus is: a=134013, b=154565, acc_fir=2
Data Mismatch, Netlist: 272633785, Expected output: 430444020, Time: 6260000
                6270  Test stimulus is: a=483782, b=210422, acc_fir=2
Data Mismatch, Netlist: 989858062, Expected output: 1204815640, Time: 6280000
                6290  Test stimulus is: a=89875, b=183400, acc_fir=2
Data Mismatch, Netlist: 182455476, Expected output: 370150476, Time: 6300000
                6310  Test stimulus is: a=924686, b=252159, acc_fir=2
Data Mismatch, Netlist: 1893728567, Expected output: 2151678008, Time: 6320000
                6330  Test stimulus is: a=493550, b=163091, acc_fir=2
Data Mismatch, Netlist: 1008734411, Expected output: 1175457720, Time: 6340000
                6350  Test stimulus is: a=178224, b=12186, acc_fir=2
Data Mismatch, Netlist: 364905050, Expected output: 376963264, Time: 6360000
                6370  Test stimulus is: a=665927, b=239515, acc_fir=2
Data Mismatch, Netlist: 1363150519, Expected output: 1607992604, Time: 6380000
                6390  Test stimulus is: a=697542, b=259025, acc_fir=2
Data Mismatch, Netlist: 1428161769, Expected output: 1692926744, Time: 6400000
                6410  Test stimulus is: a=225362, b=180781, acc_fir=2
Data Mismatch, Netlist: 461373813, Expected output: 646447432, Time: 6420000
                6430  Test stimulus is: a=61783, b=244545, acc_fir=2
Data Mismatch, Netlist: 125830813, Expected output: 375915868, Time: 6440000
                6450  Test stimulus is: a=964223, b=95031, acc_fir=2
Data Mismatch, Netlist: 1973422899, Expected output: 2070415868, Time: 6460000
                6470  Test stimulus is: a=479755, b=258262, acc_fir=2
Data Mismatch, Netlist: 981469442, Expected output: 1245710380, Time: 6480000
                6490  Test stimulus is: a=155455, b=81948, acc_fir=2
Data Mismatch, Netlist: 316673304, Expected output: 400559356, Time: 6500000
                6510  Test stimulus is: a=955693, b=223763, acc_fir=2
Data Mismatch, Netlist: 1956644039, Expected output: 2185757876, Time: 6520000
                6530  Test stimulus is: a=556818, b=41608, acc_fir=2
Data Mismatch, Netlist: 1138756816, Expected output: 1181224008, Time: 6540000
                6550  Test stimulus is: a=822440, b=81761, acc_fir=2
Data Mismatch, Netlist: 1684014081, Expected output: 1767375520, Time: 6560000
                6570  Test stimulus is: a=740398, b=127180, acc_fir=2
Data Mismatch, Netlist: 1516241284, Expected output: 1646264504, Time: 6580000
                6590  Test stimulus is: a=967639, b=229310, acc_fir=2
Data Mismatch, Netlist: 1979715866, Expected output: 2214072156, Time: 6600000
                6610  Test stimulus is: a=867739, b=91365, acc_fir=2
Data Mismatch, Netlist: 1776289617, Expected output: 1869612652, Time: 6620000
                6630  Test stimulus is: a=384450, b=252870, acc_fir=2
Data Mismatch, Netlist: 786434254, Expected output: 1044907784, Time: 6640000
                6650  Test stimulus is: a=881977, b=253937, acc_fir=2
Data Mismatch, Netlist: 1805649621, Expected output: 2065171684, Time: 6660000
                6670  Test stimulus is: a=1034261, b=209317, acc_fir=2
Data Mismatch, Netlist: 2118124025, Expected output: 2332033108, Time: 6680000
                6690  Test stimulus is: a=959610, b=236672, acc_fir=2
Data Mismatch, Netlist: 1965032040, Expected output: 2207252968, Time: 6700000
                6710  Test stimulus is: a=514340, b=259300, acc_fir=2
Data Mismatch, Netlist: 1052771700, Expected output: 1318061200, Time: 6720000
                6730  Test stimulus is: a=918143, b=28533, acc_fir=2
Data Mismatch, Netlist: 1879051121, Expected output: 1907886588, Time: 6740000
                6750  Test stimulus is: a=770587, b=57715, acc_fir=2
Data Mismatch, Netlist: 1577060831, Expected output: 1635780716, Time: 6760000
                6770  Test stimulus is: a=1043250, b=178028, acc_fir=2
Data Mismatch, Netlist: 2134904372, Expected output: 2316831944, Time: 6780000
                6790  Test stimulus is: a=64633, b=220512, acc_fir=2
Data Mismatch, Netlist: 132121412, Expected output: 357564900, Time: 6800000
                6810  Test stimulus is: a=848832, b=240108, acc_fir=2
Data Mismatch, Netlist: 1736446188, Expected output: 1981812480, Time: 6820000
                6830  Test stimulus is: a=395758, b=41523, acc_fir=2
Data Mismatch, Netlist: 809502699, Expected output: 851969976, Time: 6840000
                6850  Test stimulus is: a=579545, b=101467, acc_fir=2
Data Mismatch, Netlist: 1184894911, Expected output: 1288703844, Time: 6860000
                6870  Test stimulus is: a=958027, b=226257, acc_fir=2
Data Mismatch, Netlist: 1960839933, Expected output: 2192050476, Time: 6880000
                6890  Test stimulus is: a=906831, b=36954, acc_fir=2
Data Mismatch, Netlist: 1855981974, Expected output: 1893730620, Time: 6900000
                6910  Test stimulus is: a=89687, b=23360, acc_fir=2
Data Mismatch, Netlist: 182454940, Expected output: 206047580, Time: 6920000
                6930  Test stimulus is: a=702981, b=86189, acc_fir=2
Data Mismatch, Netlist: 1438648513, Expected output: 1526728724, Time: 6940000
                6950  Test stimulus is: a=980409, b=227771, acc_fir=2
Data Mismatch, Netlist: 2006976671, Expected output: 2239760100, Time: 6960000
                6970  Test stimulus is: a=639182, b=182124, acc_fir=2
Data Mismatch, Netlist: 1308624036, Expected output: 1494745912, Time: 6980000
                6990  Test stimulus is: a=501827, b=163023, acc_fir=2
Data Mismatch, Netlist: 1027604955, Expected output: 1194328332, Time: 7000000
                7010  Test stimulus is: a=831460, b=425, acc_fir=2
Data Mismatch, Netlist: 1700794681, Expected output: 1700794256, Time: 7020000
                7030  Test stimulus is: a=1042173, b=34507, acc_fir=2
Data Mismatch, Netlist: 2132806847, Expected output: 2167933940, Time: 7040000
                7050  Test stimulus is: a=644771, b=160087, acc_fir=2
Data Mismatch, Netlist: 1319111651, Expected output: 1482689164, Time: 7060000
                7070  Test stimulus is: a=292016, b=160683, acc_fir=2
Data Mismatch, Netlist: 597689451, Expected output: 761791168, Time: 7080000
                7090  Test stimulus is: a=384732, b=10133, acc_fir=2
Data Mismatch, Netlist: 786435333, Expected output: 796396400, Time: 7100000
                7110  Test stimulus is: a=547965, b=234714, acc_fir=2
Data Mismatch, Netlist: 1121977038, Expected output: 1362100724, Time: 7120000
                7130  Test stimulus is: a=319582, b=191666, acc_fir=2
Data Mismatch, Netlist: 654311978, Expected output: 850395512, Time: 7140000
                7150  Test stimulus is: a=15522, b=36572, acc_fir=2
Data Mismatch, Netlist: 31458148, Expected output: 68682376, Time: 7160000
                7170  Test stimulus is: a=766636, b=61741, acc_fir=2
Data Mismatch, Netlist: 1568672733, Expected output: 1631586992, Time: 7180000
                7190  Test stimulus is: a=902495, b=177161, acc_fir=2
Data Mismatch, Netlist: 1847592325, Expected output: 2028995964, Time: 7200000
                7210  Test stimulus is: a=489813, b=123922, acc_fir=2
Data Mismatch, Netlist: 1002440038, Expected output: 1129317716, Time: 7220000
                7230  Test stimulus is: a=621323, b=43508, acc_fir=2
Data Mismatch, Netlist: 1270877728, Expected output: 1314917420, Time: 7240000
                7250  Test stimulus is: a=622938, b=199783, acc_fir=2
Data Mismatch, Netlist: 1275069903, Expected output: 1479542120, Time: 7260000
                7270  Test stimulus is: a=978555, b=152838, acc_fir=2
Data Mismatch, Netlist: 2002782962, Expected output: 2159020524, Time: 7280000
                7290  Test stimulus is: a=778030, b=156467, acc_fir=2
Data Mismatch, Netlist: 1591741931, Expected output: 1751649464, Time: 7300000
                7310  Test stimulus is: a=214612, b=3790, acc_fir=2
Data Mismatch, Netlist: 438307358, Expected output: 441977168, Time: 7320000
                7330  Test stimulus is: a=798506, b=255586, acc_fir=2
Data Mismatch, Netlist: 1633684746, Expected output: 1895304360, Time: 7340000
                7350  Test stimulus is: a=963004, b=44559, acc_fir=2
Data Mismatch, Netlist: 1971324671, Expected output: 2016937712, Time: 7360000
                7370  Test stimulus is: a=233952, b=191263, acc_fir=2
Data Mismatch, Netlist: 478152863, Expected output: 673712000, Time: 7380000
                7390  Test stimulus is: a=939101, b=75502, acc_fir=2
Data Mismatch, Netlist: 1923088994, Expected output: 2000159092, Time: 7400000
                7410  Test stimulus is: a=328152, b=162759, acc_fir=2
Data Mismatch, Netlist: 671090983, Expected output: 837289824, Time: 7420000
                7430  Test stimulus is: a=581585, b=87506, acc_fir=2
Data Mismatch, Netlist: 1189089558, Expected output: 1278218052, Time: 7440000
                7450  Test stimulus is: a=1037560, b=39601, acc_fir=2
Data Mismatch, Netlist: 2124416145, Expected output: 2164786144, Time: 7460000
                7470  Test stimulus is: a=690585, b=57768, acc_fir=2
Data Mismatch, Netlist: 1413482508, Expected output: 1472202340, Time: 7480000
                7490  Test stimulus is: a=552911, b=197516, acc_fir=2
Data Mismatch, Netlist: 1130369224, Expected output: 1332219708, Time: 7500000
                7510  Test stimulus is: a=624990, b=24131, acc_fir=2
Data Mismatch, Netlist: 1279264187, Expected output: 1303905656, Time: 7520000
                7530  Test stimulus is: a=924218, b=138506, acc_fir=2
Data Mismatch, Netlist: 1891633650, Expected output: 2033191144, Time: 7540000
                7550  Test stimulus is: a=206643, b=90591, acc_fir=2
Data Mismatch, Netlist: 421531307, Expected output: 513805516, Time: 7560000
                7570  Test stimulus is: a=203149, b=63788, acc_fir=2
Data Mismatch, Netlist: 415237984, Expected output: 480249396, Time: 7580000
                7590  Test stimulus is: a=367745, b=147903, acc_fir=2
Data Mismatch, Netlist: 752878531, Expected output: 903873028, Time: 7600000
                7610  Test stimulus is: a=345831, b=139526, acc_fir=2
Data Mismatch, Netlist: 706743458, Expected output: 849349532, Time: 7620000
                7630  Test stimulus is: a=421228, b=229318, acc_fir=2
Data Mismatch, Netlist: 861931382, Expected output: 1096287664, Time: 7640000
                7650  Test stimulus is: a=97410, b=231557, acc_fir=2
Data Mismatch, Netlist: 199230093, Expected output: 436208136, Time: 7660000
                7670  Test stimulus is: a=1023595, b=162288, acc_fir=2
Data Mismatch, Netlist: 2095057820, Expected output: 2260732332, Time: 7680000
                7690  Test stimulus is: a=983184, b=8325, acc_fir=2
Data Mismatch, Netlist: 2013266629, Expected output: 2021655104, Time: 7700000
                7710  Test stimulus is: a=208448, b=5394, acc_fir=2
Data Mismatch, Netlist: 425724434, Expected output: 430967040, Time: 7720000
                7730  Test stimulus is: a=519882, b=211900, acc_fir=2
Data Mismatch, Netlist: 1063259364, Expected output: 1279789864, Time: 7740000
                7750  Test stimulus is: a=800942, b=172867, acc_fir=2
Data Mismatch, Netlist: 1639973883, Expected output: 1816658616, Time: 7760000
                7770  Test stimulus is: a=26893, b=167618, acc_fir=2
Data Mismatch, Netlist: 54527222, Expected output: 225969204, Time: 7780000
                7790  Test stimulus is: a=45294, b=77144, acc_fir=2
Data Mismatch, Netlist: 92275984, Expected output: 170918840, Time: 7800000
                7810  Test stimulus is: a=723132, b=217665, acc_fir=2
Data Mismatch, Netlist: 1480590129, Expected output: 1703412464, Time: 7820000
                7830  Test stimulus is: a=489247, b=63936, acc_fir=2
Data Mismatch, Netlist: 1000345148, Expected output: 1065356412, Time: 7840000
                7850  Test stimulus is: a=637554, b=193653, acc_fir=2
Data Mismatch, Netlist: 1304431165, Expected output: 1502611912, Time: 7860000
                7870  Test stimulus is: a=1007576, b=214518, acc_fir=2
Data Mismatch, Netlist: 2061504854, Expected output: 2280656736, Time: 7880000
                7890  Test stimulus is: a=244191, b=240224, acc_fir=2
Data Mismatch, Netlist: 499124188, Expected output: 745015164, Time: 7900000
                7910  Test stimulus is: a=362183, b=181961, acc_fir=2
Data Mismatch, Netlist: 740297701, Expected output: 926419740, Time: 7920000
                7930  Test stimulus is: a=273760, b=28187, acc_fir=2
Data Mismatch, Netlist: 559941019, Expected output: 588776832, Time: 7940000
                7950  Test stimulus is: a=450397, b=71600, acc_fir=2
Data Mismatch, Netlist: 920653604, Expected output: 993529204, Time: 7960000
                7970  Test stimulus is: a=1023074, b=101787, acc_fir=2
Data Mismatch, Netlist: 2095055651, Expected output: 2198864264, Time: 7980000
                7990  Test stimulus is: a=860764, b=70679, acc_fir=2
Data Mismatch, Netlist: 1761610119, Expected output: 1833961840, Time: 8000000
                8010  Test stimulus is: a=969838, b=203315, acc_fir=2
Data Mismatch, Netlist: 1986003435, Expected output: 2194145720, Time: 8020000
                8030  Test stimulus is: a=447312, b=158804, acc_fir=2
Data Mismatch, Netlist: 914361748, Expected output: 1076890944, Time: 8040000
                8050  Test stimulus is: a=17415, b=185149, acc_fir=2
Data Mismatch, Netlist: 35651929, Expected output: 224919580, Time: 8060000
                8070  Test stimulus is: a=484787, b=241154, acc_fir=2
Data Mismatch, Netlist: 991954638, Expected output: 1238894284, Time: 8080000
                8090  Test stimulus is: a=691879, b=196686, acc_fir=2
Data Mismatch, Netlist: 1415580394, Expected output: 1616906908, Time: 8100000
                8110  Test stimulus is: a=173637, b=5583, acc_fir=2
Data Mismatch, Netlist: 354421475, Expected output: 359663892, Time: 8120000
                8130  Test stimulus is: a=900367, b=215209, acc_fir=2
Data Mismatch, Netlist: 1843397861, Expected output: 2063598652, Time: 8140000
                8150  Test stimulus is: a=82889, b=46676, acc_fir=2
Data Mismatch, Netlist: 167776120, Expected output: 215486244, Time: 8160000
                8170  Test stimulus is: a=895725, b=74049, acc_fir=2
Data Mismatch, Netlist: 1832914165, Expected output: 1908411316, Time: 8180000
                8190  Test stimulus is: a=924117, b=253691, acc_fir=2
Data Mismatch, Netlist: 1891633231, Expected output: 2151155540, Time: 8200000
                8210  Test stimulus is: a=337232, b=8176, acc_fir=2
Data Mismatch, Netlist: 689964848, Expected output: 697828672, Time: 8220000
                8230  Test stimulus is: a=653868, b=3087, acc_fir=2
Data Mismatch, Netlist: 1337985215, Expected output: 1341130928, Time: 8240000
                8250  Test stimulus is: a=423686, b=44543, acc_fir=2
Data Mismatch, Netlist: 866127383, Expected output: 911215640, Time: 8260000
                8270  Test stimulus is: a=451761, b=64919, acc_fir=2
Data Mismatch, Netlist: 924845147, Expected output: 990905028, Time: 8280000
                8290  Test stimulus is: a=390527, b=58043, acc_fir=2
Data Mismatch, Netlist: 799016631, Expected output: 858260988, Time: 8300000
                8310  Test stimulus is: a=378304, b=80872, acc_fir=2
Data Mismatch, Netlist: 773851368, Expected output: 856164096, Time: 8320000
                8330  Test stimulus is: a=570347, b=233624, acc_fir=2
Data Mismatch, Netlist: 1166020676, Expected output: 1405095852, Time: 8340000
                8350  Test stimulus is: a=81789, b=229396, acc_fir=2
Data Mismatch, Netlist: 165678600, Expected output: 400559604, Time: 8360000
                8370  Test stimulus is: a=289358, b=207492, acc_fir=2
Data Mismatch, Netlist: 591399356, Expected output: 803735864, Time: 8380000
                8390  Test stimulus is: a=44580, b=259400, acc_fir=2
Data Mismatch, Netlist: 90180056, Expected output: 355469456, Time: 8400000
                8410  Test stimulus is: a=581606, b=101198, acc_fir=2
Data Mismatch, Netlist: 1189089510, Expected output: 1292373912, Time: 8420000
                8430  Test stimulus is: a=780575, b=230579, acc_fir=2
Data Mismatch, Netlist: 1598031151, Expected output: 1833960572, Time: 8440000
                8450  Test stimulus is: a=213327, b=177900, acc_fir=2
Data Mismatch, Netlist: 436209192, Expected output: 618136892, Time: 8460000
                8470  Test stimulus is: a=1045404, b=32797, acc_fir=2
Data Mismatch, Netlist: 2139098765, Expected output: 2172653168, Time: 8480000
                8490  Test stimulus is: a=130695, b=253744, acc_fir=2
Data Mismatch, Netlist: 266341196, Expected output: 525863452, Time: 8500000
                8510  Test stimulus is: a=60586, b=51766, acc_fir=2
Data Mismatch, Netlist: 123732702, Expected output: 176685736, Time: 8520000
                8530  Test stimulus is: a=781147, b=31676, acc_fir=2
Data Mismatch, Netlist: 1598033704, Expected output: 1630014828, Time: 8540000
                8550  Test stimulus is: a=98604, b=251636, acc_fir=2
Data Mismatch, Netlist: 201328036, Expected output: 458753200, Time: 8560000
                8570  Test stimulus is: a=771493, b=147578, acc_fir=2
Data Mismatch, Netlist: 1579157262, Expected output: 1730152084, Time: 8580000
                8590  Test stimulus is: a=730642, b=182340, acc_fir=2
Data Mismatch, Netlist: 1495271564, Expected output: 1681918024, Time: 8600000
                8610  Test stimulus is: a=296452, b=21105, acc_fir=2
Data Mismatch, Netlist: 606079105, Expected output: 627574800, Time: 8620000
                8630  Test stimulus is: a=717303, b=21590, acc_fir=2
Data Mismatch, Netlist: 1468008498, Expected output: 1490028508, Time: 8640000
                8650  Test stimulus is: a=717581, b=135044, acc_fir=2
Data Mismatch, Netlist: 1468009912, Expected output: 1605897268, Time: 8660000
                8670  Test stimulus is: a=821070, b=223178, acc_fir=2
Data Mismatch, Netlist: 1679822594, Expected output: 1907887416, Time: 8680000
                8690  Test stimulus is: a=238814, b=253996, acc_fir=2
Data Mismatch, Netlist: 488637348, Expected output: 748684152, Time: 8700000
                8710  Test stimulus is: a=833807, b=224951, acc_fir=2
Data Mismatch, Netlist: 1707082995, Expected output: 1937245244, Time: 8720000
                8730  Test stimulus is: a=744686, b=227777, acc_fir=2
Data Mismatch, Netlist: 1524630905, Expected output: 1757414328, Time: 8740000
                8750  Test stimulus is: a=354862, b=61285, acc_fir=2
Data Mismatch, Netlist: 725617181, Expected output: 788007096, Time: 8760000
                8770  Test stimulus is: a=505443, b=29358, acc_fir=2
Data Mismatch, Netlist: 1033898554, Expected output: 1063782796, Time: 8780000
                8790  Test stimulus is: a=699371, b=132186, acc_fir=2
Data Mismatch, Netlist: 1430261766, Expected output: 1565527980, Time: 8800000
                8810  Test stimulus is: a=646435, b=218020, acc_fir=2
Data Mismatch, Netlist: 1323304496, Expected output: 1546126476, Time: 8820000
                8830  Test stimulus is: a=485535, b=1172, acc_fir=2
Data Mismatch, Netlist: 994050832, Expected output: 995099260, Time: 8840000
                8850  Test stimulus is: a=782908, b=146918, acc_fir=2
Data Mismatch, Netlist: 1602226902, Expected output: 1752172784, Time: 8860000
                8870  Test stimulus is: a=685968, b=216647, acc_fir=2
Data Mismatch, Netlist: 1402998407, Expected output: 1624772160, Time: 8880000
                8890  Test stimulus is: a=458029, b=245844, acc_fir=2
Data Mismatch, Netlist: 937428232, Expected output: 1189086388, Time: 8900000
                8910  Test stimulus is: a=259843, b=152867, acc_fir=2
Data Mismatch, Netlist: 530582831, Expected output: 686820364, Time: 8920000
                8930  Test stimulus is: a=784518, b=143188, acc_fir=2
Data Mismatch, Netlist: 1606419308, Expected output: 1752695320, Time: 8940000
                8950  Test stimulus is: a=339348, b=251811, acc_fir=2
Data Mismatch, Netlist: 694159347, Expected output: 951584336, Time: 8960000
                8970  Test stimulus is: a=925515, b=243, acc_fir=2
Data Mismatch, Netlist: 1893731871, Expected output: 1893731628, Time: 8980000
                8990  Test stimulus is: a=177655, b=149414, acc_fir=2
Data Mismatch, Netlist: 362809730, Expected output: 515377116, Time: 9000000
                9010  Test stimulus is: a=352453, b=88634, acc_fir=2
Data Mismatch, Netlist: 721421134, Expected output: 812122900, Time: 9020000
                9030  Test stimulus is: a=81281, b=260110, acc_fir=2
Data Mismatch, Netlist: 165676562, Expected output: 432014852, Time: 9040000
                9050  Test stimulus is: a=59224, b=40466, acc_fir=2
Data Mismatch, Netlist: 119541106, Expected output: 160959840, Time: 9060000
                9070  Test stimulus is: a=613606, b=35185, acc_fir=2
Data Mismatch, Netlist: 1256195337, Expected output: 1291846552, Time: 9080000
                9090  Test stimulus is: a=212708, b=83577, acc_fir=2
Data Mismatch, Netlist: 434113545, Expected output: 519572368, Time: 9100000
                9110  Test stimulus is: a=1012751, b=106044, acc_fir=2
Data Mismatch, Netlist: 2074083448, Expected output: 2182611004, Time: 9120000
                9130  Test stimulus is: a=734535, b=147089, acc_fir=2
Data Mismatch, Netlist: 1503659437, Expected output: 1654129948, Time: 9140000
                9150  Test stimulus is: a=313679, b=186733, acc_fir=2
Data Mismatch, Netlist: 641730217, Expected output: 832570684, Time: 9160000
                9170  Test stimulus is: a=263435, b=225296, acc_fir=2
Data Mismatch, Netlist: 538969148, Expected output: 769655852, Time: 9180000
                9190  Test stimulus is: a=1047000, b=228672, acc_fir=2
Data Mismatch, Netlist: 2143291552, Expected output: 2377123680, Time: 9200000
                9210  Test stimulus is: a=374665, b=2065, acc_fir=2
Data Mismatch, Netlist: 765464117, Expected output: 767561252, Time: 9220000
                9230  Test stimulus is: a=265209, b=24509, acc_fir=2
Data Mismatch, Netlist: 541069729, Expected output: 565710820, Time: 9240000
                9250  Test stimulus is: a=643716, b=37756, acc_fir=2
Data Mismatch, Netlist: 1317014412, Expected output: 1355287056, Time: 9260000
                9270  Test stimulus is: a=513920, b=222795, acc_fir=2
Data Mismatch, Netlist: 1050676811, Expected output: 1278742016, Time: 9280000
                9290  Test stimulus is: a=352970, b=87372, acc_fir=2
Data Mismatch, Netlist: 721423476, Expected output: 810552104, Time: 9300000
                9310  Test stimulus is: a=370872, b=138077, acc_fir=2
Data Mismatch, Netlist: 759170109, Expected output: 900203232, Time: 9320000
                9330  Test stimulus is: a=698098, b=98532, acc_fir=2
Data Mismatch, Netlist: 1428163756, Expected output: 1528826824, Time: 9340000
                9350  Test stimulus is: a=530500, b=87121, acc_fir=2
Data Mismatch, Netlist: 1086325089, Expected output: 1175453968, Time: 9360000
                9370  Test stimulus is: a=1021615, b=9536, acc_fir=2
Data Mismatch, Netlist: 2090863612, Expected output: 2100300476, Time: 9380000
                9390  Test stimulus is: a=501222, b=34117, acc_fir=2
Data Mismatch, Netlist: 1025509597, Expected output: 1060112280, Time: 9400000
                9410  Test stimulus is: a=835767, b=135000, acc_fir=2
Data Mismatch, Netlist: 1711277108, Expected output: 1849164508, Time: 9420000
                9430  Test stimulus is: a=499365, b=174958, acc_fir=2
Data Mismatch, Netlist: 1021316098, Expected output: 1200097940, Time: 9440000
                9450  Test stimulus is: a=860149, b=11876, acc_fir=2
Data Mismatch, Netlist: 1759514680, Expected output: 1771573204, Time: 9460000
                9470  Test stimulus is: a=3682, b=180376, acc_fir=2
Data Mismatch, Netlist: 6294048, Expected output: 190843272, Time: 9480000
                9490  Test stimulus is: a=119321, b=28696, acc_fir=2
Data Mismatch, Netlist: 243271804, Expected output: 272631908, Time: 9500000
                9510  Test stimulus is: a=1048305, b=51076, acc_fir=2
Data Mismatch, Netlist: 2145389896, Expected output: 2197294020, Time: 9520000
                9530  Test stimulus is: a=384615, b=159900, acc_fir=2
Data Mismatch, Netlist: 786434616, Expected output: 950012316, Time: 9540000
                9550  Test stimulus is: a=28068, b=222654, acc_fir=2
Data Mismatch, Netlist: 56625230, Expected output: 284165776, Time: 9560000
                9570  Test stimulus is: a=2329, b=54454, acc_fir=2
Data Mismatch, Netlist: 4195610, Expected output: 59769956, Time: 9580000
                9590  Test stimulus is: a=379969, b=194391, acc_fir=2
Data Mismatch, Netlist: 778043995, Expected output: 976748804, Time: 9600000
                9610  Test stimulus is: a=807879, b=179159, acc_fir=2
Data Mismatch, Netlist: 1652560115, Expected output: 1835536156, Time: 9620000
                9630  Test stimulus is: a=822111, b=253354, acc_fir=2
Data Mismatch, Netlist: 1681919782, Expected output: 1940917628, Time: 9640000
                9650  Test stimulus is: a=262166, b=59717, acc_fir=2
Data Mismatch, Netlist: 536871325, Expected output: 597688408, Time: 9660000
                9670  Test stimulus is: a=751249, b=257121, acc_fir=2
Data Mismatch, Netlist: 1537215141, Expected output: 1800407620, Time: 9680000
                9690  Test stimulus is: a=717788, b=187159, acc_fir=2
Data Mismatch, Netlist: 1468010631, Expected output: 1659375472, Time: 9700000
                9710  Test stimulus is: a=757792, b=47636, acc_fir=2
Data Mismatch, Netlist: 1551892628, Expected output: 1600651392, Time: 9720000
                9730  Test stimulus is: a=588536, b=23243, acc_fir=2
Data Mismatch, Netlist: 1203768491, Expected output: 1227361248, Time: 9740000
                9750  Test stimulus is: a=100257, b=179918, acc_fir=2
Data Mismatch, Netlist: 203427666, Expected output: 387452548, Time: 9760000
                9770  Test stimulus is: a=456877, b=41310, acc_fir=2
Data Mismatch, Netlist: 935330834, Expected output: 977273524, Time: 9780000
                9790  Test stimulus is: a=858422, b=126306, acc_fir=2
Data Mismatch, Netlist: 1757414970, Expected output: 1886389464, Time: 9800000
                9810  Test stimulus is: a=763723, b=162417, acc_fir=2
Data Mismatch, Netlist: 1562381725, Expected output: 1728580908, Time: 9820000
                9830  Test stimulus is: a=661576, b=256232, acc_fir=2
Data Mismatch, Netlist: 1354760712, Expected output: 1616904480, Time: 9840000
                9850  Test stimulus is: a=652584, b=221959, acc_fir=2
Data Mismatch, Netlist: 1335887271, Expected output: 1562903712, Time: 9860000
                9870  Test stimulus is: a=515651, b=72021, acc_fir=2
Data Mismatch, Netlist: 1054870113, Expected output: 1128270092, Time: 9880000
                9890  Test stimulus is: a=426784, b=108198, acc_fir=2
Data Mismatch, Netlist: 872418598, Expected output: 983043200, Time: 9900000
                9910  Test stimulus is: a=726880, b=86210, acc_fir=2
Data Mismatch, Netlist: 1486884418, Expected output: 1574964608, Time: 9920000
                9930  Test stimulus is: a=731957, b=251424, acc_fir=2
Data Mismatch, Netlist: 1497369844, Expected output: 1754795220, Time: 9940000
                9950  Test stimulus is: a=320153, b=2840, acc_fir=2
Data Mismatch, Netlist: 654314364, Expected output: 656935524, Time: 9960000
                9970  Test stimulus is: a=93956, b=177283, acc_fir=2
Data Mismatch, Netlist: 190844051, Expected output: 372247568, Time: 9980000
                9990  Test stimulus is: a=991449, b=244787, acc_fir=2
Data Mismatch, Netlist: 2030044055, Expected output: 2280653668, Time: 10000000
               10010  Test stimulus is: a=672868, b=7320, acc_fir=2
Data Mismatch, Netlist: 1377829416, Expected output: 1385169296, Time: 10020000
               10030  Test stimulus is: a=323303, b=29507, acc_fir=2
Data Mismatch, Netlist: 660606175, Expected output: 690490268, Time: 10040000
               10050  Test stimulus is: a=134940, b=199069, acc_fir=2
Data Mismatch, Netlist: 274730509, Expected output: 478153840, Time: 10060000
               10070  Test stimulus is: a=42578, b=114543, acc_fir=2
Data Mismatch, Netlist: 85985975, Expected output: 202901832, Time: 10080000
               10090  Test stimulus is: a=592869, b=195656, acc_fir=2
Data Mismatch, Netlist: 1212157916, Expected output: 1412435860, Time: 10100000
               10110  Test stimulus is: a=480311, b=21579, acc_fir=2
Data Mismatch, Netlist: 983564583, Expected output: 1005584604, Time: 10120000
               10130  Test stimulus is: a=1033586, b=5944, acc_fir=2
Data Mismatch, Netlist: 2116028160, Expected output: 2121795016, Time: 10140000
               10150  Test stimulus is: a=528302, b=143164, acc_fir=2
Data Mismatch, Netlist: 1080037364, Expected output: 1226313400, Time: 10160000
               10170  Test stimulus is: a=157993, b=33078, acc_fir=2
Data Mismatch, Netlist: 322962906, Expected output: 356517028, Time: 10180000
               10190  Test stimulus is: a=802663, b=219301, acc_fir=2
Data Mismatch, Netlist: 1642073665, Expected output: 1866468764, Time: 10200000
               10210  Test stimulus is: a=148452, b=126896, acc_fir=2
Data Mismatch, Netlist: 301994304, Expected output: 431493008, Time: 10220000
               10230  Test stimulus is: a=835750, b=202128, acc_fir=2
Data Mismatch, Netlist: 1711277096, Expected output: 1917846168, Time: 10240000
               10250  Test stimulus is: a=437766, b=34622, acc_fir=2
Data Mismatch, Netlist: 895486294, Expected output: 930613272, Time: 10260000
               10270  Test stimulus is: a=468155, b=205017, acc_fir=2
Data Mismatch, Netlist: 958399429, Expected output: 1168114412, Time: 10280000
               10290  Test stimulus is: a=687575, b=252257, acc_fir=2
Data Mismatch, Netlist: 1407191229, Expected output: 1665140572, Time: 10300000
               10310  Test stimulus is: a=52508, b=236308, acc_fir=2
Data Mismatch, Netlist: 106956164, Expected output: 348652656, Time: 10320000
               10330  Test stimulus is: a=853437, b=198382, acc_fir=2
Data Mismatch, Netlist: 1746929634, Expected output: 1949828852, Time: 10340000
               10350  Test stimulus is: a=857402, b=62454, acc_fir=2
Data Mismatch, Netlist: 1755317982, Expected output: 1818756328, Time: 10360000
               10370  Test stimulus is: a=153454, b=52196, acc_fir=2
Data Mismatch, Netlist: 312479644, Expected output: 365432248, Time: 10380000
               10390  Test stimulus is: a=561954, b=13915, acc_fir=2
Data Mismatch, Netlist: 1149242595, Expected output: 1163398280, Time: 10400000
               10410  Test stimulus is: a=920843, b=186707, acc_fir=2
Data Mismatch, Netlist: 1885341055, Expected output: 2076181548, Time: 10420000
               10430  Test stimulus is: a=735272, b=81729, acc_fir=2
Data Mismatch, Netlist: 1505755617, Expected output: 1589117088, Time: 10440000
               10450  Test stimulus is: a=393317, b=209580, acc_fir=2
Data Mismatch, Netlist: 805306944, Expected output: 1019740564, Time: 10460000
               10470  Test stimulus is: a=341270, b=101226, acc_fir=2
Data Mismatch, Netlist: 698353090, Expected output: 801637464, Time: 10480000
               10490  Test stimulus is: a=805246, b=149067, acc_fir=2
Data Mismatch, Netlist: 1648363075, Expected output: 1800930808, Time: 10500000
               10510  Test stimulus is: a=190896, b=117037, acc_fir=2
Data Mismatch, Netlist: 390072301, Expected output: 509609664, Time: 10520000
               10530  Test stimulus is: a=915668, b=23379, acc_fir=2
Data Mismatch, Netlist: 1874855075, Expected output: 1898447696, Time: 10540000
               10550  Test stimulus is: a=412955, b=168211, acc_fir=2
Data Mismatch, Netlist: 845153663, Expected output: 1017119852, Time: 10560000
               10570  Test stimulus is: a=979087, b=236730, acc_fir=2
Data Mismatch, Netlist: 2004878070, Expected output: 2247098940, Time: 10580000
               10590  Test stimulus is: a=197530, b=96413, acc_fir=2
Data Mismatch, Netlist: 402657029, Expected output: 501223016, Time: 10600000
               10610  Test stimulus is: a=709727, b=184156, acc_fir=2
Data Mismatch, Netlist: 1453327064, Expected output: 1641546108, Time: 10620000
               10630  Test stimulus is: a=399231, b=137368, acc_fir=2
Data Mismatch, Netlist: 815795860, Expected output: 956304892, Time: 10640000
               10650  Test stimulus is: a=637631, b=156027, acc_fir=2
Data Mismatch, Netlist: 1304431735, Expected output: 1463814908, Time: 10660000
               10670  Test stimulus is: a=1025051, b=141291, acc_fir=2
Data Mismatch, Netlist: 2099249751, Expected output: 2243428460, Time: 10680000
               10690  Test stimulus is: a=235598, b=80774, acc_fir=2
Data Mismatch, Netlist: 482345662, Expected output: 564658488, Time: 10700000
               10710  Test stimulus is: a=664288, b=1621, acc_fir=2
Data Mismatch, Netlist: 1358957525, Expected output: 1360530304, Time: 10720000
               10730  Test stimulus is: a=604590, b=156878, acc_fir=2
Data Mismatch, Netlist: 1237321606, Expected output: 1397753528, Time: 10740000
               10750  Test stimulus is: a=858667, b=9224, acc_fir=2
Data Mismatch, Netlist: 1757415604, Expected output: 1766852780, Time: 10760000
               10770  Test stimulus is: a=381779, b=3133, acc_fir=2
Data Mismatch, Netlist: 780144009, Expected output: 783289676, Time: 10780000
               10790  Test stimulus is: a=805775, b=678, acc_fir=2
Data Mismatch, Netlist: 1648365282, Expected output: 1648889404, Time: 10800000
               10810  Test stimulus is: a=993732, b=138634, acc_fir=2
Data Mismatch, Netlist: 2034239642, Expected output: 2175797008, Time: 10820000
               10830  Test stimulus is: a=877053, b=257123, acc_fir=2
Data Mismatch, Netlist: 1795164247, Expected output: 2058356724, Time: 10840000
               10850  Test stimulus is: a=675459, b=215426, acc_fir=2
Data Mismatch, Netlist: 1382026126, Expected output: 1602226700, Time: 10860000
               10870  Test stimulus is: a=97173, b=50064, acc_fir=2
Data Mismatch, Netlist: 197136356, Expected output: 247991892, Time: 10880000
               10890  Test stimulus is: a=217512, b=216356, acc_fir=2
Data Mismatch, Netlist: 444598212, Expected output: 665847456, Time: 10900000
               10910  Test stimulus is: a=188307, b=87076, acc_fir=2
Data Mismatch, Netlist: 383782512, Expected output: 472911436, Time: 10920000
               10930  Test stimulus is: a=412568, b=121205, acc_fir=2
Data Mismatch, Netlist: 843059157, Expected output: 966790752, Time: 10940000
               10950  Test stimulus is: a=743587, b=39464, acc_fir=2
Data Mismatch, Netlist: 1522533044, Expected output: 1562903180, Time: 10960000
               10970  Test stimulus is: a=313942, b=244591, acc_fir=2
Data Mismatch, Netlist: 641731271, Expected output: 891816280, Time: 10980000
               10990  Test stimulus is: a=651216, b=4664, acc_fir=2
Data Mismatch, Netlist: 1331695480, Expected output: 1336414016, Time: 11000000
               11010  Test stimulus is: a=369317, b=237471, acc_fir=2
Data Mismatch, Netlist: 754977843, Expected output: 997722772, Time: 11020000
               11030  Test stimulus is: a=663464, b=186326, acc_fir=2
Data Mismatch, Netlist: 1356861558, Expected output: 1547177632, Time: 11040000
               11050  Test stimulus is: a=711669, b=245211, acc_fir=2
Data Mismatch, Netlist: 1455428015, Expected output: 1706037204, Time: 11060000
               11070  Test stimulus is: a=576086, b=155382, acc_fir=2
Data Mismatch, Netlist: 1178602062, Expected output: 1337461080, Time: 11080000
               11090  Test stimulus is: a=279348, b=241903, acc_fir=2
Data Mismatch, Netlist: 570428863, Expected output: 817892560, Time: 11100000
               11110  Test stimulus is: a=13000, b=132923, acc_fir=2
Data Mismatch, Netlist: 25168987, Expected output: 160959264, Time: 11120000
               11130  Test stimulus is: a=191099, b=186870, acc_fir=2
Data Mismatch, Netlist: 390073314, Expected output: 580913644, Time: 11140000
               11150  Test stimulus is: a=373427, b=234979, acc_fir=2
Data Mismatch, Netlist: 763366575, Expected output: 1003489996, Time: 11160000
               11170  Test stimulus is: a=856030, b=179216, acc_fir=2
Data Mismatch, Netlist: 1751125896, Expected output: 1934626680, Time: 11180000
               11190  Test stimulus is: a=180063, b=182551, acc_fir=2
Data Mismatch, Netlist: 367005331, Expected output: 553651580, Time: 11200000
               11210  Test stimulus is: a=96205, b=248000, acc_fir=2
Data Mismatch, Netlist: 195039220, Expected output: 448794420, Time: 11220000
               11230  Test stimulus is: a=998131, b=185599, acc_fir=2
Data Mismatch, Netlist: 2042629323, Expected output: 2232421324, Time: 11240000
               11250  Test stimulus is: a=997787, b=169690, acc_fir=2
Data Mismatch, Netlist: 2042627910, Expected output: 2216167020, Time: 11260000
               11270  Test stimulus is: a=940129, b=4997, acc_fir=2
Data Mismatch, Netlist: 1925186313, Expected output: 1929904516, Time: 11280000
               11290  Test stimulus is: a=178523, b=40314, acc_fir=2
Data Mismatch, Netlist: 364906214, Expected output: 405800300, Time: 11300000
               11310  Test stimulus is: a=314357, b=206142, acc_fir=2
Data Mismatch, Netlist: 641732882, Expected output: 852496340, Time: 11320000
               11330  Test stimulus is: a=264813, b=54423, acc_fir=2
Data Mismatch, Netlist: 541067851, Expected output: 596642228, Time: 11340000
               11350  Test stimulus is: a=392593, b=145186, acc_fir=2
Data Mismatch, Netlist: 803211110, Expected output: 951584324, Time: 11360000
               11370  Test stimulus is: a=184942, b=150047, acc_fir=2
Data Mismatch, Netlist: 377489879, Expected output: 531106232, Time: 11380000
               11390  Test stimulus is: a=948095, b=73233, acc_fir=2
Data Mismatch, Netlist: 1939869197, Expected output: 2014842364, Time: 11400000
               11410  Test stimulus is: a=928896, b=201970, acc_fir=2
Data Mismatch, Netlist: 1902117618, Expected output: 2108686848, Time: 11420000
               11430  Test stimulus is: a=221545, b=200849, acc_fir=2
Data Mismatch, Netlist: 452986421, Expected output: 658507172, Time: 11440000
               11450  Test stimulus is: a=751342, b=156536, acc_fir=2
Data Mismatch, Netlist: 1537215792, Expected output: 1697123256, Time: 11460000
               11470  Test stimulus is: a=294393, b=240522, acc_fir=2
Data Mismatch, Netlist: 601885038, Expected output: 847775716, Time: 11480000
               11490  Test stimulus is: a=727792, b=35977, acc_fir=2
Data Mismatch, Netlist: 1488981065, Expected output: 1525681088, Time: 11500000
               11510  Test stimulus is: a=825732, b=245812, acc_fir=2
Data Mismatch, Netlist: 1690306116, Expected output: 1941964304, Time: 11520000
               11530  Test stimulus is: a=888474, b=110498, acc_fir=2
Data Mismatch, Netlist: 1818233866, Expected output: 1930955368, Time: 11540000
               11550  Test stimulus is: a=571553, b=60133, acc_fir=2
Data Mismatch, Netlist: 1170211689, Expected output: 1231553156, Time: 11560000
               11570  Test stimulus is: a=822783, b=86475, acc_fir=2
Data Mismatch, Netlist: 1684015559, Expected output: 1772095484, Time: 11580000
               11590  Test stimulus is: a=353151, b=122623, acc_fir=2
Data Mismatch, Netlist: 721424123, Expected output: 846728700, Time: 11600000
               11610  Test stimulus is: a=387345, b=232529, acc_fir=2
Data Mismatch, Netlist: 792724629, Expected output: 1030751300, Time: 11620000
               11630  Test stimulus is: a=736228, b=63190, acc_fir=2
Data Mismatch, Netlist: 1505759334, Expected output: 1570246544, Time: 11640000
               11650  Test stimulus is: a=584890, b=131764, acc_fir=2
Data Mismatch, Netlist: 1197474716, Expected output: 1332216552, Time: 11660000
               11670  Test stimulus is: a=124129, b=147782, acc_fir=2
Data Mismatch, Netlist: 253756618, Expected output: 404751236, Time: 11680000
               11690  Test stimulus is: a=367779, b=206866, acc_fir=2
Data Mismatch, Netlist: 752878238, Expected output: 964690572, Time: 11700000
               11710  Test stimulus is: a=899539, b=162669, acc_fir=2
Data Mismatch, Netlist: 1841301689, Expected output: 2007500620, Time: 11720000
               11730  Test stimulus is: a=807313, b=224414, acc_fir=2
Data Mismatch, Netlist: 1652557538, Expected output: 1882195524, Time: 11740000
               11750  Test stimulus is: a=892124, b=55934, acc_fir=2
Data Mismatch, Netlist: 1826620398, Expected output: 1883767664, Time: 11760000
               11770  Test stimulus is: a=1042736, b=239692, acc_fir=2
Data Mismatch, Netlist: 2134902028, Expected output: 2380268736, Time: 11780000
               11790  Test stimulus is: a=699557, b=77729, acc_fir=2
Data Mismatch, Netlist: 1432355893, Expected output: 1511522964, Time: 11800000
               11810  Test stimulus is: a=970657, b=227034, acc_fir=2
Data Mismatch, Netlist: 1986006878, Expected output: 2218266244, Time: 11820000
               11830  Test stimulus is: a=191674, b=233330, acc_fir=2
Data Mismatch, Netlist: 392168538, Expected output: 630719208, Time: 11840000
               11850  Test stimulus is: a=812015, b=156525, acc_fir=2
Data Mismatch, Netlist: 1660948777, Expected output: 1820856252, Time: 11860000
               11870  Test stimulus is: a=55896, b=77924, acc_fir=2
Data Mismatch, Netlist: 113248708, Expected output: 192940384, Time: 11880000
               11890  Test stimulus is: a=227614, b=208749, acc_fir=2
Data Mismatch, Netlist: 465569253, Expected output: 678954104, Time: 11900000
               11910  Test stimulus is: a=462615, b=43295, acc_fir=2
Data Mismatch, Netlist: 945819003, Expected output: 989858908, Time: 11920000
               11930  Test stimulus is: a=317189, b=37410, acc_fir=2
Data Mismatch, Netlist: 648023094, Expected output: 686296084, Time: 11940000
               11950  Test stimulus is: a=829209, b=189619, acc_fir=2
Data Mismatch, Netlist: 1696599319, Expected output: 1890585700, Time: 11960000
               11970  Test stimulus is: a=195597, b=130018, acc_fir=2
Data Mismatch, Netlist: 400556566, Expected output: 533200948, Time: 11980000
               11990  Test stimulus is: a=515598, b=73179, acc_fir=2
Data Mismatch, Netlist: 1054870035, Expected output: 1129318456, Time: 12000000
               12010  Test stimulus is: a=768190, b=69842, acc_fir=2
Data Mismatch, Netlist: 1572864970, Expected output: 1644167928, Time: 12020000
               12030  Test stimulus is: a=687141, b=93979, acc_fir=2
Data Mismatch, Netlist: 1407189423, Expected output: 1503133844, Time: 12040000


***Random Functionality Tests for multiplier with unsigned inputs are ended***




***Directed Functionality Test for multiplier is applied***


               12050  Test stimulus is: a=255, b=1, acc_fir=2
Data Mismatch, Netlist: 1021, Expected output: 1020, Time: 12060000


***Directed Functionality Test for multiplier is ended***




***Directed Functionality Test for multiplier is applied***


               12070  Test stimulus is: a=255, b=1, acc_fir=2
Data Mismatch, Netlist: 1021, Expected output: 1020, Time: 12080000


***Directed Functionality Test for multiplier is ended***




***Directed Functionality Test for multiplier is applied***


               12090  Test stimulus is: a=255, b=1, acc_fir=2
Data Mismatch, Netlist: 1021, Expected output: 1020, Time: 12100000


***Directed Functionality Test for multiplier is ended***




***Directed Functionality Test for multiplier is applied***


               12110  Test stimulus is: a=1048575, b=262143, acc_fir=2
Data Mismatch, Netlist: 2145391099, Expected output: 2413301756, Time: 12120000


***Directed Functionality Test for multiplier is ended***


604 comparison(s) mismatched
ERROR: SIM: Simulation Failed
- /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./sim/co_sim_tb/co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:215: Verilog $finish
INFO: SPR: Post-PnR simulation for design: add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 had ended
