Notice 0: Reading LEF file:  Nangate45/Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45/Nangate45.lef
Notice 0: 
Reading DEF file: no_pins.def
Notice 0: Design: gcd
Notice 0: Finished DEF file: no_pins.def
#Macro blocks found: 0
Using 5u default boundaries offset
Using 2 tracks default min distance between IO pins
[ERROR PPL-0010] Design without pins
PPL-0010
