===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 39.9239 seconds

  ----Wall Time----  ----Name----
    4.8665 ( 12.2%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    Parse OMIR
    4.0659 ( 10.2%)    Parse modules
    0.7690 (  1.9%)    Verify circuit
   30.4032 ( 76.2%)  'firrtl.circuit' Pipeline
    0.7636 (  1.9%)    LowerFIRRTLAnnotations
    2.6843 (  6.7%)    'firrtl.module' Pipeline
    0.8724 (  2.2%)      DropName
    1.8118 (  4.5%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0738 (  0.2%)    'firrtl.module' Pipeline
    0.0738 (  0.2%)      LowerCHIRRTLPass
    0.1298 (  0.3%)    InferWidths
    0.7855 (  2.0%)    MemToRegOfVec
    1.1056 (  2.8%)    InferResets
    0.0643 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0943 (  0.2%)    WireDFT
    0.6947 (  1.7%)    'firrtl.module' Pipeline
    0.6947 (  1.7%)      FlattenMemory
    0.9241 (  2.3%)    LowerFIRRTLTypes
    1.0246 (  2.6%)    'firrtl.module' Pipeline
    0.9851 (  2.5%)      ExpandWhens
    0.0395 (  0.1%)      SFCCompat
    0.9102 (  2.3%)    Inliner
    0.9929 (  2.5%)    'firrtl.module' Pipeline
    0.9928 (  2.5%)      RandomizeRegisterInit
    0.4795 (  1.2%)    CheckCombCycles
    0.0627 (  0.2%)      (A) circt::firrtl::InstanceGraph
    8.5745 ( 21.5%)    'firrtl.module' Pipeline
    8.0756 ( 20.2%)      Canonicalizer
    0.4988 (  1.2%)      InferReadWrite
    0.2097 (  0.5%)    PrefixModules
    0.0815 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    1.5483 (  3.9%)    IMConstProp
    0.0833 (  0.2%)    AddSeqMemPorts
    0.0833 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.5249 (  1.3%)    CreateSiFiveMetadata
    0.0424 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    GrandCentral
    0.0519 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.7066 (  1.8%)    SymbolDCE
    0.0809 (  0.2%)    BlackBoxReader
    0.0809 (  0.2%)      (A) circt::firrtl::InstanceGraph
    6.0005 ( 15.0%)    'firrtl.module' Pipeline
    0.4356 (  1.1%)      DropName
    5.5649 ( 13.9%)      Canonicalizer
    0.6870 (  1.7%)    IMDeadCodeElim
    0.0781 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    EmitOMIR
    0.0402 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.2158 (  0.5%)    LowerXMR
    0.0227 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.6314 (  1.6%)  LowerFIRRTLToHW
    0.0134 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.9882 (  2.5%)  'hw.module' Pipeline
    0.1449 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2366 (  0.6%)    Canonicalizer
    0.1184 (  0.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.4881 (  1.2%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)  HWMemSimImpl
    0.9559 (  2.4%)  'hw.module' Pipeline
    0.2807 (  0.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.3476 (  0.9%)    Canonicalizer
    0.1437 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1839 (  0.5%)    HWCleanup
    0.2373 (  0.6%)  'hw.module' Pipeline
    0.0315 (  0.1%)    HWLegalizeModules
    0.2057 (  0.5%)    PrettifyVerilog
    0.2054 (  0.5%)  StripDebugInfoWithPred
    1.5410 (  3.9%)  ExportVerilog
    0.4957 (  1.2%)  'builtin.module' Pipeline
    0.4561 (  1.1%)    'hw.module' Pipeline
    0.4561 (  1.1%)      PrepareForEmission
   -0.4919 ( -1.2%)  Rest
   39.9239 (100.0%)  Total

{
  totalTime: 39.962,
  maxMemory: 608251904
}
