// Seed: 2999484114
module module_0 (
    output wand id_0[1 : -1  ==  -1],
    input  wire id_1,
    output tri0 id_2,
    input  wire id_3,
    input  wand id_4,
    input  tri  id_5
    , id_9,
    input  tri0 id_6,
    input  wor  id_7
);
  wire id_10, id_11;
  logic id_12;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd37
) (
    input tri id_0,
    output supply1 id_1,
    output tri0 id_2,
    output tri1 id_3,
    input wand _id_4
);
  function reg [id_4 : id_4] id_6;
    logic id_7;
    begin : LABEL_0
      id_3 -= id_7 <-> id_7;
      id_6 = 1;
    end
  endfunction
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
  initial begin
    id_6();
  end
endmodule
