// Seed: 1382153921
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  assign id_3 = 1'b0 == 1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    .id_20(id_15),
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire module_1;
  id_21();
  wire id_22;
  wire id_23;
  assign id_8[1] = 1'b0 <= id_14 ? id_22 : id_4;
  module_0(
      id_1, id_12, id_2
  );
  reg
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37;
  always @(*) begin
    if (1) begin
      $display(1 <= id_34 - id_27);
    end else begin
      if (1 & (1'b0)) begin
        id_27 <= id_33;
      end
    end
  end
endmodule
