#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Apr 19 18:57:22 2020
# Process ID: 6800
# Log file: E:/trashCan/Projects/Verilog-CNN/project_1/vivado.log
# Journal file: E:/trashCan/Projects/Verilog-CNN/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/trashCan/Projects/Verilog-CNN/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'E:/trashCan/Projects/Assign/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 742.148 ; gain = 152.242
set_property is_global_include false [get_files  E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v]
close [ open E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v w ]
add_files E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v
set_property top SingleLayer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=2,file="C...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1461009181 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 19:03:01 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 800.844 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt referenced on E:/trashCan/Projects/Verilog-CNN/weights_Memory.v at line 29 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 800.844 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=2,file="C...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2680008630 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 19:08:31 2020...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 800.844 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt referenced on E:/trashCan/Projects/Verilog-CNN/weights_Memory.v at line 29 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 800.844 ; gain = 0.000
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 19
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 20
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 23
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 26
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 26
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 815.793 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=2,file="C...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2878709732 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 19:12:21 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 815.793 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt referenced on E:/trashCan/Projects/Verilog-CNN/weights_Memory.v at line 29 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 815.793 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 815.793 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=2,file="C...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2780349816 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 19:13:17 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 815.793 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt referenced on E:/trashCan/Projects/Verilog-CNN/weights_Memory.v at line 29 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 815.793 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=2,file="C...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3219216719 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 19:14:23 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 815.793 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt referenced on E:/trashCan/Projects/Verilog-CNN/weights_Memory.v at line 29 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 815.793 ; gain = 0.000
step
Stopped at time : 400 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 26
step
Stopped at time : 400 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 26
step
Stopped at time : 400 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 36
step
Stopped at time : 400 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 40
step
Stopped at time : 400 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 35
step
Stopped at time : 405 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 26
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 823.137 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=2,file="C...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 372181677 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 19:33:20 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 823.137 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt referenced on E:/trashCan/Projects/Verilog-CNN/weights_Memory.v at line 29 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 823.137 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 823.137 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=2,file="C...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1318860796 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 19:35:41 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 823.137 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt referenced on E:/trashCan/Projects/Verilog-CNN/weights_Memory.v at line 29 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 823.137 ; gain = 0.000
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 19
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 20
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 23
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 26
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 26
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 36
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 40
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 854.594 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=2,file="C...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2184642132 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 19:38:13 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 854.594 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt referenced on E:/trashCan/Projects/Verilog-CNN/weights_Memory.v at line 29 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 854.594 ; gain = 0.000
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 25
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" Line 13
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 854.594 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=2,file="C...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 317796906 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 19:39:58 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 854.594 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt referenced on E:/trashCan/Projects/Verilog-CNN/weights_Memory.v at line 29 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 854.594 ; gain = 0.000
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 25
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" Line 13
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 854.594 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1105079808 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 19:44:06 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 854.594 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt referenced on E:/trashCan/Projects/Verilog-CNN/weights_Memory.v at line 29 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 854.594 ; gain = 0.000
run 10 s
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 854.594 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 61601287 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 19:45:10 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 854.594 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt referenced on E:/trashCan/Projects/Verilog-CNN/weights_Memory.v at line 29 cannot be opened for reading. Please ensure that this file is available in the current working directory.
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 854.594 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 854.594 ; gain = 0.000
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 25
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" Line 13
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 854.594 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3697512968 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 19:46:36 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 854.594 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt referenced on E:/trashCan/Projects/Verilog-CNN/weights_Memory.v at line 29 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 854.594 ; gain = 0.000
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 42
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 36
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 13
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 15
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 18
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 854.594 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2387620927 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 19:53:20 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 854.594 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt referenced on E:/trashCan/Projects/Verilog-CNN/weights_Memory.v at line 29 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 854.594 ; gain = 0.000
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 42
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 36
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 17
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 20
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 14
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 17
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 20
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 854.594 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1944388658 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 19:55:29 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 854.594 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt referenced on E:/trashCan/Projects/Verilog-CNN/weights_Memory.v at line 29 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 872.336 ; gain = 17.742
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 42
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 36
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 17
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 14
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 17
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 14
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 17
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 14
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 17
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 14
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 17
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 14
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 17
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 14
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 17
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 14
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 17
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 14
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 17
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 14
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 17
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 14
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 17
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 14
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 17
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 14
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 17
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 14
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 17
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 14
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 17
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 14
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 17
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 14
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 17
run 10 s
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 25
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" Line 13
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" Line 13
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" Line 14
run 10 s
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 872.336 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2899512413 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 20:00:41 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 960.379 ; gain = 0.039
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/DELL/Desktop/Logic-2/Assign/Verilog-CNN/txts/weights1_modified.txt referenced on E:/trashCan/Projects/Verilog-CNN/weights_Memory.v at line 29 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 965.047 ; gain = 92.711
run 10 s
run 10 s
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 21
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 22
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 25
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 28
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 28
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 37
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 38
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 39
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 36
step
Stopped at time : 205 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 28
step
Stopped at time : 205 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 28
step
Stopped at time : 205 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 31
step
Stopped at time : 205 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 32
step
Stopped at time : 205 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 33
step
Stopped at time : 205 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 30
step
Stopped at time : 205 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 205 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 205 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 21
step
Stopped at time : 205 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 22
step
Stopped at time : 205 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 971.281 ; gain = 2.105
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1567556216 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 20:04:57 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 971.281 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 971.281 ; gain = 0.000
run 10 s
run 10 s
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 21
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 22
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 25
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 28
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 28
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 37
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 38
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 39
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 36
step
Stopped at time : 205 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 28
step
Stopped at time : 205 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 28
step
Stopped at time : 205 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 31
step
Stopped at time : 205 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 32
step
Stopped at time : 205 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 33
step
Stopped at time : 205 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 30
step
Stopped at time : 205 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 205 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 205 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 21
step
Stopped at time : 205 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 22
step
Stopped at time : 205 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 971.281 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3967717255 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 20:09:11 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 971.281 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 971.281 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 971.281 ; gain = 0.000
step
Stopped at time : 0 fs : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 42
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.098 ; gain = 0.000
INFO: [Common 17-344] 'close_sim' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 4111353233 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 20:10:57 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 994.098 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 994.098 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 994.098 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 304786504 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 20:12:18 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 994.098 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 994.098 ; gain = 0.000
run 10 s
run 10 s
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 994.098 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 999.816 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 38362480 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 20:14:40 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 999.816 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 999.816 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 999.816 ; gain = 0.000
run 10 s
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 22
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 23
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 21
step
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 22
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 23
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 21
step
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 22
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 23
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 21
step
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 22
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 23
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 21
step
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 22
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 23
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 21
step
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 22
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 23
step
Stopped at time : 5 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 22
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 23
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 21
step
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 22
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 23
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 21
step
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 22
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 23
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 21
step
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 22
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 23
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 21
step
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 22
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 23
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 21
step
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 22
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 23
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 21
step
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 22
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 23
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 21
step
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 22
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 23
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 21
step
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 22
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 23
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 21
step
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 22
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 23
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 21
step
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 22
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 23
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 21
run 10 s
run 10 s
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 999.816 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3020443698 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 20:23:50 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 999.816 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 999.816 ; gain = 0.000
run 10 s
run 10 s
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.816 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::compile" line 13)
    invoked from within
"tclapp::xilinx::xsim::compile { -simset sim_1 -mode behavioral -run_dir E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav -int_os_t..."
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 977128202 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 20:28:15 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 999.816 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 999.816 ; gain = 0.000
run 10 s
run 10 s
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 21
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 22
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 25
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 28
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 28
step
Stopped at time : 200 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 37
run 10 s
step
Stopped at time : 400 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 28
step
Stopped at time : 400 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 28
step
Stopped at time : 400 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 37
run 10 s
step
Stopped at time : 1010 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 42
step
Stopped at time : 1010 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 43
step
Stopped at time : 1010 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 36
step
Stopped at time : 1015 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 28
step
Stopped at time : 1015 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 28
step
Stopped at time : 1015 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 31
step
Stopped at time : 1015 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 32
step
Stopped at time : 1015 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 33
step
Stopped at time : 1015 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 30
step
Stopped at time : 1015 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 1015 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 1015 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 21
step
Stopped at time : 1015 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 22
step
Stopped at time : 1015 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 1015 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 1015 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 21
step
Stopped at time : 1015 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 22
step
Stopped at time : 1015 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 1015 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 1015 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 21
step
Stopped at time : 1015 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 22
step
Stopped at time : 1015 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 1015 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
run 10 s
step
Stopped at time : 1020 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 42
step
Stopped at time : 1020 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 43
step
Stopped at time : 1020 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 36
step
Stopped at time : 1025 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 28
step
Stopped at time : 1025 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 28
step
Stopped at time : 1025 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 31
step
Stopped at time : 1025 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 32
step
Stopped at time : 1025 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 33
step
Stopped at time : 1025 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 30
step
Stopped at time : 1025 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
step
Stopped at time : 1025 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 19
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.668 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 4138624290 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 20:33:26 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1055.668 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1055.668 ; gain = 0.000
run 10 s
run 10 s
run 10 s
run 10 s
step
Stopped at time : 1010 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 43
step
Stopped at time : 1010 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 36
step
Stopped at time : 1010 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" Line 13
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.668 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3278627110 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 20:35:20 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1055.668 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1055.668 ; gain = 0.000
run 10 s
run 10 s
run 10 s
run 10 s
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1055.668 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 4253237511 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 20:38:08 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1055.668 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1055.668 ; gain = 0.000
run 10 s
run 10 s
run 10 s
run 10 s
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1055.668 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 749197391 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 20:39:51 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1055.668 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1055.668 ; gain = 0.000
run 10 s
run 10 s
run 10 s
run 10 s
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1055.668 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1615572463 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 20:41:50 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1055.668 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1055.668 ; gain = 0.000
run 10 s
run 10 s
run 10 s
run 10 s
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.668 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 679316025 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 20:44:07 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1055.668 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1055.668 ; gain = 0.000
run 10 s
run 10 s
run 10 s
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 17
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 15 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1055.668 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1566558090 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 20:47:03 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1055.668 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1055.668 ; gain = 0.000
run 10 s
run 10 s
run 10 s
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.668 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1055.668 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1055.668 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3304717012 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 20:55:22 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1055.668 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1055.668 ; gain = 0.000
run 10 s
run 10 s
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1055.668 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2260340344 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 20:56:21 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1055.668 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1055.668 ; gain = 0.000
run 10 s
run 10 s
run 10 s
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.668 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 254892126 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 20:59:24 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1055.668 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1055.668 ; gain = 0.000
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1055.668 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 180315268 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 21:00:19 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1055.668 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1055.668 ; gain = 0.000
run 10 s
run 10 s
run 10 s
run 10 s
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 17
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 31
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 19
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 20
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 21
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 22
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 23
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 24
step
Stopped at time : 25 ns : File "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 26
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1069.070 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=2,file="E...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3052740675 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 21:06:36 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1069.070 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1069.070 ; gain = 0.000
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2970309094 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 21:09:00 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1079.934 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1079.934 ; gain = 0.000
run 10 s
run 10 s
run 10 s
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1079.934 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=99,file="...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 494996837 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 21:10:23 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1079.934 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1079.934 ; gain = 0.000
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
step
Stopped at time : 1170 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 43
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1104.902 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=99,file="...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 769234223 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 21:13:06 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1104.902 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1104.902 ; gain = 0.000
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
step
Stopped at time : 1080 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 43
step
Stopped at time : 1080 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 36
run 10 s
run 10 s
run 10 s
run 10 s
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1104.996 ; gain = 0.094
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
ERROR: [VRFC 10-1412] syntax error near $stop [E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v:24]
ERROR: [VRFC 10-1040] module FC_Layer_ANN ignored due to previous errors [E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=99,file="...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 51109647 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 21:22:26 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1104.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1104.996 ; gain = 0.000
run 10 s
run 10 s
run 10 s
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1106.344 ; gain = 1.348
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=99,file="...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3541651164 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 21:26:51 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1106.344 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1106.367 ; gain = 0.023
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1106.879 ; gain = 0.512
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=99,file="...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3327535106 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 21:27:24 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1106.879 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1107.305 ; gain = 0.426
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=99,file="...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1107.355 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1107.355 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=2,file="E...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3475663046 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 21:30:10 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1107.355 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1107.355 ; gain = 0.000
run 10 s
run 10 s
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1107.625 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1107.625 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=2,file="E...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 4241088105 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 21:31:12 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1107.625 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1107.625 ; gain = 0.000
run 10 s
run 10 s
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=99,file="...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1789268517 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 21:33:22 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1109.129 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1109.129 ; gain = 0.000
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 24
step
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 24
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 25
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 26
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 27
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 28
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 29
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 30
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 33
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/tuturu.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 19
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 20
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 21
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 22
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 23
step
Stopped at time : 10 ns : File "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 24
add_bp {E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v} 23
remove_bps -file {E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v} -line 23
add_bp {E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v} 23
remove_bps -file {E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v} -line 23
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1152.813 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=99,file="...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 605995391 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 21:44:01 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1152.813 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1152.813 ; gain = 0.000
run 10 s
run 10 s
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1171.488 ; gain = 18.676
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1174.348 ; gain = 2.832
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=99,file="...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1795813734 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 21:44:52 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1174.348 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1174.348 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1174.348 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=99,file="...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2943311114 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 21:46:27 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1174.348 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1174.348 ; gain = 0.000
run 500 ns
run 500 ns
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1179.613 ; gain = 3.848
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=99,file="...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3748835244 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 21:49:12 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1179.613 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1179.613 ; gain = 0.000
run 500 ns
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1181.379 ; gain = 1.766
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=99,file="...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3788603981 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 21:50:42 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1181.379 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1181.379 ; gain = 0.000
step
Stopped at time : 1005 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 28
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=99,file="...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1491679087 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 21:54:31 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1193.645 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1193.645 ; gain = 0.000
run 500 ns
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=99,file="...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2112267144 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 21:56:03 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1193.645 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 1193.645 ; gain = 0.000
run 500 ns
run 500 ns
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=99,file="...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 740258844 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 21:57:38 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1193.645 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1195.301 ; gain = 1.656
step
Stopped at time : 1005 ns : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 29
set_property -name {xsim.simulate.runtime} -value {3000ns} -objects [current_fileset -simset]
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=99,file="...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3848699126 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 21:59:02 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1229.918 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1229.918 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=99,file="...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 4198601254 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 22:01:26 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 231499220 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 22:10:26 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1292.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=99,file="...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3011239587 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 22:14:55 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/a.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=99,file="...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2239294012 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 22:15:27 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
WARNING: Too many words specified in data file E:/trashCan/a.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1292.691 ; gain = 0.000
step
Stopped at time : 1 us : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 29
step
Stopped at time : 1 us : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" Line 29
step
Stopped at time : 1 us : File "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" Line 37
run 500 ns
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.691 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
ERROR: [VRFC 10-91] INPUT_SIZE_0 is not declared [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:12]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:12]
ERROR: [VRFC 10-1346] second argument of $readmemh must be a memory [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:16]
ERROR: [VRFC 10-1040] module SingleLayer_tb ignored due to previous errors [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
ERROR: [VRFC 10-91] INPUT_SIZE_0 is not declared [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:12]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:12]
ERROR: [VRFC 10-394] cannot access memory inputs_mem directly [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:17]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:17]
ERROR: [VRFC 10-1523] unpacked value/target cannot be used in assignment [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:17]
ERROR: [VRFC 10-902] incompatible unpacked dimensions in assignment [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:17]
ERROR: [VRFC 10-1040] module SingleLayer_tb ignored due to previous errors [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
ERROR: [VRFC 10-91] INPUT_SIZE_0 is not declared [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:12]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:12]
ERROR: [VRFC 10-394] cannot access memory inputs_mem directly [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:17]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:17]
ERROR: [VRFC 10-1523] unpacked value/target cannot be used in assignment [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:17]
ERROR: [VRFC 10-902] incompatible unpacked dimensions in assignment [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:17]
ERROR: [VRFC 10-1040] module SingleLayer_tb ignored due to previous errors [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
ERROR: [VRFC 10-91] INPUT_SIZE_0 is not declared [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:12]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:12]
ERROR: [VRFC 10-1221] part-select of memory inputs_mem is not allowed [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:17]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:17]
ERROR: [VRFC 10-1523] unpacked value/target cannot be used in assignment [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:17]
ERROR: [VRFC 10-1040] module SingleLayer_tb ignored due to previous errors [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
ERROR: [VRFC 10-91] INPUT_SIZE_0 is not declared [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:12]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:12]
ERROR: [VRFC 10-1040] module SingleLayer_tb ignored due to previous errors [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/Weights_FC_0_ones") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/Weights_FC_0_ones") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=99,file="...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 229473843 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 22:35:10 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
WARNING: File E:/trashCan/Weights_FC_0_ones referenced on E:/trashCan/Projects/Verilog-CNN/weights_Memory.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file E:/trashCan/Inputs_FC_0.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Simtcl 6-16] Simulation closed
INFO: [Common 17-344] 'close_sim' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/Weights_FC_0_ones") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/Weights_FC_0_ones") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1992428398 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 22:36:49 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
WARNING: File E:/trashCan/Weights_FC_0_ones referenced on E:/trashCan/Projects/Verilog-CNN/weights_Memory.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/Weights_FC_0_ones") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/Weights_FC_0_ones") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=99,file="...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3757251422 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 22:38:48 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
WARNING: File E:/trashCan/Weights_FC_0_ones referenced on E:/trashCan/Projects/Verilog-CNN/weights_Memory.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file E:/trashCan/Inputs_FC_0.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.691 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/Weights_FC_0_ones") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/Weights_FC_0_ones") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3035352784 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 22:46:48 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
WARNING: File E:/trashCan/Weights_FC_0_ones referenced on E:/trashCan/Projects/Verilog-CNN/weights_Memory.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.691 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/Weights_FC_0_ones") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/Weights_FC_0_ones") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=98,file="...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2648668757 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 22:48:50 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
source SingleLayer_tb.tcl
INFO: [Common 17-344] 'xsim' was cancelled
1
    while executing
"catch {eval "xsim $cmd_args"} err_msg"
    (procedure "tclapp::xilinx::xsim::simulate" line 58)
    invoked from within
"tclapp::xilinx::xsim::simulate { -simset sim_1 -mode behavioral -run_dir E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav -int_os_..."
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/Weights_FC_0_ones") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/Weights_FC_0_ones") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=99,file="...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1562091447 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 22:49:42 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
WARNING: File E:/trashCan/Weights_FC_0_ones referenced on E:/trashCan/Projects/Verilog-CNN/weights_Memory.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file E:/trashCan/Inputs_FC_0.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.691 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/Weights_FC_0_ones") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/Weights_FC_0_ones") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3964435042 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 22:51:00 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
WARNING: File E:/trashCan/Weights_FC_0_ones referenced on E:/trashCan/Projects/Verilog-CNN/weights_Memory.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1292.691 ; gain = 0.000
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.691 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/Weights_FC_0_ones") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/trashCan/Weights_FC_0_ones") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 672043474 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 22:52:27 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
WARNING: File E:/trashCan/Weights_FC_0_ones referenced on E:/trashCan/Projects/Verilog-CNN/weights_Memory.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1292.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 19 22:54:29 2020...
