Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct 15 15:34:22 2018
| Host         : WK142 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : GPIO_demo
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.482        0.000                      0                  524        0.152        0.000                      0                  524        4.500        0.000                       0                   243  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.482        0.000                      0                  524        0.152        0.000                      0                  524        4.500        0.000                       0                   243  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 RGB_Core1/deltacount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.828ns (20.947%)  route 3.125ns (79.053%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.624     5.175    RGB_Core1/GCLK
    SLICE_X62Y55         FDRE                                         r  RGB_Core1/deltacount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.456     5.631 f  RGB_Core1/deltacount_reg[11]/Q
                         net (fo=2, routed)           1.109     6.740    RGB_Core1/deltacount_reg[11]
    SLICE_X63Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.864 f  RGB_Core1/deltacount[0]_i_3/O
                         net (fo=2, routed)           0.660     7.524    RGB_Core1/deltacount[0]_i_3_n_0
    SLICE_X63Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.648 r  RGB_Core1/valcount[8]_i_2/O
                         net (fo=10, routed)          0.476     8.124    RGB_Core1/valcount[8]_i_2_n_0
    SLICE_X62Y52         LUT4 (Prop_lut4_I2_O)        0.124     8.248 r  RGB_Core1/valcount[8]_i_1/O
                         net (fo=9, routed)           0.881     9.128    RGB_Core1/valcount
    SLICE_X62Y49         FDRE                                         r  RGB_Core1/valcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.523    14.895    RGB_Core1/GCLK
    SLICE_X62Y49         FDRE                                         r  RGB_Core1/valcount_reg[0]/C
                         clock pessimism              0.180    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X62Y49         FDRE (Setup_fdre_C_R)       -0.429    14.610    RGB_Core1/valcount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 RGB_Core1/deltacount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.828ns (20.947%)  route 3.125ns (79.053%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.624     5.175    RGB_Core1/GCLK
    SLICE_X62Y55         FDRE                                         r  RGB_Core1/deltacount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.456     5.631 f  RGB_Core1/deltacount_reg[11]/Q
                         net (fo=2, routed)           1.109     6.740    RGB_Core1/deltacount_reg[11]
    SLICE_X63Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.864 f  RGB_Core1/deltacount[0]_i_3/O
                         net (fo=2, routed)           0.660     7.524    RGB_Core1/deltacount[0]_i_3_n_0
    SLICE_X63Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.648 r  RGB_Core1/valcount[8]_i_2/O
                         net (fo=10, routed)          0.476     8.124    RGB_Core1/valcount[8]_i_2_n_0
    SLICE_X62Y52         LUT4 (Prop_lut4_I2_O)        0.124     8.248 r  RGB_Core1/valcount[8]_i_1/O
                         net (fo=9, routed)           0.881     9.128    RGB_Core1/valcount
    SLICE_X62Y49         FDRE                                         r  RGB_Core1/valcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.523    14.895    RGB_Core1/GCLK
    SLICE_X62Y49         FDRE                                         r  RGB_Core1/valcount_reg[1]/C
                         clock pessimism              0.180    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X62Y49         FDRE (Setup_fdre_C_R)       -0.429    14.610    RGB_Core1/valcount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 RGB_Core1/deltacount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.828ns (20.947%)  route 3.125ns (79.053%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.624     5.175    RGB_Core1/GCLK
    SLICE_X62Y55         FDRE                                         r  RGB_Core1/deltacount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.456     5.631 f  RGB_Core1/deltacount_reg[11]/Q
                         net (fo=2, routed)           1.109     6.740    RGB_Core1/deltacount_reg[11]
    SLICE_X63Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.864 f  RGB_Core1/deltacount[0]_i_3/O
                         net (fo=2, routed)           0.660     7.524    RGB_Core1/deltacount[0]_i_3_n_0
    SLICE_X63Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.648 r  RGB_Core1/valcount[8]_i_2/O
                         net (fo=10, routed)          0.476     8.124    RGB_Core1/valcount[8]_i_2_n_0
    SLICE_X62Y52         LUT4 (Prop_lut4_I2_O)        0.124     8.248 r  RGB_Core1/valcount[8]_i_1/O
                         net (fo=9, routed)           0.881     9.128    RGB_Core1/valcount
    SLICE_X62Y49         FDRE                                         r  RGB_Core1/valcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.523    14.895    RGB_Core1/GCLK
    SLICE_X62Y49         FDRE                                         r  RGB_Core1/valcount_reg[7]/C
                         clock pessimism              0.180    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X62Y49         FDRE (Setup_fdre_C_R)       -0.429    14.610    RGB_Core1/valcount_reg[7]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 RGB_Core1/deltacount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.828ns (20.947%)  route 3.125ns (79.053%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.624     5.175    RGB_Core1/GCLK
    SLICE_X62Y55         FDRE                                         r  RGB_Core1/deltacount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.456     5.631 f  RGB_Core1/deltacount_reg[11]/Q
                         net (fo=2, routed)           1.109     6.740    RGB_Core1/deltacount_reg[11]
    SLICE_X63Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.864 f  RGB_Core1/deltacount[0]_i_3/O
                         net (fo=2, routed)           0.660     7.524    RGB_Core1/deltacount[0]_i_3_n_0
    SLICE_X63Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.648 r  RGB_Core1/valcount[8]_i_2/O
                         net (fo=10, routed)          0.476     8.124    RGB_Core1/valcount[8]_i_2_n_0
    SLICE_X62Y52         LUT4 (Prop_lut4_I2_O)        0.124     8.248 r  RGB_Core1/valcount[8]_i_1/O
                         net (fo=9, routed)           0.881     9.128    RGB_Core1/valcount
    SLICE_X62Y49         FDRE                                         r  RGB_Core1/valcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.523    14.895    RGB_Core1/GCLK
    SLICE_X62Y49         FDRE                                         r  RGB_Core1/valcount_reg[8]/C
                         clock pessimism              0.180    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X62Y49         FDRE (Setup_fdre_C_R)       -0.429    14.610    RGB_Core1/valcount_reg[8]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 Inst_UART_TX_CTRL/txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.244ns (27.973%)  route 3.203ns (72.027%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 15.040 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.725     5.277    Inst_UART_TX_CTRL/CLK
    SLICE_X12Y120        FDRE                                         r  Inst_UART_TX_CTRL/txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.518     5.795 f  Inst_UART_TX_CTRL/txState_reg[0]/Q
                         net (fo=6, routed)           0.903     6.698    Inst_UART_TX_CTRL/txState_reg_n_0_[0]
    SLICE_X12Y120        LUT2 (Prop_lut2_I0_O)        0.124     6.822 r  Inst_UART_TX_CTRL/READY_INST_0/O
                         net (fo=33, routed)          1.546     8.368    READY
    SLICE_X7Y119         LUT4 (Prop_lut4_I2_O)        0.152     8.520 r  uartState[2]_i_14/O
                         net (fo=1, routed)           0.429     8.948    uartState[2]_i_14_n_0
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.326     9.274 r  uartState[2]_i_4/O
                         net (fo=3, routed)           0.326     9.600    uartState[2]_i_4_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I4_O)        0.124     9.724 r  uartState[0]_i_1/O
                         net (fo=1, routed)           0.000     9.724    uartState[0]_i_1_n_0
    SLICE_X6Y118         FDRE                                         r  uartState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.669    15.040    CLK_IBUF_BUFG
    SLICE_X6Y118         FDRE                                         r  uartState_reg[0]/C
                         clock pessimism              0.268    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X6Y118         FDRE (Setup_fdre_C_D)        0.077    15.350    uartState_reg[0]
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 reset_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.828ns (21.315%)  route 3.057ns (78.685%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.795     5.347    CLK_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  reset_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.456     5.803 f  reset_cntr_reg[9]/Q
                         net (fo=2, routed)           0.999     6.802    reset_cntr_reg[9]
    SLICE_X4Y118         LUT4 (Prop_lut4_I0_O)        0.124     6.926 f  uartState[2]_i_9/O
                         net (fo=1, routed)           0.860     7.786    uartState[2]_i_9_n_0
    SLICE_X4Y118         LUT4 (Prop_lut4_I0_O)        0.124     7.910 f  uartState[2]_i_3/O
                         net (fo=4, routed)           0.449     8.359    uartState[2]_i_3_n_0
    SLICE_X6Y118         LUT4 (Prop_lut4_I3_O)        0.124     8.483 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.748     9.231    reset_cntr0
    SLICE_X5Y116         FDRE                                         r  reset_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.672    15.043    CLK_IBUF_BUFG
    SLICE_X5Y116         FDRE                                         r  reset_cntr_reg[0]/C
                         clock pessimism              0.282    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X5Y116         FDRE (Setup_fdre_C_R)       -0.429    14.861    reset_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 reset_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.828ns (21.315%)  route 3.057ns (78.685%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.795     5.347    CLK_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  reset_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.456     5.803 f  reset_cntr_reg[9]/Q
                         net (fo=2, routed)           0.999     6.802    reset_cntr_reg[9]
    SLICE_X4Y118         LUT4 (Prop_lut4_I0_O)        0.124     6.926 f  uartState[2]_i_9/O
                         net (fo=1, routed)           0.860     7.786    uartState[2]_i_9_n_0
    SLICE_X4Y118         LUT4 (Prop_lut4_I0_O)        0.124     7.910 f  uartState[2]_i_3/O
                         net (fo=4, routed)           0.449     8.359    uartState[2]_i_3_n_0
    SLICE_X6Y118         LUT4 (Prop_lut4_I3_O)        0.124     8.483 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.748     9.231    reset_cntr0
    SLICE_X5Y116         FDRE                                         r  reset_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.672    15.043    CLK_IBUF_BUFG
    SLICE_X5Y116         FDRE                                         r  reset_cntr_reg[1]/C
                         clock pessimism              0.282    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X5Y116         FDRE (Setup_fdre_C_R)       -0.429    14.861    reset_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 reset_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.828ns (21.315%)  route 3.057ns (78.685%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.795     5.347    CLK_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  reset_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.456     5.803 f  reset_cntr_reg[9]/Q
                         net (fo=2, routed)           0.999     6.802    reset_cntr_reg[9]
    SLICE_X4Y118         LUT4 (Prop_lut4_I0_O)        0.124     6.926 f  uartState[2]_i_9/O
                         net (fo=1, routed)           0.860     7.786    uartState[2]_i_9_n_0
    SLICE_X4Y118         LUT4 (Prop_lut4_I0_O)        0.124     7.910 f  uartState[2]_i_3/O
                         net (fo=4, routed)           0.449     8.359    uartState[2]_i_3_n_0
    SLICE_X6Y118         LUT4 (Prop_lut4_I3_O)        0.124     8.483 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.748     9.231    reset_cntr0
    SLICE_X5Y116         FDRE                                         r  reset_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.672    15.043    CLK_IBUF_BUFG
    SLICE_X5Y116         FDRE                                         r  reset_cntr_reg[2]/C
                         clock pessimism              0.282    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X5Y116         FDRE (Setup_fdre_C_R)       -0.429    14.861    reset_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 reset_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.828ns (21.315%)  route 3.057ns (78.685%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.795     5.347    CLK_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  reset_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.456     5.803 f  reset_cntr_reg[9]/Q
                         net (fo=2, routed)           0.999     6.802    reset_cntr_reg[9]
    SLICE_X4Y118         LUT4 (Prop_lut4_I0_O)        0.124     6.926 f  uartState[2]_i_9/O
                         net (fo=1, routed)           0.860     7.786    uartState[2]_i_9_n_0
    SLICE_X4Y118         LUT4 (Prop_lut4_I0_O)        0.124     7.910 f  uartState[2]_i_3/O
                         net (fo=4, routed)           0.449     8.359    uartState[2]_i_3_n_0
    SLICE_X6Y118         LUT4 (Prop_lut4_I3_O)        0.124     8.483 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.748     9.231    reset_cntr0
    SLICE_X5Y116         FDRE                                         r  reset_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.672    15.043    CLK_IBUF_BUFG
    SLICE_X5Y116         FDRE                                         r  reset_cntr_reg[3]/C
                         clock pessimism              0.282    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X5Y116         FDRE (Setup_fdre_C_R)       -0.429    14.861    reset_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 reset_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.828ns (21.325%)  route 3.055ns (78.675%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 15.042 - 10.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.795     5.347    CLK_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  reset_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.456     5.803 f  reset_cntr_reg[9]/Q
                         net (fo=2, routed)           0.999     6.802    reset_cntr_reg[9]
    SLICE_X4Y118         LUT4 (Prop_lut4_I0_O)        0.124     6.926 f  uartState[2]_i_9/O
                         net (fo=1, routed)           0.860     7.786    uartState[2]_i_9_n_0
    SLICE_X4Y118         LUT4 (Prop_lut4_I0_O)        0.124     7.910 f  uartState[2]_i_3/O
                         net (fo=4, routed)           0.449     8.359    uartState[2]_i_3_n_0
    SLICE_X6Y118         LUT4 (Prop_lut4_I3_O)        0.124     8.483 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.747     9.230    reset_cntr0
    SLICE_X5Y117         FDRE                                         r  reset_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.671    15.042    CLK_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  reset_cntr_reg[4]/C
                         clock pessimism              0.282    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X5Y117         FDRE (Setup_fdre_C_R)       -0.429    14.860    reset_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  5.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 RGB_Core1/valcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/rgbLedReg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.379ns (69.275%)  route 0.168ns (30.725%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.598     1.511    RGB_Core1/GCLK
    SLICE_X62Y49         FDRE                                         r  RGB_Core1/valcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  RGB_Core1/valcount_reg[1]/Q
                         net (fo=12, routed)          0.168     1.807    RGB_Core1/p_1_in
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.099     1.906 r  RGB_Core1/rgbLedReg1[0]_i_9/O
                         net (fo=1, routed)           0.000     1.906    RGB_Core1/rgbLedReg1[0]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.058 r  RGB_Core1/rgbLedReg1_reg[0]_i_1/CO[3]
                         net (fo=4, routed)           0.000     2.058    RGB_Core1/rgbLedReg1_reg[0]_i_1_n_0
    SLICE_X62Y51         FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.863     2.021    RGB_Core1/GCLK
    SLICE_X62Y51         FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.130     1.906    RGB_Core1/rgbLedReg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 uartData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.639     1.553    CLK_IBUF_BUFG
    SLICE_X11Y116        FDRE                                         r  uartData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDRE (Prop_fdre_C_Q)         0.141     1.694 r  uartData_reg[0]/Q
                         net (fo=1, routed)           0.132     1.826    Inst_UART_TX_CTRL/DATA[0]
    SLICE_X13Y116        FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.911     2.069    Inst_UART_TX_CTRL/CLK
    SLICE_X13Y116        FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/C
                         clock pessimism             -0.483     1.587    
    SLICE_X13Y116        FDRE (Hold_fdre_C_D)         0.070     1.657    Inst_UART_TX_CTRL/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.164ns (67.739%)  route 0.078ns (32.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.661     1.575    Inst_btn_debounce/CLK_I
    SLICE_X2Y123         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.164     1.739 r  Inst_btn_debounce/sig_out_reg_reg[0]/Q
                         net (fo=4, routed)           0.078     1.817    btnDeBnc[0]
    SLICE_X2Y123         FDRE                                         r  btnReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.933     2.091    CLK_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  btnReg_reg[0]/C
                         clock pessimism             -0.517     1.575    
    SLICE_X2Y123         FDRE (Hold_fdre_C_D)         0.060     1.635    btnReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.324%)  route 0.139ns (49.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.661     1.575    Inst_btn_debounce/CLK_I
    SLICE_X3Y123         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     1.716 r  Inst_btn_debounce/sig_out_reg_reg[3]/Q
                         net (fo=4, routed)           0.139     1.855    btnDeBnc[3]
    SLICE_X2Y123         FDRE                                         r  btnReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.933     2.091    CLK_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  btnReg_reg[3]/C
                         clock pessimism             -0.504     1.588    
    SLICE_X2Y123         FDRE (Hold_fdre_C_D)         0.063     1.651    btnReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 RGB_Core1/valcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/rgbLedReg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.277ns (45.817%)  route 0.328ns (54.183%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.598     1.511    RGB_Core1/GCLK
    SLICE_X62Y49         FDRE                                         r  RGB_Core1/valcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 f  RGB_Core1/valcount_reg[7]/Q
                         net (fo=27, routed)          0.328     1.980    RGB_Core1/L[7]
    SLICE_X62Y50         LUT5 (Prop_lut5_I2_O)        0.044     2.024 r  RGB_Core1/rgbLedReg1[1]_i_2/O
                         net (fo=1, routed)           0.000     2.024    RGB_Core1/rgbLedReg1[1]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.116 r  RGB_Core1/rgbLedReg1_reg[1]_i_1/CO[3]
                         net (fo=4, routed)           0.000     2.116    RGB_Core1/rgbLedReg1_reg[1]_i_1_n_0
    SLICE_X62Y50         FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.863     2.021    RGB_Core1/GCLK
    SLICE_X62Y50         FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.130     1.906    RGB_Core1/rgbLedReg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 RGB_Core1/windowcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/windowcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.592     1.505    RGB_Core1/GCLK
    SLICE_X63Y52         FDRE                                         r  RGB_Core1/windowcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.128     1.633 r  RGB_Core1/windowcount_reg[2]/Q
                         net (fo=11, routed)          0.083     1.717    RGB_Core1/windowcount_reg__0[2]
    SLICE_X63Y52         LUT6 (Prop_lut6_I5_O)        0.099     1.816 r  RGB_Core1/windowcount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.816    RGB_Core1/windowcount[5]_i_1_n_0
    SLICE_X63Y52         FDRE                                         r  RGB_Core1/windowcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.863     2.021    RGB_Core1/GCLK
    SLICE_X63Y52         FDRE                                         r  RGB_Core1/windowcount_reg[5]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X63Y52         FDRE (Hold_fdre_C_D)         0.092     1.597    RGB_Core1/windowcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 RGB_Core1/valcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/rgbLedReg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.338ns (54.935%)  route 0.277ns (45.065%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.598     1.511    RGB_Core1/GCLK
    SLICE_X62Y49         FDRE                                         r  RGB_Core1/valcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  RGB_Core1/valcount_reg[0]/Q
                         net (fo=13, routed)          0.277     1.930    RGB_Core1/valcount_reg_n_0_[0]
    SLICE_X63Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.975 r  RGB_Core1/rgbLedReg1[2]_i_9/O
                         net (fo=1, routed)           0.000     1.975    RGB_Core1/rgbLedReg1[2]_i_9_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.127 r  RGB_Core1/rgbLedReg1_reg[2]_i_1/CO[3]
                         net (fo=4, routed)           0.000     2.127    RGB_Core1/gtOp
    SLICE_X63Y50         FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.863     2.021    RGB_Core1/GCLK
    SLICE_X63Y50         FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.130     1.906    RGB_Core1/rgbLedReg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 uartData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.558%)  route 0.168ns (54.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.640     1.554    CLK_IBUF_BUFG
    SLICE_X11Y115        FDRE                                         r  uartData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y115        FDRE (Prop_fdre_C_Q)         0.141     1.695 r  uartData_reg[4]/Q
                         net (fo=1, routed)           0.168     1.863    Inst_UART_TX_CTRL/DATA[4]
    SLICE_X12Y116        FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.911     2.069    Inst_UART_TX_CTRL/CLK
    SLICE_X12Y116        FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[5]/C
                         clock pessimism             -0.483     1.587    
    SLICE_X12Y116        FDRE (Hold_fdre_C_D)         0.052     1.639    Inst_UART_TX_CTRL/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_out_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.456%)  route 0.133ns (36.544%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.659     1.573    Inst_btn_debounce/CLK_I
    SLICE_X7Y125         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.141     1.714 f  Inst_btn_debounce/sig_cntrs_ary_reg[1][13]/Q
                         net (fo=2, routed)           0.066     1.780    Inst_btn_debounce/sig_cntrs_ary_reg[1][13]
    SLICE_X6Y125         LUT4 (Prop_lut4_I3_O)        0.045     1.825 r  Inst_btn_debounce/sig_out_reg[1]_i_4/O
                         net (fo=2, routed)           0.067     1.892    Inst_btn_debounce/sig_out_reg[1]_i_4_n_0
    SLICE_X6Y125         LUT5 (Prop_lut5_I2_O)        0.045     1.937 r  Inst_btn_debounce/sig_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.937    Inst_btn_debounce/sig_out_reg[1]_i_1_n_0
    SLICE_X6Y125         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.930     2.088    Inst_btn_debounce/CLK_I
    SLICE_X6Y125         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[1]/C
                         clock pessimism             -0.503     1.586    
    SLICE_X6Y125         FDRE (Hold_fdre_C_D)         0.120     1.706    Inst_btn_debounce/sig_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 uartData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.137%)  route 0.186ns (56.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.638     1.552    CLK_IBUF_BUFG
    SLICE_X11Y117        FDRE                                         r  uartData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.141     1.693 r  uartData_reg[2]/Q
                         net (fo=1, routed)           0.186     1.879    Inst_UART_TX_CTRL/DATA[2]
    SLICE_X12Y116        FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.911     2.069    Inst_UART_TX_CTRL/CLK
    SLICE_X12Y116        FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[3]/C
                         clock pessimism             -0.483     1.587    
    SLICE_X12Y116        FDRE (Hold_fdre_C_D)         0.059     1.646    Inst_UART_TX_CTRL/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y116   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y118   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y118   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y119   Inst_UART_TX_CTRL/bitIndex_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y119   Inst_UART_TX_CTRL/bitIndex_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y119   Inst_UART_TX_CTRL/bitIndex_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y119   Inst_UART_TX_CTRL/bitIndex_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y120   Inst_UART_TX_CTRL/bitIndex_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y121   Inst_UART_TX_CTRL/bitIndex_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y116   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y116   Inst_UART_TX_CTRL/bitIndex_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y116   Inst_UART_TX_CTRL/bitIndex_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y123   Inst_UART_TX_CTRL/bitTmr_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y116   Inst_UART_TX_CTRL/txData_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y116   Inst_UART_TX_CTRL/txData_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y116   Inst_UART_TX_CTRL/txData_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y116   Inst_UART_TX_CTRL/txData_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y116   Inst_UART_TX_CTRL/txData_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y119    Inst_btn_debounce/sig_cntrs_ary_reg[0][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y118   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y118   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y122   Inst_UART_TX_CTRL/bitTmr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y124   Inst_UART_TX_CTRL/bitTmr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y124   Inst_UART_TX_CTRL/bitTmr_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y125   Inst_UART_TX_CTRL/bitTmr_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y125   Inst_UART_TX_CTRL/bitTmr_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y122   Inst_UART_TX_CTRL/bitTmr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y122   Inst_UART_TX_CTRL/bitTmr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y122   Inst_UART_TX_CTRL/bitTmr_reg[3]/C



