TimeQuest Timing Analyzer report for CEG_3156_Lab3
Fri Apr 05 12:16:28 2024
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_div:div_clk|clock_1Hz'
 13. Slow 1200mV 85C Model Setup: 'clk_div:div_clk|clock_10Hz'
 14. Slow 1200mV 85C Model Setup: 'GClock'
 15. Slow 1200mV 85C Model Setup: 'clk_div:div_clk|clock_1Khz_int'
 16. Slow 1200mV 85C Model Setup: 'clk_div:div_clk|clock_1Mhz_int'
 17. Slow 1200mV 85C Model Setup: 'clk_div:div_clk|clock_100Khz_int'
 18. Slow 1200mV 85C Model Setup: 'clk_div:div_clk|clock_10Khz_int'
 19. Slow 1200mV 85C Model Setup: 'clk_div:div_clk|clock_100hz_int'
 20. Slow 1200mV 85C Model Setup: 'clk_div:div_clk|clock_10Hz_int'
 21. Slow 1200mV 85C Model Setup: 'swapButton'
 22. Slow 1200mV 85C Model Hold: 'clk_div:div_clk|clock_1Khz_int'
 23. Slow 1200mV 85C Model Hold: 'clk_div:div_clk|clock_100Khz_int'
 24. Slow 1200mV 85C Model Hold: 'clk_div:div_clk|clock_1Mhz_int'
 25. Slow 1200mV 85C Model Hold: 'clk_div:div_clk|clock_10Khz_int'
 26. Slow 1200mV 85C Model Hold: 'clk_div:div_clk|clock_100hz_int'
 27. Slow 1200mV 85C Model Hold: 'GClock'
 28. Slow 1200mV 85C Model Hold: 'clk_div:div_clk|clock_1Hz'
 29. Slow 1200mV 85C Model Hold: 'clk_div:div_clk|clock_10Hz_int'
 30. Slow 1200mV 85C Model Hold: 'swapButton'
 31. Slow 1200mV 85C Model Hold: 'clk_div:div_clk|clock_10Hz'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'GClock'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'swapButton'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:div_clk|clock_1Hz'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:div_clk|clock_10Hz'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:div_clk|clock_100Khz_int'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:div_clk|clock_100hz_int'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:div_clk|clock_10Hz_int'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:div_clk|clock_10Khz_int'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:div_clk|clock_1Khz_int'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:div_clk|clock_1Mhz_int'
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Propagation Delay
 45. Minimum Propagation Delay
 46. Slow 1200mV 85C Model Metastability Report
 47. Slow 1200mV 0C Model Fmax Summary
 48. Slow 1200mV 0C Model Setup Summary
 49. Slow 1200mV 0C Model Hold Summary
 50. Slow 1200mV 0C Model Recovery Summary
 51. Slow 1200mV 0C Model Removal Summary
 52. Slow 1200mV 0C Model Minimum Pulse Width Summary
 53. Slow 1200mV 0C Model Setup: 'clk_div:div_clk|clock_1Hz'
 54. Slow 1200mV 0C Model Setup: 'clk_div:div_clk|clock_10Hz'
 55. Slow 1200mV 0C Model Setup: 'GClock'
 56. Slow 1200mV 0C Model Setup: 'clk_div:div_clk|clock_1Khz_int'
 57. Slow 1200mV 0C Model Setup: 'clk_div:div_clk|clock_1Mhz_int'
 58. Slow 1200mV 0C Model Setup: 'clk_div:div_clk|clock_100Khz_int'
 59. Slow 1200mV 0C Model Setup: 'clk_div:div_clk|clock_10Khz_int'
 60. Slow 1200mV 0C Model Setup: 'clk_div:div_clk|clock_100hz_int'
 61. Slow 1200mV 0C Model Setup: 'clk_div:div_clk|clock_10Hz_int'
 62. Slow 1200mV 0C Model Setup: 'swapButton'
 63. Slow 1200mV 0C Model Hold: 'clk_div:div_clk|clock_1Khz_int'
 64. Slow 1200mV 0C Model Hold: 'clk_div:div_clk|clock_1Mhz_int'
 65. Slow 1200mV 0C Model Hold: 'clk_div:div_clk|clock_100Khz_int'
 66. Slow 1200mV 0C Model Hold: 'clk_div:div_clk|clock_10Khz_int'
 67. Slow 1200mV 0C Model Hold: 'clk_div:div_clk|clock_100hz_int'
 68. Slow 1200mV 0C Model Hold: 'GClock'
 69. Slow 1200mV 0C Model Hold: 'clk_div:div_clk|clock_1Hz'
 70. Slow 1200mV 0C Model Hold: 'clk_div:div_clk|clock_10Hz_int'
 71. Slow 1200mV 0C Model Hold: 'swapButton'
 72. Slow 1200mV 0C Model Hold: 'clk_div:div_clk|clock_10Hz'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'GClock'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'swapButton'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_1Hz'
 76. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_10Hz'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_100Khz_int'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_100hz_int'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_10Hz_int'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_10Khz_int'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_1Khz_int'
 82. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_1Mhz_int'
 83. Clock to Output Times
 84. Minimum Clock to Output Times
 85. Propagation Delay
 86. Minimum Propagation Delay
 87. Slow 1200mV 0C Model Metastability Report
 88. Fast 1200mV 0C Model Setup Summary
 89. Fast 1200mV 0C Model Hold Summary
 90. Fast 1200mV 0C Model Recovery Summary
 91. Fast 1200mV 0C Model Removal Summary
 92. Fast 1200mV 0C Model Minimum Pulse Width Summary
 93. Fast 1200mV 0C Model Setup: 'clk_div:div_clk|clock_1Hz'
 94. Fast 1200mV 0C Model Setup: 'clk_div:div_clk|clock_10Hz'
 95. Fast 1200mV 0C Model Setup: 'GClock'
 96. Fast 1200mV 0C Model Setup: 'clk_div:div_clk|clock_100hz_int'
 97. Fast 1200mV 0C Model Setup: 'clk_div:div_clk|clock_1Khz_int'
 98. Fast 1200mV 0C Model Setup: 'clk_div:div_clk|clock_1Mhz_int'
 99. Fast 1200mV 0C Model Setup: 'clk_div:div_clk|clock_100Khz_int'
100. Fast 1200mV 0C Model Setup: 'clk_div:div_clk|clock_10Khz_int'
101. Fast 1200mV 0C Model Setup: 'clk_div:div_clk|clock_10Hz_int'
102. Fast 1200mV 0C Model Setup: 'swapButton'
103. Fast 1200mV 0C Model Hold: 'clk_div:div_clk|clock_100Khz_int'
104. Fast 1200mV 0C Model Hold: 'clk_div:div_clk|clock_10Khz_int'
105. Fast 1200mV 0C Model Hold: 'clk_div:div_clk|clock_1Khz_int'
106. Fast 1200mV 0C Model Hold: 'clk_div:div_clk|clock_1Mhz_int'
107. Fast 1200mV 0C Model Hold: 'clk_div:div_clk|clock_100hz_int'
108. Fast 1200mV 0C Model Hold: 'GClock'
109. Fast 1200mV 0C Model Hold: 'clk_div:div_clk|clock_1Hz'
110. Fast 1200mV 0C Model Hold: 'clk_div:div_clk|clock_10Hz_int'
111. Fast 1200mV 0C Model Hold: 'swapButton'
112. Fast 1200mV 0C Model Hold: 'clk_div:div_clk|clock_10Hz'
113. Fast 1200mV 0C Model Minimum Pulse Width: 'GClock'
114. Fast 1200mV 0C Model Minimum Pulse Width: 'swapButton'
115. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_1Hz'
116. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_100Khz_int'
117. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_100hz_int'
118. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_10Hz'
119. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_10Hz_int'
120. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_10Khz_int'
121. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_1Khz_int'
122. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_1Mhz_int'
123. Clock to Output Times
124. Minimum Clock to Output Times
125. Propagation Delay
126. Minimum Propagation Delay
127. Fast 1200mV 0C Model Metastability Report
128. Multicorner Timing Analysis Summary
129. Clock to Output Times
130. Minimum Clock to Output Times
131. Progagation Delay
132. Minimum Progagation Delay
133. Board Trace Model Assignments
134. Input Transition Times
135. Signal Integrity Metrics (Slow 1200mv 0c Model)
136. Signal Integrity Metrics (Slow 1200mv 85c Model)
137. Signal Integrity Metrics (Fast 1200mv 0c Model)
138. Setup Transfers
139. Hold Transfers
140. Report TCCS
141. Report RSKM
142. Unconstrained Paths
143. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; CEG_3156_Lab3                                      ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                             ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; Clock Name                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                              ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; clk_div:div_clk|clock_1Hz        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:div_clk|clock_1Hz }        ;
; clk_div:div_clk|clock_1Khz_int   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:div_clk|clock_1Khz_int }   ;
; clk_div:div_clk|clock_1Mhz_int   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:div_clk|clock_1Mhz_int }   ;
; clk_div:div_clk|clock_10Hz       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:div_clk|clock_10Hz }       ;
; clk_div:div_clk|clock_10Hz_int   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:div_clk|clock_10Hz_int }   ;
; clk_div:div_clk|clock_10Khz_int  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:div_clk|clock_10Khz_int }  ;
; clk_div:div_clk|clock_100hz_int  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:div_clk|clock_100hz_int }  ;
; clk_div:div_clk|clock_100Khz_int ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:div_clk|clock_100Khz_int } ;
; GClock                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { GClock }                           ;
; swapButton                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { swapButton }                       ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                               ;
+-------------+-----------------+----------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                       ; Note                                                          ;
+-------------+-----------------+----------------------------------+---------------------------------------------------------------+
; 76.26 MHz   ; 76.26 MHz       ; clk_div:div_clk|clock_1Hz        ;                                                               ;
; 513.35 MHz  ; 250.0 MHz       ; GClock                           ; limit due to minimum period restriction (max I/O toggle rate) ;
; 629.72 MHz  ; 437.64 MHz      ; clk_div:div_clk|clock_1Khz_int   ; limit due to minimum period restriction (tmin)                ;
; 630.12 MHz  ; 437.64 MHz      ; clk_div:div_clk|clock_1Mhz_int   ; limit due to minimum period restriction (tmin)                ;
; 630.91 MHz  ; 437.64 MHz      ; clk_div:div_clk|clock_100Khz_int ; limit due to minimum period restriction (tmin)                ;
; 632.11 MHz  ; 437.64 MHz      ; clk_div:div_clk|clock_10Khz_int  ; limit due to minimum period restriction (tmin)                ;
; 638.16 MHz  ; 437.64 MHz      ; clk_div:div_clk|clock_100hz_int  ; limit due to minimum period restriction (tmin)                ;
; 804.51 MHz  ; 437.64 MHz      ; clk_div:div_clk|clock_10Hz_int   ; limit due to minimum period restriction (tmin)                ;
; 1265.82 MHz ; 250.0 MHz       ; swapButton                       ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+----------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                        ;
+----------------------------------+---------+---------------+
; Clock                            ; Slack   ; End Point TNS ;
+----------------------------------+---------+---------------+
; clk_div:div_clk|clock_1Hz        ; -12.113 ; -762.086      ;
; clk_div:div_clk|clock_10Hz       ; -9.975  ; -32.832       ;
; GClock                           ; -0.948  ; -4.715        ;
; clk_div:div_clk|clock_1Khz_int   ; -0.588  ; -1.044        ;
; clk_div:div_clk|clock_1Mhz_int   ; -0.587  ; -1.145        ;
; clk_div:div_clk|clock_100Khz_int ; -0.585  ; -1.038        ;
; clk_div:div_clk|clock_10Khz_int  ; -0.582  ; -1.030        ;
; clk_div:div_clk|clock_100hz_int  ; -0.567  ; -1.073        ;
; clk_div:div_clk|clock_10Hz_int   ; -0.243  ; -0.675        ;
; swapButton                       ; 0.210   ; 0.000         ;
+----------------------------------+---------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                        ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_div:div_clk|clock_1Khz_int   ; -0.436 ; -0.436        ;
; clk_div:div_clk|clock_100Khz_int ; -0.393 ; -0.393        ;
; clk_div:div_clk|clock_1Mhz_int   ; -0.378 ; -0.378        ;
; clk_div:div_clk|clock_10Khz_int  ; -0.352 ; -0.352        ;
; clk_div:div_clk|clock_100hz_int  ; -0.114 ; -0.114        ;
; GClock                           ; -0.086 ; -0.086        ;
; clk_div:div_clk|clock_1Hz        ; 0.082  ; 0.000         ;
; clk_div:div_clk|clock_10Hz_int   ; 0.403  ; 0.000         ;
; swapButton                       ; 0.445  ; 0.000         ;
; clk_div:div_clk|clock_10Hz       ; 0.640  ; 0.000         ;
+----------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary         ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; GClock                           ; -3.000 ; -13.280       ;
; swapButton                       ; -3.000 ; -4.285        ;
; clk_div:div_clk|clock_1Hz        ; -2.693 ; -92.643       ;
; clk_div:div_clk|clock_10Hz       ; -2.693 ; -10.772       ;
; clk_div:div_clk|clock_100Khz_int ; -1.285 ; -5.140        ;
; clk_div:div_clk|clock_100hz_int  ; -1.285 ; -5.140        ;
; clk_div:div_clk|clock_10Hz_int   ; -1.285 ; -5.140        ;
; clk_div:div_clk|clock_10Khz_int  ; -1.285 ; -5.140        ;
; clk_div:div_clk|clock_1Khz_int   ; -1.285 ; -5.140        ;
; clk_div:div_clk|clock_1Mhz_int   ; -1.285 ; -5.140        ;
+----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_div:div_clk|clock_1Hz'                                                                                                                                                                                                                                                                      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                      ; To Node                                                                           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -12.113 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.445     ; 12.666     ;
; -11.907 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.447     ; 12.458     ;
; -11.904 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.447     ; 12.455     ;
; -11.844 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.434     ; 12.408     ;
; -11.844 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.434     ; 12.408     ;
; -11.827 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.433     ; 12.392     ;
; -11.827 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.433     ; 12.392     ;
; -11.799 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.447     ; 12.350     ;
; -11.799 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.447     ; 12.350     ;
; -11.796 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.452     ; 12.342     ;
; -11.792 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.452     ; 12.338     ;
; -11.748 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.434     ; 12.312     ;
; -11.708 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.460     ; 12.246     ;
; -11.708 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.460     ; 12.246     ;
; -11.707 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.460     ; 12.245     ;
; -11.707 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.460     ; 12.245     ;
; -11.706 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                            ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.460     ; 12.244     ;
; -11.463 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:5:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.433     ; 12.028     ;
; -11.463 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:5:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.433     ; 12.028     ;
; -11.343 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.449     ; 11.892     ;
; -11.291 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.449     ; 11.840     ;
; -11.289 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.449     ; 11.838     ;
; -11.275 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:5:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.434     ; 11.839     ;
; -11.275 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.434     ; 11.839     ;
; -11.231 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:6:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.433     ; 11.796     ;
; -11.230 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:6:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.433     ; 11.795     ;
; -11.211 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:6:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.434     ; 11.775     ;
; -11.210 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:6:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.434     ; 11.774     ;
; -11.181 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.013     ; 12.166     ;
; -11.168 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:5:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.446     ; 11.720     ;
; -11.137 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.445     ; 11.690     ;
; -11.104 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:4:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.449     ; 11.653     ;
; -11.104 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:4:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.449     ; 11.653     ;
; -11.098 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:5:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.020     ; 12.076     ;
; -11.033 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:6:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.020     ; 12.011     ;
; -10.958 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:4:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.453     ; 11.503     ;
; -10.958 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:4:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.453     ; 11.503     ;
; -10.955 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:4:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.433     ; 11.520     ;
; -10.954 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:4:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.433     ; 11.519     ;
; -10.796 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.449     ; 11.345     ;
; -10.731 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:3:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.453     ; 11.276     ;
; -10.730 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:3:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.453     ; 11.275     ;
; -10.706 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:6:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.445     ; 11.259     ;
; -10.649 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.451     ; 11.196     ;
; -10.648 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.451     ; 11.195     ;
; -10.590 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:3:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.449     ; 11.139     ;
; -10.588 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:3:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.449     ; 11.137     ;
; -10.561 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:6:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; 0.002      ; 11.561     ;
; -10.534 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:4:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.434     ; 11.098     ;
; -10.510 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:3:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.451     ; 11.057     ;
; -10.506 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:3:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.451     ; 11.053     ;
; -10.477 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.453     ; 11.022     ;
; -10.477 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:2:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.453     ; 11.022     ;
; -10.449 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.449     ; 10.998     ;
; -10.433 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:2:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.449     ; 10.982     ;
; -10.215 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.446     ; 10.767     ;
; -10.171 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:6:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.446     ; 10.723     ;
; -10.146 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.464     ; 10.680     ;
; -10.100 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.462     ; 10.636     ;
; -10.018 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:3:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.462     ; 10.554     ;
; -9.987  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:4:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.434     ; 10.551     ;
; -9.852  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:1:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.449     ; 10.401     ;
; -9.673  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.453     ; 10.218     ;
; -9.659  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:1:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.455     ; 10.202     ;
; -9.618  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:1:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.455     ; 10.161     ;
; -9.481  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:3:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.462     ; 10.017     ;
; -9.353  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.462     ; 9.889      ;
; -9.332  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.462     ; 9.868      ;
; -9.158  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.024     ; 10.132     ;
; -9.041  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.076     ; 9.963      ;
; -8.946  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.070     ; 9.874      ;
; -8.930  ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.080     ; 9.848      ;
; -8.927  ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.080     ; 9.845      ;
; -8.913  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.464     ; 9.447      ;
; -8.801  ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.085     ; 9.714      ;
; -8.798  ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.085     ; 9.711      ;
; -8.763  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.065     ; 9.696      ;
; -8.763  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.065     ; 9.696      ;
; -8.763  ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.067     ; 9.694      ;
; -8.754  ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_lsb|int_q                                                 ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.074     ; 9.678      ;
; -8.752  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.078     ; 9.672      ;
; -8.749  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.078     ; 9.669      ;
; -8.746  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.064     ; 9.680      ;
; -8.746  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.064     ; 9.680      ;
; -8.724  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.079     ; 9.643      ;
; -8.721  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.079     ; 9.640      ;
; -8.718  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.078     ; 9.638      ;
; -8.718  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.078     ; 9.638      ;
; -8.707  ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_msb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.078     ; 9.627      ;
; -8.704  ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_msb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.078     ; 9.624      ;
; -8.690  ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.516     ; 9.172      ;
; -8.677  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.059     ; 9.616      ;
; -8.677  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.059     ; 9.616      ;
; -8.671  ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:4:dff|int_q                                              ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.074     ; 9.595      ;
; -8.660  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.058     ; 9.600      ;
; -8.660  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.058     ; 9.600      ;
; -8.651  ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.518     ; 9.131      ;
; -8.648  ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.518     ; 9.128      ;
; -8.636  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.091     ; 9.543      ;
; -8.636  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.091     ; 9.543      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_div:div_clk|clock_10Hz'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                          ; Launch Clock              ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------+--------------+------------+------------+
; -9.975 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.226     ; 10.787     ;
; -9.907 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.158     ; 10.787     ;
; -6.985 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.141      ; 8.164      ;
; -6.916 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.209      ; 8.163      ;
; -6.859 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.143      ; 8.040      ;
; -6.790 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.211      ; 8.039      ;
; -6.784 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.142      ; 7.964      ;
; -6.764 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.149      ; 7.951      ;
; -6.762 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.143      ; 7.943      ;
; -6.716 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.210      ; 7.964      ;
; -6.706 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.297     ; 7.447      ;
; -6.702 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.143      ; 7.883      ;
; -6.695 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.217      ; 7.950      ;
; -6.693 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.211      ; 7.942      ;
; -6.681 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.324     ; 7.395      ;
; -6.637 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.229     ; 7.446      ;
; -6.634 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.211      ; 7.883      ;
; -6.613 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.256     ; 7.395      ;
; -6.572 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.145      ; 7.755      ;
; -6.526 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.152     ; 7.412      ;
; -6.503 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.213      ; 7.754      ;
; -6.489 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.145      ; 7.672      ;
; -6.430 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.142      ; 7.610      ;
; -6.424 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_we_reg       ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.158     ; 7.304      ;
; -6.420 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.213      ; 7.671      ;
; -6.415 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.141      ; 7.594      ;
; -6.361 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.210      ; 7.609      ;
; -6.347 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.209      ; 7.594      ;
; -6.305 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.142      ; 7.485      ;
; -6.258 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.302     ; 6.994      ;
; -6.256 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.145      ; 7.439      ;
; -6.237 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.210      ; 7.485      ;
; -6.221 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.302     ; 6.957      ;
; -6.189 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.234     ; 6.993      ;
; -6.187 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.213      ; 7.438      ;
; -6.182 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.158      ; 7.378      ;
; -6.152 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.234     ; 6.956      ;
; -6.144 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.310     ; 6.872      ;
; -6.136 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.145      ; 7.319      ;
; -6.121 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.129      ; 7.288      ;
; -6.113 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.226      ; 7.377      ;
; -6.075 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.242     ; 6.871      ;
; -6.067 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.213      ; 7.318      ;
; -6.052 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.197      ; 7.287      ;
; -5.912 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.149      ; 7.099      ;
; -5.901 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.145      ; 7.084      ;
; -5.876 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.145      ; 7.059      ;
; -5.854 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.129      ; 7.021      ;
; -5.846 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.143      ; 7.027      ;
; -5.843 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.217      ; 7.098      ;
; -5.832 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.213      ; 7.083      ;
; -5.808 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.213      ; 7.059      ;
; -5.793 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.158      ; 6.989      ;
; -5.785 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.197      ; 7.020      ;
; -5.777 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.211      ; 7.026      ;
; -5.763 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.145      ; 6.946      ;
; -5.760 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.151      ; 6.949      ;
; -5.728 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.145      ; 6.911      ;
; -5.724 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.226      ; 6.988      ;
; -5.712 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.129      ; 6.879      ;
; -5.694 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.213      ; 6.945      ;
; -5.691 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.219      ; 6.948      ;
; -5.659 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.213      ; 6.910      ;
; -5.652 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.149      ; 6.839      ;
; -5.643 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.197      ; 6.878      ;
; -5.631 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.145      ; 6.814      ;
; -5.583 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.217      ; 6.838      ;
; -5.579 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.149      ; 6.766      ;
; -5.579 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.151      ; 6.768      ;
; -5.562 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.213      ; 6.813      ;
; -5.550 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.149      ; 6.737      ;
; -5.519 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.149      ; 6.706      ;
; -5.510 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.217      ; 6.765      ;
; -5.510 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.219      ; 6.767      ;
; -5.497 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.149      ; 6.684      ;
; -5.489 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.129      ; 6.656      ;
; -5.489 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.149      ; 6.676      ;
; -5.481 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.217      ; 6.736      ;
; -5.476 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.158      ; 6.672      ;
; -5.454 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.129      ; 6.621      ;
; -5.452 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.129      ; 6.619      ;
; -5.451 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.217      ; 6.706      ;
; -5.441 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.129      ; 6.608      ;
; -5.429 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.217      ; 6.684      ;
; -5.420 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.197      ; 6.655      ;
; -5.420 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.217      ; 6.675      ;
; -5.407 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.226      ; 6.671      ;
; -5.385 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.158      ; 6.581      ;
; -5.385 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.197      ; 6.620      ;
; -5.383 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.197      ; 6.618      ;
; -5.379 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.145      ; 6.562      ;
; -5.372 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.197      ; 6.607      ;
; -5.365 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.129      ; 6.532      ;
; -5.332 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.145      ; 6.515      ;
; -5.316 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.226      ; 6.580      ;
; -5.310 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.213      ; 6.561      ;
; -5.296 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.197      ; 6.531      ;
; -5.263 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.213      ; 6.514      ;
; -5.220 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.129      ; 6.387      ;
; -5.210 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.129      ; 6.377      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GClock'                                                                                                                            ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -0.948 ; clk_div:div_clk|count_1Mhz[1]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.865      ;
; -0.858 ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.775      ;
; -0.849 ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.766      ;
; -0.828 ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.745      ;
; -0.816 ; clk_div:div_clk|count_1Mhz[1]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.733      ;
; -0.797 ; clk_div:div_clk|count_1Mhz[1]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.714      ;
; -0.776 ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[0]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.693      ;
; -0.776 ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[1]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.693      ;
; -0.776 ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.693      ;
; -0.776 ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.693      ;
; -0.776 ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.693      ;
; -0.754 ; clk_div:div_clk|count_1Mhz[2]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.671      ;
; -0.726 ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.643      ;
; -0.714 ; clk_div:div_clk|count_1Mhz[2]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.631      ;
; -0.696 ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[1]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.613      ;
; -0.612 ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[0]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.529      ;
; -0.612 ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[1]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.529      ;
; -0.612 ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.529      ;
; -0.612 ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.529      ;
; -0.306 ; clk_div:div_clk|count_1Mhz[2]  ; clk_div:div_clk|clock_1Mhz_int ; GClock                         ; GClock      ; 1.000        ; -0.080     ; 1.224      ;
; -0.243 ; clk_div:div_clk|count_1Mhz[2]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.160      ;
; -0.223 ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|clock_1Mhz_int ; GClock                         ; GClock      ; 1.000        ; -0.080     ; 1.141      ;
; -0.213 ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[0]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.130      ;
; -0.194 ; clk_div:div_clk|count_1Mhz[1]  ; clk_div:div_clk|count_1Mhz[1]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.111      ;
; -0.183 ; clk_div:div_clk|clock_1Hz_int  ; clk_div:div_clk|clock_1Hz      ; clk_div:div_clk|clock_10Hz_int ; GClock      ; 1.000        ; -0.032     ; 1.139      ;
; -0.082 ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz     ; clk_div:div_clk|clock_10Hz_int ; GClock      ; 0.500        ; 2.989      ; 3.791      ;
; -0.057 ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|clock_1Mhz_int ; GClock                         ; GClock      ; 1.000        ; -0.080     ; 0.975      ;
; 0.594  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz     ; clk_div:div_clk|clock_10Hz_int ; GClock      ; 1.000        ; 2.989      ; 3.615      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_div:div_clk|clock_1Khz_int'                                                                                                                          ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; -0.588 ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.081     ; 1.505      ;
; -0.409 ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.081     ; 1.326      ;
; -0.268 ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.081     ; 1.185      ;
; -0.235 ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.081     ; 1.152      ;
; -0.178 ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.081     ; 1.095      ;
; -0.043 ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.081     ; 0.960      ;
; -0.043 ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.081     ; 0.960      ;
; 0.091  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.081     ; 0.826      ;
; 0.152  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.274  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int ; 0.500        ; 3.165      ; 3.621      ;
; 0.855  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; 3.165      ; 3.540      ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_div:div_clk|clock_1Mhz_int'                                                                                                                             ;
+--------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+
; -0.587 ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.081     ; 1.504      ;
; -0.399 ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.081     ; 1.316      ;
; -0.262 ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.081     ; 1.179      ;
; -0.234 ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.081     ; 1.151      ;
; -0.222 ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.081     ; 1.139      ;
; -0.102 ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.081     ; 1.019      ;
; 0.098  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.081     ; 0.819      ;
; 0.106  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.081     ; 0.811      ;
; 0.152  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.261  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int ; 0.500        ; 3.060      ; 3.529      ;
; 0.805  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; 3.060      ; 3.485      ;
+--------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_div:div_clk|clock_100Khz_int'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.585 ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.080     ; 1.503      ;
; -0.406 ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.080     ; 1.324      ;
; -0.262 ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.080     ; 1.180      ;
; -0.234 ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.080     ; 1.152      ;
; -0.168 ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.080     ; 1.086      ;
; -0.051 ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.080     ; 0.969      ;
; -0.046 ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.080     ; 0.964      ;
; 0.097  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.080     ; 0.821      ;
; 0.153  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.354  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int  ; clk_div:div_clk|clock_100Khz_int ; 0.500        ; 2.877      ; 3.253      ;
; 0.835  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int  ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; 2.877      ; 3.272      ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_div:div_clk|clock_10Khz_int'                                                                                                                        ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.582 ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.080     ; 1.500      ;
; -0.410 ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.080     ; 1.328      ;
; -0.259 ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.080     ; 1.177      ;
; -0.237 ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.080     ; 1.155      ;
; -0.166 ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.080     ; 1.084      ;
; -0.050 ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.080     ; 0.968      ;
; -0.045 ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.080     ; 0.963      ;
; 0.096  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.080     ; 0.822      ;
; 0.153  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.301  ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_10Khz_int ; 0.500        ; 2.871      ; 3.300      ;
; 0.793  ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; 2.871      ; 3.308      ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_div:div_clk|clock_100hz_int'                                                                                                                        ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.567 ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.081     ; 1.484      ;
; -0.546 ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.081     ; 1.463      ;
; -0.409 ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.081     ; 1.326      ;
; -0.236 ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.081     ; 1.153      ;
; -0.170 ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.081     ; 1.087      ;
; -0.100 ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.081     ; 1.017      ;
; -0.046 ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.081     ; 0.963      ;
; 0.059  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int  ; clk_div:div_clk|clock_100hz_int ; 0.500        ; 2.726      ; 3.397      ;
; 0.096  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.081     ; 0.821      ;
; 0.152  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.620  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int  ; clk_div:div_clk|clock_100hz_int ; 1.000        ; 2.726      ; 3.336      ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_div:div_clk|clock_10Hz_int'                                                                                                                     ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.243 ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.080     ; 1.161      ;
; -0.228 ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.080     ; 1.146      ;
; -0.220 ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.080     ; 1.138      ;
; -0.204 ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.080     ; 1.122      ;
; 0.095  ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.080     ; 0.823      ;
; 0.097  ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.080     ; 0.821      ;
; 0.098  ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.080     ; 0.820      ;
; 0.103  ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.080     ; 0.815      ;
; 0.153  ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.080     ; 0.765      ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'swapButton'                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.210 ; DispController:displayOutput|swap ; DispController:displayOutput|swap ; swapButton   ; swapButton  ; 1.000        ; -0.043     ; 0.765      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_div:div_clk|clock_1Khz_int'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; -0.436 ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 3.317      ; 3.319      ;
; 0.110  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int ; -0.500       ; 3.317      ; 3.365      ;
; 0.402  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.407  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.081      ; 0.674      ;
; 0.438  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.081      ; 0.705      ;
; 0.600  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.081      ; 0.867      ;
; 0.602  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.081      ; 0.869      ;
; 0.654  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.081      ; 0.921      ;
; 0.665  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.081      ; 0.932      ;
; 0.778  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.081      ; 1.045      ;
; 0.902  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.081      ; 1.169      ;
; 1.054  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.081      ; 1.321      ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_div:div_clk|clock_100Khz_int'                                                                                                                            ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.393 ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int  ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 3.017      ; 3.062      ;
; 0.057  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int  ; clk_div:div_clk|clock_100Khz_int ; -0.500       ; 3.017      ; 3.012      ;
; 0.403  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.408  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.080      ; 0.674      ;
; 0.437  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.080      ; 0.703      ;
; 0.603  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.080      ; 0.869      ;
; 0.608  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.080      ; 0.874      ;
; 0.656  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.080      ; 0.922      ;
; 0.666  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.080      ; 0.932      ;
; 0.774  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.080      ; 1.040      ;
; 0.901  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.080      ; 1.167      ;
; 1.054  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.080      ; 1.320      ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_div:div_clk|clock_1Mhz_int'                                                                                                                              ;
+--------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+
; -0.378 ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 3.207      ; 3.267      ;
; 0.132  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int ; -0.500       ; 3.207      ; 3.277      ;
; 0.402  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.407  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.081      ; 0.674      ;
; 0.435  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.081      ; 0.702      ;
; 0.444  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.081      ; 0.711      ;
; 0.644  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.081      ; 0.911      ;
; 0.665  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.081      ; 0.932      ;
; 0.738  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.081      ; 1.005      ;
; 0.774  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.081      ; 1.041      ;
; 0.888  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.081      ; 1.155      ;
; 1.055  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.081      ; 1.322      ;
+--------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_div:div_clk|clock_10Khz_int'                                                                                                                         ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.352 ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 3.010      ; 3.096      ;
; 0.109  ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_10Khz_int ; -0.500       ; 3.010      ; 3.057      ;
; 0.403  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.408  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.080      ; 0.674      ;
; 0.437  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.080      ; 0.703      ;
; 0.604  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.080      ; 0.870      ;
; 0.606  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.080      ; 0.872      ;
; 0.654  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.080      ; 0.920      ;
; 0.669  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.080      ; 0.935      ;
; 0.771  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.080      ; 1.037      ;
; 0.904  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.080      ; 1.170      ;
; 1.052  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.080      ; 1.318      ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_div:div_clk|clock_100hz_int'                                                                                                                         ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.114 ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int  ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 2.859      ; 3.183      ;
; 0.402  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.407  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.081      ; 0.674      ;
; 0.434  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.081      ; 0.701      ;
; 0.436  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int  ; clk_div:div_clk|clock_100hz_int ; -0.500       ; 2.859      ; 3.233      ;
; 0.604  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.081      ; 0.871      ;
; 0.640  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.081      ; 0.907      ;
; 0.654  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.081      ; 0.921      ;
; 0.666  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.081      ; 0.933      ;
; 0.905  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.081      ; 1.172      ;
; 1.017  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.081      ; 1.284      ;
; 1.030  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.081      ; 1.297      ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GClock'                                                                                                                             ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -0.086 ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz     ; clk_div:div_clk|clock_10Hz_int ; GClock      ; 0.000        ; 3.102      ; 3.464      ;
; 0.465  ; clk_div:div_clk|clock_1Hz_int  ; clk_div:div_clk|clock_1Hz      ; clk_div:div_clk|clock_10Hz_int ; GClock      ; 0.000        ; 0.221      ; 0.902      ;
; 0.574  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz     ; clk_div:div_clk|clock_10Hz_int ; GClock      ; -0.500       ; 3.102      ; 3.624      ;
; 0.634  ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|clock_1Mhz_int ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 0.901      ;
; 0.637  ; clk_div:div_clk|count_1Mhz[1]  ; clk_div:div_clk|count_1Mhz[1]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 0.904      ;
; 0.658  ; clk_div:div_clk|count_1Mhz[2]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 0.925      ;
; 0.662  ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[0]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 0.929      ;
; 0.665  ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 0.932      ;
; 0.666  ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 0.933      ;
; 0.765  ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|clock_1Mhz_int ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.032      ;
; 0.818  ; clk_div:div_clk|count_1Mhz[2]  ; clk_div:div_clk|clock_1Mhz_int ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.085      ;
; 0.954  ; clk_div:div_clk|count_1Mhz[1]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.221      ;
; 0.966  ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[1]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.233      ;
; 0.971  ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.238      ;
; 0.982  ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.249      ;
; 0.985  ; clk_div:div_clk|count_1Mhz[2]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.252      ;
; 0.990  ; clk_div:div_clk|count_1Mhz[2]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.257      ;
; 1.075  ; clk_div:div_clk|count_1Mhz[1]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.342      ;
; 1.080  ; clk_div:div_clk|count_1Mhz[1]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.347      ;
; 1.092  ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.359      ;
; 1.097  ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.364      ;
; 1.166  ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[0]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.433      ;
; 1.166  ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[1]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.433      ;
; 1.166  ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.433      ;
; 1.290  ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[0]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.557      ;
; 1.290  ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[1]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.557      ;
; 1.290  ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.557      ;
; 1.290  ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.557      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_div:div_clk|clock_1Hz'                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                                                                        ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.082 ; clk_div:div_clk|clock_1Hz                                                         ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 2.938      ; 3.438      ;
; 0.108 ; clk_div:div_clk|clock_1Hz                                                         ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 2.923      ; 3.449      ;
; 0.108 ; clk_div:div_clk|clock_1Hz                                                         ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 2.923      ; 3.449      ;
; 0.108 ; clk_div:div_clk|clock_1Hz                                                         ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 2.923      ; 3.449      ;
; 0.108 ; clk_div:div_clk|clock_1Hz                                                         ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 2.923      ; 3.449      ;
; 0.108 ; clk_div:div_clk|clock_1Hz                                                         ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 2.923      ; 3.449      ;
; 0.405 ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.616 ; clk_div:div_clk|clock_1Hz                                                         ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; -0.500       ; 2.938      ; 3.492      ;
; 0.655 ; clk_div:div_clk|clock_1Hz                                                         ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; -0.500       ; 2.923      ; 3.516      ;
; 0.655 ; clk_div:div_clk|clock_1Hz                                                         ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; -0.500       ; 2.923      ; 3.516      ;
; 0.655 ; clk_div:div_clk|clock_1Hz                                                         ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; -0.500       ; 2.923      ; 3.516      ;
; 0.655 ; clk_div:div_clk|clock_1Hz                                                         ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; -0.500       ; 2.923      ; 3.516      ;
; 0.655 ; clk_div:div_clk|clock_1Hz                                                         ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; -0.500       ; 2.923      ; 3.516      ;
; 0.666 ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                         ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.460      ; 1.348      ;
; 0.676 ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                         ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.460      ; 1.358      ;
; 0.739 ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                         ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.445      ; 1.406      ;
; 0.897 ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                            ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.460      ; 1.579      ;
; 0.899 ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                         ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.460      ; 1.581      ;
; 0.924 ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                         ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.460      ; 1.606      ;
; 1.082 ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 1.346      ;
; 1.515 ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.063      ; 1.764      ;
; 1.874 ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.093      ; 2.153      ;
; 1.993 ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 2.257      ;
; 2.004 ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.093      ; 2.283      ;
; 2.006 ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 2.270      ;
; 2.078 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 2.342      ;
; 2.276 ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 2.540      ;
; 2.288 ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.093      ; 2.567      ;
; 2.316 ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 2.580      ;
; 2.321 ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 2.585      ;
; 2.448 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 2.712      ;
; 2.522 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.077      ; 2.785      ;
; 2.558 ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 2.822      ;
; 2.691 ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 2.955      ;
; 2.768 ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.093      ; 3.047      ;
; 2.771 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.066      ; 3.023      ;
; 2.792 ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 3.056      ;
; 2.810 ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 3.074      ;
; 2.816 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 3.080      ;
; 2.822 ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                            ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 3.086      ;
; 2.842 ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 3.106      ;
; 2.859 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.067      ; 3.112      ;
; 2.908 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.535      ; 3.629      ;
; 2.938 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.077      ; 3.201      ;
; 2.958 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.075      ; 3.219      ;
; 2.980 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.067      ; 3.233      ;
; 3.001 ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 3.265      ;
; 3.029 ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 3.293      ;
; 3.104 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.091      ; 3.381      ;
; 3.115 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:5:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.066      ; 3.367      ;
; 3.134 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.087      ; 3.407      ;
; 3.135 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.087      ; 3.408      ;
; 3.151 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.091      ; 3.428      ;
; 3.189 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 3.453      ;
; 3.235 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.080      ; 3.501      ;
; 3.283 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:3:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:3:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.067      ; 3.536      ;
; 3.298 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.077      ; 3.561      ;
; 3.305 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.065      ; 3.556      ;
; 3.322 ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 3.586      ;
; 3.324 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.535      ; 4.045      ;
; 3.335 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.533      ; 4.054      ;
; 3.338 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.089      ; 3.613      ;
; 3.339 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.089      ; 3.614      ;
; 3.363 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.080      ; 3.629      ;
; 3.364 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.080      ; 3.630      ;
; 3.364 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.080      ; 3.630      ;
; 3.365 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.080      ; 3.631      ;
; 3.365 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.080      ; 3.631      ;
; 3.421 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.080      ; 3.687      ;
; 3.453 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:3:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 3.717      ;
; 3.468 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.069      ; 3.723      ;
; 3.475 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:3:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:3:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.067      ; 3.728      ;
; 3.482 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:5:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.065      ; 3.733      ;
; 3.482 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.091      ; 3.759      ;
; 3.504 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.087      ; 3.777      ;
; 3.505 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.087      ; 3.778      ;
; 3.515 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.069      ; 3.770      ;
; 3.523 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.091      ; 3.800      ;
; 3.529 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.087      ; 3.802      ;
; 3.591 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.087      ; 3.864      ;
; 3.596 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:6:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:6:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.066      ; 3.848      ;
; 3.597 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.067      ; 3.850      ;
; 3.608 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.089      ; 3.883      ;
; 3.626 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.070      ; 3.882      ;
; 3.627 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:5:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.510      ; 4.323      ;
; 3.627 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.070      ; 3.883      ;
; 3.627 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.070      ; 3.883      ;
; 3.628 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.070      ; 3.884      ;
; 3.628 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.070      ; 3.884      ;
; 3.631 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:6:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.066      ; 3.883      ;
; 3.636 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:3:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.080      ; 3.902      ;
; 3.651 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.080      ; 3.917      ;
; 3.662 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.067      ; 3.915      ;
; 3.668 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.065      ; 3.919      ;
; 3.671 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 3.935      ;
; 3.683 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.523      ; 4.392      ;
; 3.705 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_lsb|int_q                                                 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.536      ; 4.427      ;
; 3.708 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.089      ; 3.983      ;
; 3.709 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.089      ; 3.984      ;
; 3.714 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.077      ; 3.977      ;
+-------+-----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_div:div_clk|clock_10Hz_int'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.403 ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.080      ; 0.674      ;
; 0.433 ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.080      ; 0.699      ;
; 0.438 ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.080      ; 0.704      ;
; 0.440 ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.080      ; 0.706      ;
; 0.449 ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.080      ; 0.715      ;
; 0.653 ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.080      ; 0.919      ;
; 0.705 ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.080      ; 0.971      ;
; 0.711 ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.080      ; 0.977      ;
; 0.743 ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.080      ; 1.009      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'swapButton'                                                                                                            ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; DispController:displayOutput|swap ; DispController:displayOutput|swap ; swapButton   ; swapButton  ; 0.000        ; 0.043      ; 0.674      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_div:div_clk|clock_10Hz'                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                                                          ; Launch Clock              ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------+--------------+------------+------------+
; 0.640 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.473      ; 1.355      ;
; 0.977 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.473      ; 1.692      ;
; 1.122 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.473      ; 1.837      ;
; 1.130 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.501      ; 1.873      ;
; 1.141 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.491      ; 1.874      ;
; 1.185 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.473      ; 1.900      ;
; 1.263 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.490      ; 1.995      ;
; 1.263 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.490      ; 1.995      ;
; 1.386 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.472      ; 2.100      ;
; 1.426 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.472      ; 2.140      ;
; 1.492 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.503      ; 2.237      ;
; 1.535 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.490      ; 2.267      ;
; 1.551 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.503      ; 2.296      ;
; 1.593 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.472      ; 2.307      ;
; 1.601 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.490      ; 2.333      ;
; 1.659 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.472      ; 2.373      ;
; 1.724 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.472      ; 2.438      ;
; 1.728 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.485      ; 2.455      ;
; 1.733 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.473      ; 2.448      ;
; 1.765 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.472      ; 2.479      ;
; 1.776 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.491      ; 2.509      ;
; 1.796 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.473      ; 2.511      ;
; 1.931 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.472      ; 2.645      ;
; 1.996 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.472      ; 2.710      ;
; 2.040 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.494      ; 2.776      ;
; 2.075 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.501      ; 2.818      ;
; 2.094 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.488      ; 2.824      ;
; 2.095 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.497      ; 2.834      ;
; 2.120 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.494      ; 2.856      ;
; 2.137 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.488      ; 2.867      ;
; 2.144 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.473      ; 2.859      ;
; 2.163 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.501      ; 2.906      ;
; 2.165 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.428      ; 2.835      ;
; 2.213 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.495      ; 2.950      ;
; 2.255 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.488      ; 2.985      ;
; 2.256 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.488      ; 2.986      ;
; 2.282 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.426      ; 2.950      ;
; 2.317 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.492      ; 3.051      ;
; 2.350 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.467      ; 3.059      ;
; 2.418 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.492      ; 3.152      ;
; 2.419 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.398      ; 3.059      ;
; 2.471 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.485      ; 3.198      ;
; 2.496 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.486      ; 3.224      ;
; 2.507 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.488      ; 3.237      ;
; 2.511 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.497      ; 3.250      ;
; 2.527 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.495      ; 3.264      ;
; 2.541 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.416      ; 3.199      ;
; 2.546 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.492      ; 3.280      ;
; 2.546 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.492      ; 3.280      ;
; 2.581 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.428      ; 3.251      ;
; 2.583 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.495      ; 3.320      ;
; 2.596 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.426      ; 3.264      ;
; 2.605 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.467      ; 3.314      ;
; 2.606 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.052      ; 2.900      ;
; 2.626 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.488      ; 3.356      ;
; 2.642 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.059      ; 2.943      ;
; 2.651 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.492      ; 3.385      ;
; 2.652 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.426      ; 3.320      ;
; 2.674 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.398      ; 3.314      ;
; 2.674 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.467      ; 3.383      ;
; 2.687 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.467      ; 3.396      ;
; 2.708 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.486      ; 3.436      ;
; 2.710 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.488      ; 3.440      ;
; 2.710 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.501      ; 3.453      ;
; 2.743 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.398      ; 3.383      ;
; 2.756 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.398      ; 3.396      ;
; 2.791 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.466      ; 3.499      ;
; 2.819 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.473      ; 3.534      ;
; 2.848 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.488      ; 3.578      ;
; 2.860 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.397      ; 3.499      ;
; 2.894 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.492      ; 3.628      ;
; 2.914 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.059      ; 3.215      ;
; 2.915 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.501      ; 3.658      ;
; 2.918 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.484      ; 3.644      ;
; 2.943 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.473      ; 3.658      ;
; 2.985 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.063      ; 3.290      ;
; 2.987 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.415      ; 3.644      ;
; 2.994 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.484      ; 3.720      ;
; 3.028 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.466      ; 3.736      ;
; 3.063 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.415      ; 3.720      ;
; 3.079 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.466      ; 3.787      ;
; 3.098 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.397      ; 3.737      ;
; 3.099 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.485      ; 3.826      ;
; 3.105 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.484      ; 3.831      ;
; 3.115 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.484      ; 3.841      ;
; 3.130 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.466      ; 3.838      ;
; 3.145 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.466      ; 3.853      ;
; 3.148 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.397      ; 3.787      ;
; 3.168 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.416      ; 3.826      ;
; 3.175 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.415      ; 3.832      ;
; 3.184 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.415      ; 3.841      ;
; 3.199 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.397      ; 3.838      ;
; 3.214 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.397      ; 3.853      ;
; 3.216 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.467      ; 3.925      ;
; 3.241 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.485      ; 3.968      ;
; 3.243 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.488      ; 3.973      ;
; 3.250 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.488      ; 3.980      ;
; 3.252 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.492      ; 3.986      ;
; 3.275 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.485      ; 4.002      ;
; 3.285 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.398      ; 3.925      ;
+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GClock'                                                              ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GClock ; Rise       ; GClock                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:div_clk|clock_10Hz     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:div_clk|clock_1Hz      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:div_clk|clock_1Mhz_int ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[4]  ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:div_clk|clock_1Mhz_int ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[0]  ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[1]  ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[2]  ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[3]  ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[4]  ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:div_clk|clock_10Hz     ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:div_clk|clock_1Hz      ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; clk_div:div_clk|clock_10Hz     ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; clk_div:div_clk|clock_1Hz      ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; clk_div:div_clk|clock_1Mhz_int ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[0]  ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[1]  ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[2]  ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[3]  ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[4]  ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|o                 ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]   ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|outclk     ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; div_clk|clock_1Mhz_int|clk     ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; div_clk|count_1Mhz[0]|clk      ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; div_clk|count_1Mhz[1]|clk      ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; div_clk|count_1Mhz[2]|clk      ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; div_clk|count_1Mhz[3]|clk      ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; div_clk|count_1Mhz[4]|clk      ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; div_clk|clock_10Hz|clk         ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; div_clk|clock_1Hz|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~input|i                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|i                 ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; div_clk|clock_10Hz|clk         ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; div_clk|clock_1Hz|clk          ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; div_clk|clock_1Mhz_int|clk     ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; div_clk|count_1Mhz[0]|clk      ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; div_clk|count_1Mhz[1]|clk      ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; div_clk|count_1Mhz[2]|clk      ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; div_clk|count_1Mhz[3]|clk      ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; div_clk|count_1Mhz[4]|clk      ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]   ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~inputclkctrl|outclk     ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~input|o                 ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'swapButton'                                                                 ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; swapButton ; Rise       ; swapButton                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; swapButton ; Fall       ; DispController:displayOutput|swap ;
; 0.206  ; 0.426        ; 0.220          ; High Pulse Width ; swapButton ; Fall       ; DispController:displayOutput|swap ;
; 0.381  ; 0.569        ; 0.188          ; Low Pulse Width  ; swapButton ; Fall       ; DispController:displayOutput|swap ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; swapButton~input|o                ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; displayOutput|swap|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; swapButton~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; swapButton~input|i                ;
; 0.585  ; 0.585        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; displayOutput|swap|clk            ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; swapButton~input|o                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:div_clk|clock_1Hz'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_msb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_msb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_msb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_msb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_msb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_msb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_msb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ;
; 0.210  ; 0.445        ; 0.235          ; Low Pulse Width  ; clk_div:div_clk|clock_1Hz ; Rise       ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_msb|int_q                                                 ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb|int_q                                                 ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_msb|int_q                                                 ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:div_clk|clock_10Hz'                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.212  ; 0.447        ; 0.235          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.212  ; 0.447        ; 0.235          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.214  ; 0.449        ; 0.235          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.230  ; 0.465        ; 0.235          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.293  ; 0.528        ; 0.235          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.294  ; 0.529        ; 0.235          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.296  ; 0.531        ; 0.235          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.296  ; 0.531        ; 0.235          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; div_clk|clock_10Hz~clkctrl|inclk[0]                                                                              ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; div_clk|clock_10Hz~clkctrl|outclk                                                                                ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; dataMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                    ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; dataMem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; div_clk|clock_10Hz|q                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; div_clk|clock_10Hz|q                                                                                             ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; dataMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                    ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; dataMem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                    ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; div_clk|clock_10Hz~clkctrl|inclk[0]                                                                              ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; div_clk|clock_10Hz~clkctrl|outclk                                                                                ;
+--------+--------------+----------------+------------------+----------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:div_clk|clock_100Khz_int'                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|clock_10Khz_int           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[2]            ;
; 0.257  ; 0.477        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|clock_10Khz_int           ;
; 0.257  ; 0.477        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[0]            ;
; 0.257  ; 0.477        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[1]            ;
; 0.257  ; 0.477        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[2]            ;
; 0.334  ; 0.522        ; 0.188          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|clock_10Khz_int           ;
; 0.334  ; 0.522        ; 0.188          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[0]            ;
; 0.334  ; 0.522        ; 0.188          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[1]            ;
; 0.334  ; 0.522        ; 0.188          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[2]            ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|clock_100Khz_int~clkctrl|outclk   ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|clock_10Khz_int|clk               ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|count_10Khz[0]|clk                ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|count_10Khz[1]|clk                ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|clock_100Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|clock_100Khz_int|q                ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|clock_10Khz_int|clk               ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|count_10Khz[0]|clk                ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|count_10Khz[1]|clk                ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|count_10Khz[2]|clk                ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|clock_100Khz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:div_clk|clock_100hz_int'                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|clock_10Hz_int           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[2]            ;
; 0.292  ; 0.512        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|clock_10Hz_int           ;
; 0.292  ; 0.512        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[0]            ;
; 0.292  ; 0.512        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[1]            ;
; 0.292  ; 0.512        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[2]            ;
; 0.296  ; 0.484        ; 0.188          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|clock_10Hz_int           ;
; 0.296  ; 0.484        ; 0.188          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[0]            ;
; 0.296  ; 0.484        ; 0.188          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[1]            ;
; 0.296  ; 0.484        ; 0.188          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[2]            ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|clock_100hz_int~clkctrl|inclk[0] ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|clock_100hz_int~clkctrl|outclk   ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|clock_10Hz_int|clk               ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|count_10hz[0]|clk                ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|count_10hz[1]|clk                ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|clock_100hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|clock_100hz_int|q                ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|clock_100hz_int~clkctrl|inclk[0] ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|clock_100hz_int~clkctrl|outclk   ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|clock_10Hz_int|clk               ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|count_10hz[0]|clk                ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|count_10hz[1]|clk                ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:div_clk|clock_10Hz_int'                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|clock_1Hz_int           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[2]            ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|clock_1Hz_int           ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[0]            ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[1]            ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[2]            ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|clock_1Hz_int           ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[0]            ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[1]            ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[2]            ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|clock_10Hz_int~clkctrl|outclk   ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|clock_1Hz_int|clk               ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|count_1hz[0]|clk                ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|count_1hz[1]|clk                ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|count_1hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|clock_10Hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|clock_10Hz_int|q                ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|clock_1Hz_int|clk               ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|count_1hz[0]|clk                ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|count_1hz[1]|clk                ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|count_1hz[2]|clk                ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|clock_10Hz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:div_clk|clock_10Khz_int'                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|clock_1Khz_int           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[2]            ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|clock_1Khz_int           ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[0]            ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[1]            ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[2]            ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|clock_1Khz_int           ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[0]            ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[1]            ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[2]            ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|clock_10Khz_int~clkctrl|outclk   ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|clock_1Khz_int|clk               ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|count_1Khz[0]|clk                ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|count_1Khz[1]|clk                ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|clock_10Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|clock_10Khz_int|q                ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|clock_1Khz_int|clk               ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|count_1Khz[0]|clk                ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|count_1Khz[1]|clk                ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|count_1Khz[2]|clk                ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|clock_10Khz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:div_clk|clock_1Khz_int'                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|clock_100hz_int         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[0]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[1]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[2]          ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|clock_100hz_int         ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[0]          ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[1]          ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[2]          ;
; 0.372  ; 0.560        ; 0.188          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|clock_100hz_int         ;
; 0.372  ; 0.560        ; 0.188          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[0]          ;
; 0.372  ; 0.560        ; 0.188          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[1]          ;
; 0.372  ; 0.560        ; 0.188          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[2]          ;
; 0.475  ; 0.475        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|clock_100hz_int|clk             ;
; 0.475  ; 0.475        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|count_100hz[0]|clk              ;
; 0.475  ; 0.475        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|count_100hz[1]|clk              ;
; 0.475  ; 0.475        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|count_100hz[2]|clk              ;
; 0.482  ; 0.482        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.482  ; 0.482        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|clock_1Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|clock_1Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|clock_1Khz_int|q                ;
; 0.518  ; 0.518        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.518  ; 0.518        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|clock_1Khz_int~clkctrl|outclk   ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|clock_100hz_int|clk             ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|count_100hz[0]|clk              ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|count_100hz[1]|clk              ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:div_clk|clock_1Mhz_int'                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|clock_100Khz_int        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[2]         ;
; 0.231  ; 0.451        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|clock_100Khz_int        ;
; 0.231  ; 0.451        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[0]         ;
; 0.231  ; 0.451        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[1]         ;
; 0.231  ; 0.451        ; 0.220          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[2]         ;
; 0.361  ; 0.549        ; 0.188          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|clock_100Khz_int        ;
; 0.361  ; 0.549        ; 0.188          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[0]         ;
; 0.361  ; 0.549        ; 0.188          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[1]         ;
; 0.361  ; 0.549        ; 0.188          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[2]         ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|clock_100Khz_int|clk            ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|count_100Khz[0]|clk             ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|count_100Khz[1]|clk             ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|count_100Khz[2]|clk             ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|clock_1Mhz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|clock_1Mhz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|clock_1Mhz_int|q                ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|clock_1Mhz_int~clkctrl|outclk   ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|clock_100Khz_int|clk            ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|count_100Khz[0]|clk             ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|count_100Khz[1]|clk             ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+---------------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port           ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+---------------------+----------------------------+--------+--------+------------+----------------------------+
; MuxOut[*]           ; clk_div:div_clk|clock_10Hz ; 15.085 ; 14.925 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[0]          ; clk_div:div_clk|clock_10Hz ; 15.078 ; 14.925 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[1]          ; clk_div:div_clk|clock_10Hz ; 13.771 ; 13.721 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[2]          ; clk_div:div_clk|clock_10Hz ; 13.512 ; 13.364 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[3]          ; clk_div:div_clk|clock_10Hz ; 15.085 ; 14.850 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[4]          ; clk_div:div_clk|clock_10Hz ; 14.505 ; 14.429 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[5]          ; clk_div:div_clk|clock_10Hz ; 13.788 ; 13.665 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[6]          ; clk_div:div_clk|clock_10Hz ; 13.630 ; 13.508 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[7]          ; clk_div:div_clk|clock_10Hz ; 14.566 ; 14.439 ; Rise       ; clk_div:div_clk|clock_10Hz ;
; o_display1[*]       ; clk_div:div_clk|clock_10Hz ; 16.284 ; 16.311 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[0]      ; clk_div:div_clk|clock_10Hz ; 15.395 ; 15.359 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[1]      ; clk_div:div_clk|clock_10Hz ; 15.391 ; 15.568 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[2]      ; clk_div:div_clk|clock_10Hz ; 16.187 ; 16.273 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[3]      ; clk_div:div_clk|clock_10Hz ; 16.053 ; 16.114 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[4]      ; clk_div:div_clk|clock_10Hz ; 16.003 ; 15.927 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[5]      ; clk_div:div_clk|clock_10Hz ; 15.880 ; 15.963 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[6]      ; clk_div:div_clk|clock_10Hz ; 16.284 ; 16.311 ; Rise       ; clk_div:div_clk|clock_10Hz ;
; o_display2[*]       ; clk_div:div_clk|clock_10Hz ; 18.019 ; 17.947 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[0]      ; clk_div:div_clk|clock_10Hz ; 16.340 ; 16.225 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[1]      ; clk_div:div_clk|clock_10Hz ; 16.685 ; 16.848 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[2]      ; clk_div:div_clk|clock_10Hz ; 16.600 ; 16.693 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[3]      ; clk_div:div_clk|clock_10Hz ; 16.078 ; 16.229 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[4]      ; clk_div:div_clk|clock_10Hz ; 16.584 ; 16.612 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[5]      ; clk_div:div_clk|clock_10Hz ; 18.019 ; 17.947 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[6]      ; clk_div:div_clk|clock_10Hz ; 16.421 ; 16.506 ; Rise       ; clk_div:div_clk|clock_10Hz ;
; BranchOut           ; clk_div:div_clk|clock_1Hz  ; 15.665 ; 15.660 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; InstructionOut[*]   ; clk_div:div_clk|clock_1Hz  ; 12.863 ; 12.796 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[0]  ; clk_div:div_clk|clock_1Hz  ; 11.140 ; 11.005 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[1]  ; clk_div:div_clk|clock_1Hz  ; 11.114 ; 10.998 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[2]  ; clk_div:div_clk|clock_1Hz  ; 11.270 ; 11.159 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[3]  ; clk_div:div_clk|clock_1Hz  ; 10.887 ; 10.850 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[4]  ; clk_div:div_clk|clock_1Hz  ; 11.685 ; 11.640 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[5]  ; clk_div:div_clk|clock_1Hz  ; 11.874 ; 11.773 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[6]  ; clk_div:div_clk|clock_1Hz  ; 11.561 ; 11.517 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[7]  ; clk_div:div_clk|clock_1Hz  ; 11.613 ; 11.445 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[8]  ; clk_div:div_clk|clock_1Hz  ; 11.676 ; 11.603 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[9]  ; clk_div:div_clk|clock_1Hz  ; 11.819 ; 11.794 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[10] ; clk_div:div_clk|clock_1Hz  ; 12.093 ; 11.983 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[11] ; clk_div:div_clk|clock_1Hz  ; 11.182 ; 11.144 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[12] ; clk_div:div_clk|clock_1Hz  ; 11.308 ; 11.206 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[13] ; clk_div:div_clk|clock_1Hz  ; 11.979 ; 11.883 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[14] ; clk_div:div_clk|clock_1Hz  ; 11.955 ; 11.868 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[15] ; clk_div:div_clk|clock_1Hz  ; 11.672 ; 11.604 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[16] ; clk_div:div_clk|clock_1Hz  ; 11.260 ; 11.213 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[17] ; clk_div:div_clk|clock_1Hz  ; 11.885 ; 11.872 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[18] ; clk_div:div_clk|clock_1Hz  ; 12.420 ; 12.448 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[19] ; clk_div:div_clk|clock_1Hz  ; 11.261 ; 11.247 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[20] ; clk_div:div_clk|clock_1Hz  ; 12.539 ; 12.429 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[21] ; clk_div:div_clk|clock_1Hz  ; 11.934 ; 11.811 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[22] ; clk_div:div_clk|clock_1Hz  ; 11.246 ; 11.141 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[23] ; clk_div:div_clk|clock_1Hz  ; 11.958 ; 11.873 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[24] ; clk_div:div_clk|clock_1Hz  ; 12.863 ; 12.796 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[25] ; clk_div:div_clk|clock_1Hz  ; 11.276 ; 11.218 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[26] ; clk_div:div_clk|clock_1Hz  ; 11.870 ; 11.794 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[27] ; clk_div:div_clk|clock_1Hz  ; 12.147 ; 12.072 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[28] ; clk_div:div_clk|clock_1Hz  ; 11.686 ; 11.503 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[29] ; clk_div:div_clk|clock_1Hz  ; 11.379 ; 11.374 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[30] ; clk_div:div_clk|clock_1Hz  ; 10.760 ; 10.763 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[31] ; clk_div:div_clk|clock_1Hz  ; 11.793 ; 11.665 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; MemWriteOut         ; clk_div:div_clk|clock_1Hz  ; 17.270 ; 17.263 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; MuxOut[*]           ; clk_div:div_clk|clock_1Hz  ; 22.054 ; 21.970 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[0]          ; clk_div:div_clk|clock_1Hz  ; 22.054 ; 21.970 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[1]          ; clk_div:div_clk|clock_1Hz  ; 18.861 ; 18.922 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[2]          ; clk_div:div_clk|clock_1Hz  ; 19.586 ; 19.508 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[3]          ; clk_div:div_clk|clock_1Hz  ; 21.129 ; 20.969 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[4]          ; clk_div:div_clk|clock_1Hz  ; 20.678 ; 20.603 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[5]          ; clk_div:div_clk|clock_1Hz  ; 20.463 ; 20.299 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[6]          ; clk_div:div_clk|clock_1Hz  ; 20.289 ; 20.254 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[7]          ; clk_div:div_clk|clock_1Hz  ; 21.640 ; 21.536 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; RegWriteOut         ; clk_div:div_clk|clock_1Hz  ; 15.667 ; 15.610 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; ZeroOut             ; clk_div:div_clk|clock_1Hz  ; 24.451 ; 24.354 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display1[*]       ; clk_div:div_clk|clock_1Hz  ; 23.272 ; 23.287 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[0]      ; clk_div:div_clk|clock_1Hz  ; 22.371 ; 22.347 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[1]      ; clk_div:div_clk|clock_1Hz  ; 22.436 ; 22.544 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[2]      ; clk_div:div_clk|clock_1Hz  ; 23.232 ; 23.249 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[3]      ; clk_div:div_clk|clock_1Hz  ; 23.041 ; 23.090 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[4]      ; clk_div:div_clk|clock_1Hz  ; 22.979 ; 22.972 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[5]      ; clk_div:div_clk|clock_1Hz  ; 22.868 ; 22.939 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[6]      ; clk_div:div_clk|clock_1Hz  ; 23.272 ; 23.287 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display2[*]       ; clk_div:div_clk|clock_1Hz  ; 24.764 ; 24.644 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[0]      ; clk_div:div_clk|clock_1Hz  ; 23.060 ; 22.982 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[1]      ; clk_div:div_clk|clock_1Hz  ; 23.426 ; 23.537 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[2]      ; clk_div:div_clk|clock_1Hz  ; 23.381 ; 23.400 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[3]      ; clk_div:div_clk|clock_1Hz  ; 22.828 ; 22.926 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[4]      ; clk_div:div_clk|clock_1Hz  ; 23.296 ; 23.366 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[5]      ; clk_div:div_clk|clock_1Hz  ; 24.764 ; 24.644 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[6]      ; clk_div:div_clk|clock_1Hz  ; 23.185 ; 23.217 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display3[*]       ; clk_div:div_clk|clock_1Hz  ; 14.941 ; 14.936 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[0]      ; clk_div:div_clk|clock_1Hz  ; 13.555 ; 13.489 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[1]      ; clk_div:div_clk|clock_1Hz  ; 14.941 ; 14.936 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[2]      ; clk_div:div_clk|clock_1Hz  ; 13.342 ; 13.421 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[3]      ; clk_div:div_clk|clock_1Hz  ; 12.683 ; 12.709 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[4]      ; clk_div:div_clk|clock_1Hz  ; 12.686 ; 12.788 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[5]      ; clk_div:div_clk|clock_1Hz  ; 12.675 ; 12.710 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[6]      ; clk_div:div_clk|clock_1Hz  ; 12.831 ; 12.934 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display4[*]       ; clk_div:div_clk|clock_1Hz  ; 14.144 ; 14.066 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[0]      ; clk_div:div_clk|clock_1Hz  ; 14.144 ; 14.066 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[1]      ; clk_div:div_clk|clock_1Hz  ; 13.284 ; 13.393 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[2]      ; clk_div:div_clk|clock_1Hz  ; 12.908 ; 12.964 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[3]      ; clk_div:div_clk|clock_1Hz  ; 13.097 ; 13.174 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[4]      ; clk_div:div_clk|clock_1Hz  ; 12.804 ; 12.859 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[5]      ; clk_div:div_clk|clock_1Hz  ; 12.657 ; 12.745 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[6]      ; clk_div:div_clk|clock_1Hz  ; 12.805 ; 12.866 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display5[*]       ; clk_div:div_clk|clock_1Hz  ; 16.342 ; 16.344 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[0]      ; clk_div:div_clk|clock_1Hz  ; 15.897 ; 15.876 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[1]      ; clk_div:div_clk|clock_1Hz  ; 16.273 ; 16.344 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[2]      ; clk_div:div_clk|clock_1Hz  ; 16.342 ; 16.306 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[3]      ; clk_div:div_clk|clock_1Hz  ; 14.693 ; 14.789 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[4]      ; clk_div:div_clk|clock_1Hz  ; 14.608 ; 14.675 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[5]      ; clk_div:div_clk|clock_1Hz  ; 14.784 ; 14.715 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[6]      ; clk_div:div_clk|clock_1Hz  ; 14.569 ; 14.630 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display6[*]       ; clk_div:div_clk|clock_1Hz  ; 15.162 ; 15.431 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[0]      ; clk_div:div_clk|clock_1Hz  ; 13.337 ; 13.283 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[1]      ; clk_div:div_clk|clock_1Hz  ; 13.334 ; 13.422 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[2]      ; clk_div:div_clk|clock_1Hz  ; 14.388 ; 14.537 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[3]      ; clk_div:div_clk|clock_1Hz  ; 14.435 ; 14.657 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[4]      ; clk_div:div_clk|clock_1Hz  ; 14.022 ; 14.201 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[5]      ; clk_div:div_clk|clock_1Hz  ; 14.720 ; 14.800 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[6]      ; clk_div:div_clk|clock_1Hz  ; 15.162 ; 15.431 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display7[*]       ; clk_div:div_clk|clock_1Hz  ; 16.491 ; 16.501 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[0]      ; clk_div:div_clk|clock_1Hz  ; 15.396 ; 15.297 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[1]      ; clk_div:div_clk|clock_1Hz  ; 15.304 ; 15.363 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[2]      ; clk_div:div_clk|clock_1Hz  ; 14.836 ; 14.917 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[3]      ; clk_div:div_clk|clock_1Hz  ; 15.189 ; 15.296 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[4]      ; clk_div:div_clk|clock_1Hz  ; 14.836 ; 14.968 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[5]      ; clk_div:div_clk|clock_1Hz  ; 16.031 ; 15.963 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[6]      ; clk_div:div_clk|clock_1Hz  ; 16.491 ; 16.501 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display8[*]       ; clk_div:div_clk|clock_1Hz  ; 19.647 ; 19.840 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[0]      ; clk_div:div_clk|clock_1Hz  ; 18.501 ; 18.426 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[1]      ; clk_div:div_clk|clock_1Hz  ; 19.647 ; 19.840 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[2]      ; clk_div:div_clk|clock_1Hz  ; 16.530 ; 16.464 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[3]      ; clk_div:div_clk|clock_1Hz  ; 15.557 ; 15.560 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[4]      ; clk_div:div_clk|clock_1Hz  ; 15.353 ; 15.525 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[5]      ; clk_div:div_clk|clock_1Hz  ; 19.200 ; 19.351 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[6]      ; clk_div:div_clk|clock_1Hz  ; 15.007 ; 15.004 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display1[*]       ; swapButton                 ; 12.740 ; 12.835 ; Fall       ; swapButton                 ;
;  o_display1[0]      ; swapButton                 ; 11.640 ; 11.613 ; Fall       ; swapButton                 ;
;  o_display1[1]      ; swapButton                 ; 12.133 ; 12.287 ; Fall       ; swapButton                 ;
;  o_display1[2]      ; swapButton                 ; 12.507 ; 12.524 ; Fall       ; swapButton                 ;
;  o_display1[3]      ; swapButton                 ; 12.740 ; 12.835 ; Fall       ; swapButton                 ;
;  o_display1[4]      ; swapButton                 ; 12.261 ; 12.268 ; Fall       ; swapButton                 ;
;  o_display1[5]      ; swapButton                 ; 12.143 ; 12.215 ; Fall       ; swapButton                 ;
;  o_display1[6]      ; swapButton                 ; 12.523 ; 12.553 ; Fall       ; swapButton                 ;
; o_display2[*]       ; swapButton                 ; 13.421 ; 13.331 ; Fall       ; swapButton                 ;
;  o_display2[0]      ; swapButton                 ; 11.897 ; 11.777 ; Fall       ; swapButton                 ;
;  o_display2[1]      ; swapButton                 ; 12.248 ; 12.406 ; Fall       ; swapButton                 ;
;  o_display2[2]      ; swapButton                 ; 12.181 ; 12.268 ; Fall       ; swapButton                 ;
;  o_display2[3]      ; swapButton                 ; 11.775 ; 11.966 ; Fall       ; swapButton                 ;
;  o_display2[4]      ; swapButton                 ; 12.148 ; 12.250 ; Fall       ; swapButton                 ;
;  o_display2[5]      ; swapButton                 ; 13.421 ; 13.331 ; Fall       ; swapButton                 ;
;  o_display2[6]      ; swapButton                 ; 11.825 ; 11.890 ; Fall       ; swapButton                 ;
; o_display3[*]       ; swapButton                 ; 13.584 ; 13.501 ; Fall       ; swapButton                 ;
;  o_display3[0]      ; swapButton                 ; 12.160 ; 12.134 ; Fall       ; swapButton                 ;
;  o_display3[1]      ; swapButton                 ; 13.584 ; 13.501 ; Fall       ; swapButton                 ;
;  o_display3[2]      ; swapButton                 ; 12.342 ; 12.302 ; Fall       ; swapButton                 ;
;  o_display3[3]      ; swapButton                 ; 11.643 ; 11.623 ; Fall       ; swapButton                 ;
;  o_display3[4]      ; swapButton                 ; 11.667 ; 11.644 ; Fall       ; swapButton                 ;
;  o_display3[5]      ; swapButton                 ; 11.673 ; 11.651 ; Fall       ; swapButton                 ;
;  o_display3[6]      ; swapButton                 ; 11.822 ; 11.830 ; Fall       ; swapButton                 ;
; o_display4[*]       ; swapButton                 ; 12.771 ; 12.759 ; Fall       ; swapButton                 ;
;  o_display4[0]      ; swapButton                 ; 12.771 ; 12.759 ; Fall       ; swapButton                 ;
;  o_display4[1]      ; swapButton                 ; 12.323 ; 12.291 ; Fall       ; swapButton                 ;
;  o_display4[2]      ; swapButton                 ; 11.929 ; 11.920 ; Fall       ; swapButton                 ;
;  o_display4[3]      ; swapButton                 ; 11.890 ; 11.885 ; Fall       ; swapButton                 ;
;  o_display4[4]      ; swapButton                 ; 11.674 ; 11.691 ; Fall       ; swapButton                 ;
;  o_display4[5]      ; swapButton                 ; 11.685 ; 11.704 ; Fall       ; swapButton                 ;
;  o_display4[6]      ; swapButton                 ; 11.509 ; 11.502 ; Fall       ; swapButton                 ;
; o_display5[*]       ; swapButton                 ; 11.658 ; 11.652 ; Fall       ; swapButton                 ;
;  o_display5[0]      ; swapButton                 ; 11.207 ; 11.190 ; Fall       ; swapButton                 ;
;  o_display5[1]      ; swapButton                 ; 11.586 ; 11.652 ; Fall       ; swapButton                 ;
;  o_display5[2]      ; swapButton                 ; 11.658 ; 11.616 ; Fall       ; swapButton                 ;
;  o_display5[3]      ; swapButton                 ; 10.009 ; 10.099 ; Fall       ; swapButton                 ;
;  o_display5[4]      ; swapButton                 ; 9.924  ; 9.985  ; Fall       ; swapButton                 ;
;  o_display5[5]      ; swapButton                 ; 9.937  ; 9.993  ; Fall       ; swapButton                 ;
;  o_display5[6]      ; swapButton                 ; 9.887  ; 9.943  ; Fall       ; swapButton                 ;
; o_display6[*]       ; swapButton                 ; 13.267 ; 13.258 ; Fall       ; swapButton                 ;
;  o_display6[0]      ; swapButton                 ; 12.020 ; 12.044 ; Fall       ; swapButton                 ;
;  o_display6[1]      ; swapButton                 ; 12.122 ; 12.109 ; Fall       ; swapButton                 ;
;  o_display6[2]      ; swapButton                 ; 12.935 ; 13.025 ; Fall       ; swapButton                 ;
;  o_display6[3]      ; swapButton                 ; 12.955 ; 13.090 ; Fall       ; swapButton                 ;
;  o_display6[4]      ; swapButton                 ; 12.775 ; 12.878 ; Fall       ; swapButton                 ;
;  o_display6[5]      ; swapButton                 ; 13.267 ; 13.258 ; Fall       ; swapButton                 ;
;  o_display6[6]      ; swapButton                 ; 9.954  ; 10.080 ; Fall       ; swapButton                 ;
; o_display7[*]       ; swapButton                 ; 10.684 ; 10.677 ; Fall       ; swapButton                 ;
;  o_display7[0]      ; swapButton                 ; 9.609  ; 9.535  ; Fall       ; swapButton                 ;
;  o_display7[1]      ; swapButton                 ; 9.336  ; 9.409  ; Fall       ; swapButton                 ;
;  o_display7[2]      ; swapButton                 ; 9.005  ; 9.088  ; Fall       ; swapButton                 ;
;  o_display7[3]      ; swapButton                 ; 9.367  ; 9.457  ; Fall       ; swapButton                 ;
;  o_display7[4]      ; swapButton                 ; 9.057  ; 9.141  ; Fall       ; swapButton                 ;
;  o_display7[5]      ; swapButton                 ; 10.067 ; 10.026 ; Fall       ; swapButton                 ;
;  o_display7[6]      ; swapButton                 ; 10.684 ; 10.677 ; Fall       ; swapButton                 ;
; o_display8[*]       ; swapButton                 ; 17.536 ; 17.656 ; Fall       ; swapButton                 ;
;  o_display8[0]      ; swapButton                 ; 16.880 ; 16.934 ; Fall       ; swapButton                 ;
;  o_display8[1]      ; swapButton                 ; 17.536 ; 17.656 ; Fall       ; swapButton                 ;
;  o_display8[2]      ; swapButton                 ; 14.368 ; 14.279 ; Fall       ; swapButton                 ;
;  o_display8[3]      ; swapButton                 ; 13.016 ; 13.022 ; Fall       ; swapButton                 ;
;  o_display8[4]      ; swapButton                 ; 10.531 ; 10.539 ; Fall       ; swapButton                 ;
;  o_display8[5]      ; swapButton                 ; 12.466 ; 12.513 ; Fall       ; swapButton                 ;
;  o_display8[6]      ; swapButton                 ; 13.549 ; 13.403 ; Fall       ; swapButton                 ;
+---------------------+----------------------------+--------+--------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+---------------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port           ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+---------------------+----------------------------+--------+--------+------------+----------------------------+
; MuxOut[*]           ; clk_div:div_clk|clock_10Hz ; 13.001 ; 12.857 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[0]          ; clk_div:div_clk|clock_10Hz ; 14.487 ; 14.329 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[1]          ; clk_div:div_clk|clock_10Hz ; 13.232 ; 13.171 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[2]          ; clk_div:div_clk|clock_10Hz ; 13.001 ; 12.857 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[3]          ; clk_div:div_clk|clock_10Hz ; 14.513 ; 14.286 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[4]          ; clk_div:div_clk|clock_10Hz ; 13.955 ; 13.879 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[5]          ; clk_div:div_clk|clock_10Hz ; 13.265 ; 13.146 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[6]          ; clk_div:div_clk|clock_10Hz ; 13.114 ; 12.996 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[7]          ; clk_div:div_clk|clock_10Hz ; 14.012 ; 13.888 ; Rise       ; clk_div:div_clk|clock_10Hz ;
; o_display1[*]       ; clk_div:div_clk|clock_10Hz ; 13.832 ; 13.776 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[0]      ; clk_div:div_clk|clock_10Hz ; 13.832 ; 13.776 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[1]      ; clk_div:div_clk|clock_10Hz ; 13.926 ; 14.050 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[2]      ; clk_div:div_clk|clock_10Hz ; 14.626 ; 14.674 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[3]      ; clk_div:div_clk|clock_10Hz ; 14.513 ; 14.580 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[4]      ; clk_div:div_clk|clock_10Hz ; 14.398 ; 14.437 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[5]      ; clk_div:div_clk|clock_10Hz ; 14.274 ; 14.453 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[6]      ; clk_div:div_clk|clock_10Hz ; 14.658 ; 14.707 ; Rise       ; clk_div:div_clk|clock_10Hz ;
; o_display2[*]       ; clk_div:div_clk|clock_10Hz ; 14.008 ; 14.177 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[0]      ; clk_div:div_clk|clock_10Hz ; 14.267 ; 14.177 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[1]      ; clk_div:div_clk|clock_10Hz ; 14.643 ; 14.757 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[2]      ; clk_div:div_clk|clock_10Hz ; 14.606 ; 14.637 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[3]      ; clk_div:div_clk|clock_10Hz ; 14.008 ; 14.186 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[4]      ; clk_div:div_clk|clock_10Hz ; 14.520 ; 14.589 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[5]      ; clk_div:div_clk|clock_10Hz ; 15.936 ; 15.892 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[6]      ; clk_div:div_clk|clock_10Hz ; 14.371 ; 14.458 ; Rise       ; clk_div:div_clk|clock_10Hz ;
; BranchOut           ; clk_div:div_clk|clock_1Hz  ; 14.206 ; 14.131 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; InstructionOut[*]   ; clk_div:div_clk|clock_1Hz  ; 10.353 ; 10.354 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[0]  ; clk_div:div_clk|clock_1Hz  ; 10.721 ; 10.590 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[1]  ; clk_div:div_clk|clock_1Hz  ; 10.693 ; 10.581 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[2]  ; clk_div:div_clk|clock_1Hz  ; 10.846 ; 10.737 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[3]  ; clk_div:div_clk|clock_1Hz  ; 10.477 ; 10.440 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[4]  ; clk_div:div_clk|clock_1Hz  ; 11.242 ; 11.198 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[5]  ; clk_div:div_clk|clock_1Hz  ; 11.426 ; 11.328 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[6]  ; clk_div:div_clk|clock_1Hz  ; 11.124 ; 11.079 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[7]  ; clk_div:div_clk|clock_1Hz  ; 11.174 ; 11.010 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[8]  ; clk_div:div_clk|clock_1Hz  ; 11.236 ; 11.164 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[9]  ; clk_div:div_clk|clock_1Hz  ; 11.370 ; 11.345 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[10] ; clk_div:div_clk|clock_1Hz  ; 11.633 ; 11.526 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[11] ; clk_div:div_clk|clock_1Hz  ; 10.759 ; 10.721 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[12] ; clk_div:div_clk|clock_1Hz  ; 10.882 ; 10.783 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[13] ; clk_div:div_clk|clock_1Hz  ; 11.527 ; 11.433 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[14] ; clk_div:div_clk|clock_1Hz  ; 11.501 ; 11.416 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[15] ; clk_div:div_clk|clock_1Hz  ; 11.231 ; 11.163 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[16] ; clk_div:div_clk|clock_1Hz  ; 10.836 ; 10.789 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[17] ; clk_div:div_clk|clock_1Hz  ; 11.434 ; 11.420 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[18] ; clk_div:div_clk|clock_1Hz  ; 11.947 ; 11.973 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[19] ; clk_div:div_clk|clock_1Hz  ; 10.835 ; 10.820 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[20] ; clk_div:div_clk|clock_1Hz  ; 12.061 ; 11.954 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[21] ; clk_div:div_clk|clock_1Hz  ; 11.484 ; 11.364 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[22] ; clk_div:div_clk|clock_1Hz  ; 10.824 ; 10.721 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[23] ; clk_div:div_clk|clock_1Hz  ; 11.504 ; 11.421 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[24] ; clk_div:div_clk|clock_1Hz  ; 12.372 ; 12.307 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[25] ; clk_div:div_clk|clock_1Hz  ; 10.848 ; 10.791 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[26] ; clk_div:div_clk|clock_1Hz  ; 11.419 ; 11.345 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[27] ; clk_div:div_clk|clock_1Hz  ; 11.687 ; 11.613 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[28] ; clk_div:div_clk|clock_1Hz  ; 11.243 ; 11.065 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[29] ; clk_div:div_clk|clock_1Hz  ; 10.951 ; 10.944 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[30] ; clk_div:div_clk|clock_1Hz  ; 10.353 ; 10.354 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[31] ; clk_div:div_clk|clock_1Hz  ; 11.348 ; 11.224 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; MemWriteOut         ; clk_div:div_clk|clock_1Hz  ; 15.563 ; 15.561 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; MuxOut[*]           ; clk_div:div_clk|clock_1Hz  ; 9.944  ; 9.872  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[0]          ; clk_div:div_clk|clock_1Hz  ; 10.940 ; 10.844 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[1]          ; clk_div:div_clk|clock_1Hz  ; 9.944  ; 9.872  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[2]          ; clk_div:div_clk|clock_1Hz  ; 10.105 ; 10.104 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[3]          ; clk_div:div_clk|clock_1Hz  ; 11.071 ; 11.005 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[4]          ; clk_div:div_clk|clock_1Hz  ; 11.160 ; 11.191 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[5]          ; clk_div:div_clk|clock_1Hz  ; 10.666 ; 10.528 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[6]          ; clk_div:div_clk|clock_1Hz  ; 10.165 ; 10.152 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[7]          ; clk_div:div_clk|clock_1Hz  ; 11.031 ; 10.977 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; RegWriteOut         ; clk_div:div_clk|clock_1Hz  ; 14.010 ; 13.929 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; ZeroOut             ; clk_div:div_clk|clock_1Hz  ; 15.105 ; 14.922 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display1[*]       ; clk_div:div_clk|clock_1Hz  ; 10.979 ; 10.965 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[0]      ; clk_div:div_clk|clock_1Hz  ; 10.979 ; 10.965 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[1]      ; clk_div:div_clk|clock_1Hz  ; 11.112 ; 11.220 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[2]      ; clk_div:div_clk|clock_1Hz  ; 11.812 ; 11.856 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[3]      ; clk_div:div_clk|clock_1Hz  ; 11.692 ; 11.761 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[4]      ; clk_div:div_clk|clock_1Hz  ; 11.587 ; 11.572 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[5]      ; clk_div:div_clk|clock_1Hz  ; 11.465 ; 11.530 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[6]      ; clk_div:div_clk|clock_1Hz  ; 11.845 ; 11.868 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display2[*]       ; clk_div:div_clk|clock_1Hz  ; 11.163 ; 11.263 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[0]      ; clk_div:div_clk|clock_1Hz  ; 11.419 ; 11.285 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[1]      ; clk_div:div_clk|clock_1Hz  ; 11.753 ; 11.897 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[2]      ; clk_div:div_clk|clock_1Hz  ; 11.738 ; 11.775 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[3]      ; clk_div:div_clk|clock_1Hz  ; 11.163 ; 11.263 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[4]      ; clk_div:div_clk|clock_1Hz  ; 11.637 ; 11.683 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[5]      ; clk_div:div_clk|clock_1Hz  ; 13.092 ; 12.961 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[6]      ; clk_div:div_clk|clock_1Hz  ; 11.500 ; 11.565 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display3[*]       ; clk_div:div_clk|clock_1Hz  ; 11.652 ; 11.749 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[0]      ; clk_div:div_clk|clock_1Hz  ; 12.459 ; 12.345 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[1]      ; clk_div:div_clk|clock_1Hz  ; 13.793 ; 13.799 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[2]      ; clk_div:div_clk|clock_1Hz  ; 12.306 ; 12.386 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[3]      ; clk_div:div_clk|clock_1Hz  ; 11.652 ; 11.749 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[4]      ; clk_div:div_clk|clock_1Hz  ; 11.668 ; 11.762 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[5]      ; clk_div:div_clk|clock_1Hz  ; 11.669 ; 11.762 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[6]      ; clk_div:div_clk|clock_1Hz  ; 11.807 ; 11.932 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display4[*]       ; clk_div:div_clk|clock_1Hz  ; 11.852 ; 11.973 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[0]      ; clk_div:div_clk|clock_1Hz  ; 13.222 ; 13.083 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[1]      ; clk_div:div_clk|clock_1Hz  ; 12.426 ; 12.540 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[2]      ; clk_div:div_clk|clock_1Hz  ; 12.111 ; 12.187 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[3]      ; clk_div:div_clk|clock_1Hz  ; 12.264 ; 12.373 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[4]      ; clk_div:div_clk|clock_1Hz  ; 11.999 ; 12.096 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[5]      ; clk_div:div_clk|clock_1Hz  ; 11.852 ; 11.973 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[6]      ; clk_div:div_clk|clock_1Hz  ; 11.989 ; 12.077 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display5[*]       ; clk_div:div_clk|clock_1Hz  ; 12.262 ; 12.350 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[0]      ; clk_div:div_clk|clock_1Hz  ; 13.564 ; 13.518 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[1]      ; clk_div:div_clk|clock_1Hz  ; 13.920 ; 14.002 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[2]      ; clk_div:div_clk|clock_1Hz  ; 14.045 ; 14.023 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[3]      ; clk_div:div_clk|clock_1Hz  ; 12.381 ; 12.511 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[4]      ; clk_div:div_clk|clock_1Hz  ; 12.308 ; 12.390 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[5]      ; clk_div:div_clk|clock_1Hz  ; 12.474 ; 12.521 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[6]      ; clk_div:div_clk|clock_1Hz  ; 12.262 ; 12.350 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display6[*]       ; clk_div:div_clk|clock_1Hz  ; 12.050 ; 12.002 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[0]      ; clk_div:div_clk|clock_1Hz  ; 12.059 ; 12.002 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[1]      ; clk_div:div_clk|clock_1Hz  ; 12.050 ; 12.144 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[2]      ; clk_div:div_clk|clock_1Hz  ; 13.082 ; 13.247 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[3]      ; clk_div:div_clk|clock_1Hz  ; 13.105 ; 13.328 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[4]      ; clk_div:div_clk|clock_1Hz  ; 12.704 ; 12.884 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[5]      ; clk_div:div_clk|clock_1Hz  ; 13.381 ; 13.466 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[6]      ; clk_div:div_clk|clock_1Hz  ; 13.801 ; 14.069 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display7[*]       ; clk_div:div_clk|clock_1Hz  ; 12.540 ; 12.687 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[0]      ; clk_div:div_clk|clock_1Hz  ; 13.162 ; 13.047 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[1]      ; clk_div:div_clk|clock_1Hz  ; 13.012 ; 13.093 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[2]      ; clk_div:div_clk|clock_1Hz  ; 12.540 ; 12.687 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[3]      ; clk_div:div_clk|clock_1Hz  ; 12.883 ; 13.015 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[4]      ; clk_div:div_clk|clock_1Hz  ; 12.647 ; 12.717 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[5]      ; clk_div:div_clk|clock_1Hz  ; 13.769 ; 13.737 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[6]      ; clk_div:div_clk|clock_1Hz  ; 14.204 ; 14.241 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display8[*]       ; clk_div:div_clk|clock_1Hz  ; 13.608 ; 13.605 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[0]      ; clk_div:div_clk|clock_1Hz  ; 17.016 ; 16.929 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[1]      ; clk_div:div_clk|clock_1Hz  ; 18.132 ; 18.310 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[2]      ; clk_div:div_clk|clock_1Hz  ; 15.060 ; 15.017 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[3]      ; clk_div:div_clk|clock_1Hz  ; 14.119 ; 14.153 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[4]      ; clk_div:div_clk|clock_1Hz  ; 13.907 ; 14.098 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[5]      ; clk_div:div_clk|clock_1Hz  ; 17.656 ; 17.831 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[6]      ; clk_div:div_clk|clock_1Hz  ; 13.608 ; 13.605 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display1[*]       ; swapButton                 ; 11.176 ; 11.114 ; Fall       ; swapButton                 ;
;  o_display1[0]      ; swapButton                 ; 11.176 ; 11.114 ; Fall       ; swapButton                 ;
;  o_display1[1]      ; swapButton                 ; 11.656 ; 11.692 ; Fall       ; swapButton                 ;
;  o_display1[2]      ; swapButton                 ; 11.975 ; 12.028 ; Fall       ; swapButton                 ;
;  o_display1[3]      ; swapButton                 ; 12.240 ; 12.220 ; Fall       ; swapButton                 ;
;  o_display1[4]      ; swapButton                 ; 11.733 ; 11.779 ; Fall       ; swapButton                 ;
;  o_display1[5]      ; swapButton                 ; 11.625 ; 11.731 ; Fall       ; swapButton                 ;
;  o_display1[6]      ; swapButton                 ; 11.989 ; 12.054 ; Fall       ; swapButton                 ;
; o_display2[*]       ; swapButton                 ; 11.292 ; 11.256 ; Fall       ; swapButton                 ;
;  o_display2[0]      ; swapButton                 ; 11.399 ; 11.256 ; Fall       ; swapButton                 ;
;  o_display2[1]      ; swapButton                 ; 11.766 ; 11.808 ; Fall       ; swapButton                 ;
;  o_display2[2]      ; swapButton                 ; 11.700 ; 11.676 ; Fall       ; swapButton                 ;
;  o_display2[3]      ; swapButton                 ; 11.292 ; 11.388 ; Fall       ; swapButton                 ;
;  o_display2[4]      ; swapButton                 ; 11.669 ; 11.658 ; Fall       ; swapButton                 ;
;  o_display2[5]      ; swapButton                 ; 12.889 ; 12.828 ; Fall       ; swapButton                 ;
;  o_display2[6]      ; swapButton                 ; 11.299 ; 11.389 ; Fall       ; swapButton                 ;
; o_display3[*]       ; swapButton                 ; 11.219 ; 11.202 ; Fall       ; swapButton                 ;
;  o_display3[0]      ; swapButton                 ; 11.714 ; 11.687 ; Fall       ; swapButton                 ;
;  o_display3[1]      ; swapButton                 ; 13.138 ; 13.056 ; Fall       ; swapButton                 ;
;  o_display3[2]      ; swapButton                 ; 11.889 ; 11.852 ; Fall       ; swapButton                 ;
;  o_display3[3]      ; swapButton                 ; 11.219 ; 11.202 ; Fall       ; swapButton                 ;
;  o_display3[4]      ; swapButton                 ; 11.243 ; 11.222 ; Fall       ; swapButton                 ;
;  o_display3[5]      ; swapButton                 ; 11.247 ; 11.227 ; Fall       ; swapButton                 ;
;  o_display3[6]      ; swapButton                 ; 11.391 ; 11.402 ; Fall       ; swapButton                 ;
; o_display4[*]       ; swapButton                 ; 10.998 ; 11.010 ; Fall       ; swapButton                 ;
;  o_display4[0]      ; swapButton                 ; 12.300 ; 12.288 ; Fall       ; swapButton                 ;
;  o_display4[1]      ; swapButton                 ; 11.871 ; 11.841 ; Fall       ; swapButton                 ;
;  o_display4[2]      ; swapButton                 ; 11.440 ; 11.460 ; Fall       ; swapButton                 ;
;  o_display4[3]      ; swapButton                 ; 11.368 ; 11.381 ; Fall       ; swapButton                 ;
;  o_display4[4]      ; swapButton                 ; 11.157 ; 11.192 ; Fall       ; swapButton                 ;
;  o_display4[5]      ; swapButton                 ; 11.203 ; 11.249 ; Fall       ; swapButton                 ;
;  o_display4[6]      ; swapButton                 ; 10.998 ; 11.010 ; Fall       ; swapButton                 ;
; o_display5[*]       ; swapButton                 ; 9.477  ; 9.559  ; Fall       ; swapButton                 ;
;  o_display5[0]      ; swapButton                 ; 10.771 ; 10.728 ; Fall       ; swapButton                 ;
;  o_display5[1]      ; swapButton                 ; 11.105 ; 11.194 ; Fall       ; swapButton                 ;
;  o_display5[2]      ; swapButton                 ; 11.236 ; 11.220 ; Fall       ; swapButton                 ;
;  o_display5[3]      ; swapButton                 ; 9.593  ; 9.708  ; Fall       ; swapButton                 ;
;  o_display5[4]      ; swapButton                 ; 9.514  ; 9.600  ; Fall       ; swapButton                 ;
;  o_display5[5]      ; swapButton                 ; 9.490  ; 9.563  ; Fall       ; swapButton                 ;
;  o_display5[6]      ; swapButton                 ; 9.477  ; 9.559  ; Fall       ; swapButton                 ;
; o_display6[*]       ; swapButton                 ; 9.506  ; 9.645  ; Fall       ; swapButton                 ;
;  o_display6[0]      ; swapButton                 ; 11.580 ; 11.603 ; Fall       ; swapButton                 ;
;  o_display6[1]      ; swapButton                 ; 11.623 ; 11.638 ; Fall       ; swapButton                 ;
;  o_display6[2]      ; swapButton                 ; 12.458 ; 12.546 ; Fall       ; swapButton                 ;
;  o_display6[3]      ; swapButton                 ; 12.475 ; 12.607 ; Fall       ; swapButton                 ;
;  o_display6[4]      ; swapButton                 ; 12.303 ; 12.404 ; Fall       ; swapButton                 ;
;  o_display6[5]      ; swapButton                 ; 12.776 ; 12.769 ; Fall       ; swapButton                 ;
;  o_display6[6]      ; swapButton                 ; 9.506  ; 9.645  ; Fall       ; swapButton                 ;
; o_display7[*]       ; swapButton                 ; 8.630  ; 8.731  ; Fall       ; swapButton                 ;
;  o_display7[0]      ; swapButton                 ; 9.229  ; 9.136  ; Fall       ; swapButton                 ;
;  o_display7[1]      ; swapButton                 ; 8.912  ; 8.996  ; Fall       ; swapButton                 ;
;  o_display7[2]      ; swapButton                 ; 8.630  ; 8.731  ; Fall       ; swapButton                 ;
;  o_display7[3]      ; swapButton                 ; 8.979  ; 9.087  ; Fall       ; swapButton                 ;
;  o_display7[4]      ; swapButton                 ; 8.681  ; 8.783  ; Fall       ; swapButton                 ;
;  o_display7[5]      ; swapButton                 ; 9.669  ; 9.639  ; Fall       ; swapButton                 ;
;  o_display7[6]      ; swapButton                 ; 10.297 ; 10.308 ; Fall       ; swapButton                 ;
; o_display8[*]       ; swapButton                 ; 10.091 ; 10.125 ; Fall       ; swapButton                 ;
;  o_display8[0]      ; swapButton                 ; 16.221 ; 16.244 ; Fall       ; swapButton                 ;
;  o_display8[1]      ; swapButton                 ; 16.934 ; 17.045 ; Fall       ; swapButton                 ;
;  o_display8[2]      ; swapButton                 ; 13.834 ; 13.751 ; Fall       ; swapButton                 ;
;  o_display8[3]      ; swapButton                 ; 12.531 ; 12.538 ; Fall       ; swapButton                 ;
;  o_display8[4]      ; swapButton                 ; 10.091 ; 10.125 ; Fall       ; swapButton                 ;
;  o_display8[5]      ; swapButton                 ; 12.061 ; 12.104 ; Fall       ; swapButton                 ;
;  o_display8[6]      ; swapButton                 ; 12.989 ; 12.875 ; Fall       ; swapButton                 ;
+---------------------+----------------------------+--------+--------+------------+----------------------------+


+--------------------------------------------------------------------+
; Propagation Delay                                                  ;
+----------------+---------------+--------+--------+--------+--------+
; Input Port     ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+----------------+---------------+--------+--------+--------+--------+
; ValueSelect[0] ; MuxOut[0]     ; 10.927 ; 10.921 ; 11.367 ; 11.295 ;
; ValueSelect[0] ; MuxOut[1]     ; 10.194 ; 10.333 ; 10.690 ; 10.680 ;
; ValueSelect[0] ; MuxOut[2]     ; 11.763 ; 11.660 ; 12.122 ; 12.117 ;
; ValueSelect[0] ; MuxOut[3]     ; 12.797 ; 12.725 ; 13.225 ; 13.116 ;
; ValueSelect[0] ; MuxOut[4]     ; 12.743 ; 12.727 ; 13.077 ; 13.212 ;
; ValueSelect[0] ; MuxOut[5]     ; 12.352 ; 12.371 ; 12.780 ; 12.762 ;
; ValueSelect[0] ; MuxOut[6]     ; 12.101 ; 12.104 ; 12.529 ; 12.495 ;
; ValueSelect[0] ; MuxOut[7]     ; 11.734 ; 11.727 ; 12.185 ; 12.046 ;
; ValueSelect[0] ; o_display1[0] ; 12.857 ; 12.891 ; 13.267 ; 13.282 ;
; ValueSelect[0] ; o_display1[1] ; 12.930 ; 13.112 ; 13.358 ; 13.503 ;
; ValueSelect[0] ; o_display1[2] ; 13.716 ; 13.797 ; 14.144 ; 14.188 ;
; ValueSelect[0] ; o_display1[3] ; 13.595 ; 13.564 ; 13.986 ; 13.955 ;
; ValueSelect[0] ; o_display1[4] ; 13.477 ; 13.553 ; 13.903 ; 13.944 ;
; ValueSelect[0] ; o_display1[5] ; 13.415 ; 13.431 ; 13.806 ; 13.822 ;
; ValueSelect[0] ; o_display1[6] ; 13.808 ; 13.809 ; 14.199 ; 14.200 ;
; ValueSelect[0] ; o_display2[0] ; 14.578 ; 14.499 ; 15.062 ; 14.984 ;
; ValueSelect[0] ; o_display2[1] ; 14.983 ; 15.086 ; 15.468 ; 15.420 ;
; ValueSelect[0] ; o_display2[2] ; 14.898 ; 14.931 ; 15.383 ; 15.265 ;
; ValueSelect[0] ; o_display2[3] ; 14.353 ; 14.467 ; 14.838 ; 14.952 ;
; ValueSelect[0] ; o_display2[4] ; 14.822 ; 14.910 ; 15.156 ; 15.395 ;
; ValueSelect[0] ; o_display2[5] ; 16.295 ; 16.186 ; 16.780 ; 16.671 ;
; ValueSelect[0] ; o_display2[6] ; 14.700 ; 14.745 ; 15.185 ; 15.230 ;
; ValueSelect[1] ; MuxOut[0]     ; 11.351 ; 11.151 ; 11.625 ; 11.780 ;
; ValueSelect[1] ; MuxOut[1]     ; 10.915 ; 10.514 ; 10.915 ; 11.415 ;
; ValueSelect[1] ; MuxOut[2]     ; 12.099 ; 11.975 ; 12.432 ; 12.444 ;
; ValueSelect[1] ; MuxOut[3]     ; 13.904 ; 13.040 ; 13.535 ; 14.318 ;
; ValueSelect[1] ; MuxOut[4]     ; 13.355 ; 13.042 ; 13.387 ; 13.877 ;
; ValueSelect[1] ; MuxOut[5]     ; 13.251 ; 12.686 ; 13.090 ; 13.582 ;
; ValueSelect[1] ; MuxOut[6]     ; 13.065 ; 12.419 ; 12.839 ; 13.505 ;
; ValueSelect[1] ; MuxOut[7]     ; 12.162 ; 12.043 ; 12.498 ; 12.533 ;
; ValueSelect[1] ; o_display1[0] ; 13.946 ; 13.868 ; 14.450 ; 14.484 ;
; ValueSelect[1] ; o_display1[1] ; 14.037 ; 14.061 ; 14.497 ; 14.705 ;
; ValueSelect[1] ; o_display1[2] ; 14.823 ; 14.112 ; 14.454 ; 15.390 ;
; ValueSelect[1] ; o_display1[3] ; 14.553 ; 14.634 ; 15.188 ; 15.157 ;
; ValueSelect[1] ; o_display1[4] ; 14.582 ; 14.503 ; 15.070 ; 15.146 ;
; ValueSelect[1] ; o_display1[5] ; 14.386 ; 14.483 ; 15.008 ; 15.024 ;
; ValueSelect[1] ; o_display1[6] ; 14.825 ; 14.822 ; 15.401 ; 15.402 ;
; ValueSelect[1] ; o_display2[0] ; 15.190 ; 15.075 ; 15.727 ; 15.649 ;
; ValueSelect[1] ; o_display2[1] ; 15.298 ; 15.698 ; 16.133 ; 15.730 ;
; ValueSelect[1] ; o_display2[2] ; 15.213 ; 15.543 ; 16.048 ; 15.575 ;
; ValueSelect[1] ; o_display2[3] ; 14.928 ; 15.079 ; 15.503 ; 15.617 ;
; ValueSelect[1] ; o_display2[4] ; 15.434 ; 15.225 ; 15.466 ; 16.060 ;
; ValueSelect[1] ; o_display2[5] ; 16.869 ; 16.797 ; 17.445 ; 17.336 ;
; ValueSelect[1] ; o_display2[6] ; 15.271 ; 15.356 ; 15.850 ; 15.895 ;
; ValueSelect[2] ; MuxOut[0]     ; 10.202 ; 10.868 ; 11.301 ; 10.503 ;
; ValueSelect[2] ; MuxOut[1]     ; 9.491  ; 10.503 ; 10.865 ; 9.864  ;
; ValueSelect[2] ; MuxOut[2]     ; 11.250 ; 11.532 ; 12.049 ; 11.577 ;
; ValueSelect[2] ; MuxOut[3]     ; 12.193 ; 13.406 ; 13.854 ; 12.458 ;
; ValueSelect[2] ; MuxOut[4]     ; 12.227 ; 12.965 ; 13.305 ; 12.640 ;
; ValueSelect[2] ; MuxOut[5]     ; 11.747 ; 12.670 ; 13.201 ; 12.102 ;
; ValueSelect[2] ; MuxOut[6]     ; 11.495 ; 12.593 ; 13.015 ; 11.835 ;
; ValueSelect[2] ; MuxOut[7]     ; 10.467 ; 11.679 ; 12.112 ; 10.759 ;
; ValueSelect[2] ; o_display1[0] ; 13.538 ; 13.572 ; 13.896 ; 13.818 ;
; ValueSelect[2] ; o_display1[1] ; 13.585 ; 13.793 ; 13.987 ; 14.011 ;
; ValueSelect[2] ; o_display1[2] ; 13.442 ; 14.478 ; 14.773 ; 13.928 ;
; ValueSelect[2] ; o_display1[3] ; 14.276 ; 14.245 ; 14.503 ; 14.584 ;
; ValueSelect[2] ; o_display1[4] ; 14.158 ; 14.234 ; 14.532 ; 14.453 ;
; ValueSelect[2] ; o_display1[5] ; 14.096 ; 14.112 ; 14.336 ; 14.433 ;
; ValueSelect[2] ; o_display1[6] ; 14.489 ; 14.490 ; 14.775 ; 14.772 ;
; ValueSelect[2] ; o_display2[0] ; 14.815 ; 14.737 ; 15.140 ; 15.025 ;
; ValueSelect[2] ; o_display2[1] ; 15.221 ; 14.570 ; 14.896 ; 15.648 ;
; ValueSelect[2] ; o_display2[2] ; 15.136 ; 14.415 ; 14.811 ; 15.493 ;
; ValueSelect[2] ; o_display2[3] ; 14.591 ; 14.705 ; 14.878 ; 15.029 ;
; ValueSelect[2] ; o_display2[4] ; 14.306 ; 15.148 ; 15.384 ; 14.823 ;
; ValueSelect[2] ; o_display2[5] ; 16.533 ; 16.424 ; 16.819 ; 16.747 ;
; ValueSelect[2] ; o_display2[6] ; 14.938 ; 14.983 ; 15.221 ; 15.306 ;
+----------------+---------------+--------+--------+--------+--------+


+--------------------------------------------------------------------+
; Minimum Propagation Delay                                          ;
+----------------+---------------+--------+--------+--------+--------+
; Input Port     ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+----------------+---------------+--------+--------+--------+--------+
; ValueSelect[0] ; MuxOut[0]     ; 10.317 ; 10.451 ; 10.911 ; 10.640 ;
; ValueSelect[0] ; MuxOut[1]     ; 9.492  ; 9.839  ; 10.231 ; 9.908  ;
; ValueSelect[0] ; MuxOut[2]     ; 10.340 ; 10.222 ; 10.685 ; 10.685 ;
; ValueSelect[0] ; MuxOut[3]     ; 11.707 ; 11.359 ; 11.886 ; 12.005 ;
; ValueSelect[0] ; MuxOut[4]     ; 11.139 ; 10.948 ; 11.353 ; 11.559 ;
; ValueSelect[0] ; MuxOut[5]     ; 11.182 ; 10.679 ; 11.172 ; 11.516 ;
; ValueSelect[0] ; MuxOut[6]     ; 11.061 ; 10.657 ; 11.104 ; 11.464 ;
; ValueSelect[0] ; MuxOut[7]     ; 11.159 ; 10.731 ; 11.199 ; 11.478 ;
; ValueSelect[0] ; o_display1[0] ; 10.567 ; 10.521 ; 10.949 ; 10.937 ;
; ValueSelect[0] ; o_display1[1] ; 10.764 ; 10.787 ; 11.088 ; 11.308 ;
; ValueSelect[0] ; o_display1[2] ; 11.443 ; 11.410 ; 11.787 ; 11.897 ;
; ValueSelect[0] ; o_display1[3] ; 11.251 ; 11.311 ; 11.670 ; 11.694 ;
; ValueSelect[0] ; o_display1[4] ; 11.137 ; 11.209 ; 11.644 ; 11.551 ;
; ValueSelect[0] ; o_display1[5] ; 11.022 ; 11.113 ; 11.437 ; 11.495 ;
; ValueSelect[0] ; o_display1[6] ; 11.402 ; 11.441 ; 11.817 ; 11.823 ;
; ValueSelect[0] ; o_display2[0] ; 11.829 ; 11.710 ; 12.243 ; 12.132 ;
; ValueSelect[0] ; o_display2[1] ; 12.176 ; 12.321 ; 12.598 ; 12.735 ;
; ValueSelect[0] ; o_display2[2] ; 12.267 ; 12.170 ; 12.516 ; 12.714 ;
; ValueSelect[0] ; o_display2[3] ; 11.563 ; 11.719 ; 11.987 ; 12.135 ;
; ValueSelect[0] ; o_display2[4] ; 12.053 ; 12.250 ; 12.576 ; 12.560 ;
; ValueSelect[0] ; o_display2[5] ; 13.489 ; 13.425 ; 13.912 ; 13.840 ;
; ValueSelect[0] ; o_display2[6] ; 11.904 ; 11.991 ; 12.326 ; 12.405 ;
; ValueSelect[1] ; MuxOut[0]     ; 10.766 ; 10.474 ; 10.940 ; 11.087 ;
; ValueSelect[1] ; MuxOut[1]     ; 10.086 ; 9.742  ; 10.115 ; 10.475 ;
; ValueSelect[1] ; MuxOut[2]     ; 11.588 ; 10.502 ; 10.947 ; 11.933 ;
; ValueSelect[1] ; MuxOut[3]     ; 12.525 ; 11.622 ; 12.148 ; 12.808 ;
; ValueSelect[1] ; MuxOut[4]     ; 12.382 ; 11.211 ; 11.615 ; 12.782 ;
; ValueSelect[1] ; MuxOut[5]     ; 12.040 ; 10.942 ; 11.434 ; 12.377 ;
; ValueSelect[1] ; MuxOut[6]     ; 11.855 ; 10.920 ; 11.366 ; 12.210 ;
; ValueSelect[1] ; MuxOut[7]     ; 11.619 ; 10.994 ; 11.461 ; 11.930 ;
; ValueSelect[1] ; o_display1[0] ; 10.783 ; 10.771 ; 11.190 ; 11.144 ;
; ValueSelect[1] ; o_display1[1] ; 10.922 ; 11.142 ; 11.387 ; 11.410 ;
; ValueSelect[1] ; o_display1[2] ; 11.621 ; 11.731 ; 12.066 ; 12.033 ;
; ValueSelect[1] ; o_display1[3] ; 11.504 ; 11.528 ; 11.874 ; 11.934 ;
; ValueSelect[1] ; o_display1[4] ; 11.478 ; 11.385 ; 11.760 ; 11.832 ;
; ValueSelect[1] ; o_display1[5] ; 11.271 ; 11.329 ; 11.645 ; 11.736 ;
; ValueSelect[1] ; o_display1[6] ; 11.651 ; 11.657 ; 12.025 ; 12.064 ;
; ValueSelect[1] ; o_display2[0] ; 12.092 ; 11.973 ; 12.505 ; 12.394 ;
; ValueSelect[1] ; o_display2[1] ; 12.439 ; 12.584 ; 12.860 ; 12.997 ;
; ValueSelect[1] ; o_display2[2] ; 12.530 ; 12.433 ; 12.778 ; 12.976 ;
; ValueSelect[1] ; o_display2[3] ; 11.826 ; 11.982 ; 12.249 ; 12.397 ;
; ValueSelect[1] ; o_display2[4] ; 12.316 ; 12.513 ; 12.838 ; 12.822 ;
; ValueSelect[1] ; o_display2[5] ; 13.752 ; 13.688 ; 14.174 ; 14.102 ;
; ValueSelect[1] ; o_display2[6] ; 12.167 ; 12.254 ; 12.588 ; 12.667 ;
; ValueSelect[2] ; MuxOut[0]     ; 9.843  ; 10.201 ; 10.633 ; 10.131 ;
; ValueSelect[2] ; MuxOut[1]     ; 9.161  ; 9.469  ; 9.808  ; 9.517  ;
; ValueSelect[2] ; MuxOut[2]     ; 9.602  ; 10.687 ; 11.087 ; 9.853  ;
; ValueSelect[2] ; MuxOut[3]     ; 10.788 ; 11.555 ; 12.050 ; 11.009 ;
; ValueSelect[2] ; MuxOut[4]     ; 10.252 ; 11.179 ; 11.556 ; 10.594 ;
; ValueSelect[2] ; MuxOut[5]     ; 10.071 ; 11.123 ; 11.562 ; 10.326 ;
; ValueSelect[2] ; MuxOut[6]     ; 10.111 ; 10.955 ; 11.377 ; 10.395 ;
; ValueSelect[2] ; MuxOut[7]     ; 10.098 ; 11.039 ; 11.475 ; 10.377 ;
; ValueSelect[2] ; o_display1[0] ; 10.093 ; 10.047 ; 10.440 ; 10.428 ;
; ValueSelect[2] ; o_display1[1] ; 10.433 ; 10.313 ; 10.579 ; 10.917 ;
; ValueSelect[2] ; o_display1[2] ; 11.112 ; 10.936 ; 11.278 ; 11.506 ;
; ValueSelect[2] ; o_display1[3] ; 10.777 ; 10.837 ; 11.161 ; 11.185 ;
; ValueSelect[2] ; o_display1[4] ; 10.663 ; 10.878 ; 11.253 ; 11.042 ;
; ValueSelect[2] ; o_display1[5] ; 10.548 ; 10.639 ; 10.928 ; 10.986 ;
; ValueSelect[2] ; o_display1[6] ; 10.928 ; 10.967 ; 11.308 ; 11.314 ;
; ValueSelect[2] ; o_display2[0] ; 11.142 ; 11.031 ; 11.476 ; 11.357 ;
; ValueSelect[2] ; o_display2[1] ; 11.497 ; 11.634 ; 11.823 ; 11.968 ;
; ValueSelect[2] ; o_display2[2] ; 11.415 ; 11.721 ; 12.005 ; 11.817 ;
; ValueSelect[2] ; o_display2[3] ; 10.886 ; 11.034 ; 11.210 ; 11.366 ;
; ValueSelect[2] ; o_display2[4] ; 11.583 ; 11.459 ; 11.700 ; 11.988 ;
; ValueSelect[2] ; o_display2[5] ; 12.811 ; 12.739 ; 13.136 ; 13.072 ;
; ValueSelect[2] ; o_display2[6] ; 11.225 ; 11.304 ; 11.551 ; 11.638 ;
+----------------+---------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                ;
+-------------+-----------------+----------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                       ; Note                                                          ;
+-------------+-----------------+----------------------------------+---------------------------------------------------------------+
; 83.43 MHz   ; 83.43 MHz       ; clk_div:div_clk|clock_1Hz        ;                                                               ;
; 573.39 MHz  ; 250.0 MHz       ; GClock                           ; limit due to minimum period restriction (max I/O toggle rate) ;
; 701.26 MHz  ; 437.64 MHz      ; clk_div:div_clk|clock_1Khz_int   ; limit due to minimum period restriction (tmin)                ;
; 701.75 MHz  ; 437.64 MHz      ; clk_div:div_clk|clock_1Mhz_int   ; limit due to minimum period restriction (tmin)                ;
; 702.25 MHz  ; 437.64 MHz      ; clk_div:div_clk|clock_100Khz_int ; limit due to minimum period restriction (tmin)                ;
; 703.23 MHz  ; 437.64 MHz      ; clk_div:div_clk|clock_100hz_int  ; limit due to minimum period restriction (tmin)                ;
; 703.23 MHz  ; 437.64 MHz      ; clk_div:div_clk|clock_10Khz_int  ; limit due to minimum period restriction (tmin)                ;
; 893.66 MHz  ; 437.64 MHz      ; clk_div:div_clk|clock_10Hz_int   ; limit due to minimum period restriction (tmin)                ;
; 1422.48 MHz ; 250.0 MHz       ; swapButton                       ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+----------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                         ;
+----------------------------------+---------+---------------+
; Clock                            ; Slack   ; End Point TNS ;
+----------------------------------+---------+---------------+
; clk_div:div_clk|clock_1Hz        ; -10.986 ; -690.492      ;
; clk_div:div_clk|clock_10Hz       ; -9.038  ; -29.736       ;
; GClock                           ; -0.744  ; -3.473        ;
; clk_div:div_clk|clock_1Khz_int   ; -0.426  ; -0.589        ;
; clk_div:div_clk|clock_1Mhz_int   ; -0.425  ; -0.632        ;
; clk_div:div_clk|clock_100Khz_int ; -0.424  ; -0.579        ;
; clk_div:div_clk|clock_10Khz_int  ; -0.422  ; -0.579        ;
; clk_div:div_clk|clock_100hz_int  ; -0.422  ; -0.577        ;
; clk_div:div_clk|clock_10Hz_int   ; -0.119  ; -0.305        ;
; swapButton                       ; 0.297   ; 0.000         ;
+----------------------------------+---------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                         ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_div:div_clk|clock_1Khz_int   ; -0.313 ; -0.313        ;
; clk_div:div_clk|clock_1Mhz_int   ; -0.266 ; -0.266        ;
; clk_div:div_clk|clock_100Khz_int ; -0.265 ; -0.265        ;
; clk_div:div_clk|clock_10Khz_int  ; -0.228 ; -0.228        ;
; clk_div:div_clk|clock_100hz_int  ; -0.027 ; -0.027        ;
; GClock                           ; -0.012 ; -0.012        ;
; clk_div:div_clk|clock_1Hz        ; 0.172  ; 0.000         ;
; clk_div:div_clk|clock_10Hz_int   ; 0.354  ; 0.000         ;
; swapButton                       ; 0.398  ; 0.000         ;
; clk_div:div_clk|clock_10Hz       ; 0.585  ; 0.000         ;
+----------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary          ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; GClock                           ; -3.000 ; -13.280       ;
; swapButton                       ; -3.000 ; -4.285        ;
; clk_div:div_clk|clock_1Hz        ; -2.649 ; -92.599       ;
; clk_div:div_clk|clock_10Hz       ; -2.649 ; -10.596       ;
; clk_div:div_clk|clock_100Khz_int ; -1.285 ; -5.140        ;
; clk_div:div_clk|clock_100hz_int  ; -1.285 ; -5.140        ;
; clk_div:div_clk|clock_10Hz_int   ; -1.285 ; -5.140        ;
; clk_div:div_clk|clock_10Khz_int  ; -1.285 ; -5.140        ;
; clk_div:div_clk|clock_1Khz_int   ; -1.285 ; -5.140        ;
; clk_div:div_clk|clock_1Mhz_int   ; -1.285 ; -5.140        ;
+----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_div:div_clk|clock_1Hz'                                                                                                                                                                                                                                                                       ;
+---------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                      ; To Node                                                                           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -10.986 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.397     ; 11.588     ;
; -10.794 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.400     ; 11.393     ;
; -10.792 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.400     ; 11.391     ;
; -10.760 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.387     ; 11.372     ;
; -10.760 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.387     ; 11.372     ;
; -10.749 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.386     ; 11.362     ;
; -10.749 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.386     ; 11.362     ;
; -10.721 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.400     ; 11.320     ;
; -10.721 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.400     ; 11.320     ;
; -10.674 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.406     ; 11.267     ;
; -10.670 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.406     ; 11.263     ;
; -10.638 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.387     ; 11.250     ;
; -10.631 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.413     ; 11.217     ;
; -10.631 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.413     ; 11.217     ;
; -10.630 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.413     ; 11.216     ;
; -10.629 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.413     ; 11.215     ;
; -10.629 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                            ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.413     ; 11.215     ;
; -10.427 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:5:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.386     ; 11.040     ;
; -10.427 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:5:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.386     ; 11.040     ;
; -10.286 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.402     ; 10.883     ;
; -10.218 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:5:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.387     ; 10.830     ;
; -10.218 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.387     ; 10.830     ;
; -10.175 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.402     ; 10.772     ;
; -10.173 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.402     ; 10.770     ;
; -10.170 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:6:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.386     ; 10.783     ;
; -10.169 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:6:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.386     ; 10.782     ;
; -10.156 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:6:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.387     ; 10.768     ;
; -10.155 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:6:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.387     ; 10.767     ;
; -10.154 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:5:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.397     ; 10.756     ;
; -10.121 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; 0.000      ; 11.120     ;
; -10.112 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.397     ; 10.714     ;
; -10.099 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:5:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.008     ; 11.090     ;
; -10.067 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:4:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.402     ; 10.664     ;
; -10.066 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:4:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.402     ; 10.663     ;
; -10.014 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:6:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.008     ; 11.005     ;
; -9.937  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:4:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.386     ; 10.550     ;
; -9.935  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:4:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.386     ; 10.548     ;
; -9.934  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:4:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.406     ; 10.527     ;
; -9.934  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:4:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.406     ; 10.527     ;
; -9.787  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.402     ; 10.384     ;
; -9.733  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:3:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.406     ; 10.326     ;
; -9.732  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:3:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.406     ; 10.325     ;
; -9.697  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:6:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.397     ; 10.299     ;
; -9.630  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.404     ; 10.225     ;
; -9.628  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.404     ; 10.223     ;
; -9.586  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:3:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.402     ; 10.183     ;
; -9.584  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:3:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.402     ; 10.181     ;
; -9.569  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:6:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; 0.014      ; 10.582     ;
; -9.530  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:4:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.387     ; 10.142     ;
; -9.520  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:3:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.404     ; 10.115     ;
; -9.517  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:3:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.404     ; 10.112     ;
; -9.481  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.406     ; 10.074     ;
; -9.481  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:2:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.406     ; 10.074     ;
; -9.429  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.402     ; 10.026     ;
; -9.405  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:2:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.402     ; 10.002     ;
; -9.237  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.397     ; 9.839      ;
; -9.196  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.417     ; 9.778      ;
; -9.180  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:6:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.397     ; 9.782      ;
; -9.116  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.415     ; 9.700      ;
; -9.051  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:3:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.415     ; 9.635      ;
; -9.031  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:4:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.387     ; 9.643      ;
; -8.929  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:1:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.402     ; 9.526      ;
; -8.781  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.406     ; 9.374      ;
; -8.767  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:1:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.408     ; 9.358      ;
; -8.688  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:1:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.408     ; 9.279      ;
; -8.565  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:3:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.415     ; 9.149      ;
; -8.439  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.415     ; 9.023      ;
; -8.415  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.415     ; 8.999      ;
; -8.327  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.012     ; 9.314      ;
; -8.279  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.066     ; 9.212      ;
; -8.201  ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.073     ; 9.127      ;
; -8.199  ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.073     ; 9.125      ;
; -8.196  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.060     ; 9.135      ;
; -8.099  ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.417     ; 8.681      ;
; -8.081  ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.079     ; 9.001      ;
; -8.077  ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.079     ; 8.997      ;
; -8.076  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.069     ; 9.006      ;
; -8.074  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.069     ; 9.004      ;
; -8.053  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.056     ; 8.996      ;
; -8.053  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.056     ; 8.996      ;
; -8.045  ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.060     ; 8.984      ;
; -8.042  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.055     ; 8.986      ;
; -8.042  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.055     ; 8.986      ;
; -8.014  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.069     ; 8.944      ;
; -8.014  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.069     ; 8.944      ;
; -8.006  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.073     ; 8.932      ;
; -8.004  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.073     ; 8.930      ;
; -7.972  ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:4:dff|int_q                                              ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.064     ; 8.907      ;
; -7.970  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.050     ; 8.919      ;
; -7.970  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.050     ; 8.919      ;
; -7.959  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.049     ; 8.909      ;
; -7.959  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.049     ; 8.909      ;
; -7.958  ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_lsb|int_q                                                 ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.064     ; 8.893      ;
; -7.956  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.075     ; 8.880      ;
; -7.952  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.075     ; 8.876      ;
; -7.940  ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.471     ; 8.468      ;
; -7.931  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.063     ; 8.867      ;
; -7.931  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.063     ; 8.867      ;
; -7.924  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.082     ; 8.841      ;
; -7.924  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.082     ; 8.841      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_div:div_clk|clock_10Hz'                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                          ; Launch Clock              ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------+--------------+------------+------------+
; -9.038 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.208     ; 9.860      ;
; -8.977 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.149     ; 9.858      ;
; -6.427 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.119      ; 7.576      ;
; -6.366 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.178      ; 7.574      ;
; -6.331 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.123      ; 7.484      ;
; -6.270 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.182      ; 7.482      ;
; -6.248 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.129      ; 7.407      ;
; -6.232 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.119      ; 7.381      ;
; -6.187 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.188      ; 7.405      ;
; -6.171 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.178      ; 7.379      ;
; -6.079 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.123      ; 7.232      ;
; -6.057 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.309     ; 6.778      ;
; -6.053 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.123      ; 7.206      ;
; -6.047 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.282     ; 6.795      ;
; -6.024 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.125      ; 7.179      ;
; -6.018 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.182      ; 7.230      ;
; -6.010 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.125      ; 7.165      ;
; -5.996 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.250     ; 6.776      ;
; -5.994 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.182      ; 7.206      ;
; -5.986 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.223     ; 6.793      ;
; -5.963 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.184      ; 7.177      ;
; -5.955 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.144     ; 6.841      ;
; -5.949 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.184      ; 7.163      ;
; -5.884 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.119      ; 7.033      ;
; -5.823 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.178      ; 7.031      ;
; -5.800 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.119      ; 6.949      ;
; -5.782 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.125      ; 6.937      ;
; -5.766 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_we_reg       ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.149     ; 6.647      ;
; -5.747 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.119      ; 6.896      ;
; -5.741 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.178      ; 6.949      ;
; -5.721 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.184      ; 6.935      ;
; -5.718 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.138      ; 6.886      ;
; -5.686 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.178      ; 6.894      ;
; -5.684 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.286     ; 6.428      ;
; -5.667 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.295     ; 6.402      ;
; -5.657 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.197      ; 6.884      ;
; -5.635 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.108      ; 6.773      ;
; -5.623 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.227     ; 6.426      ;
; -5.616 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.286     ; 6.360      ;
; -5.614 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.125      ; 6.769      ;
; -5.606 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.236     ; 6.400      ;
; -5.574 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.167      ; 6.771      ;
; -5.557 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.227     ; 6.360      ;
; -5.553 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.184      ; 6.767      ;
; -5.458 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.128      ; 6.616      ;
; -5.439 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.125      ; 6.594      ;
; -5.397 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.187      ; 6.614      ;
; -5.378 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.184      ; 6.592      ;
; -5.359 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.125      ; 6.514      ;
; -5.334 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.107      ; 6.471      ;
; -5.332 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.123      ; 6.485      ;
; -5.298 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.184      ; 6.512      ;
; -5.276 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.125      ; 6.431      ;
; -5.275 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.166      ; 6.471      ;
; -5.271 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.182      ; 6.483      ;
; -5.220 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.129      ; 6.379      ;
; -5.215 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.184      ; 6.429      ;
; -5.211 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.138      ; 6.379      ;
; -5.201 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.131      ; 6.362      ;
; -5.176 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.125      ; 6.331      ;
; -5.159 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.188      ; 6.377      ;
; -5.158 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.125      ; 6.313      ;
; -5.155 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.131      ; 6.316      ;
; -5.150 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.197      ; 6.377      ;
; -5.145 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.108      ; 6.283      ;
; -5.140 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.190      ; 6.360      ;
; -5.121 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.129      ; 6.280      ;
; -5.117 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.184      ; 6.331      ;
; -5.097 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.184      ; 6.311      ;
; -5.094 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.190      ; 6.314      ;
; -5.086 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.167      ; 6.283      ;
; -5.060 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.188      ; 6.278      ;
; -5.058 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.138      ; 6.226      ;
; -5.036 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.128      ; 6.194      ;
; -5.022 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.129      ; 6.181      ;
; -5.007 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.108      ; 6.145      ;
; -4.997 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.197      ; 6.224      ;
; -4.980 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.138      ; 6.148      ;
; -4.978 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.129      ; 6.137      ;
; -4.977 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.129      ; 6.136      ;
; -4.975 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.187      ; 6.192      ;
; -4.964 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.125      ; 6.119      ;
; -4.961 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.188      ; 6.179      ;
; -4.946 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.167      ; 6.143      ;
; -4.934 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.107      ; 6.071      ;
; -4.920 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.108      ; 6.058      ;
; -4.919 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.197      ; 6.146      ;
; -4.917 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.188      ; 6.135      ;
; -4.916 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.188      ; 6.134      ;
; -4.908 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.107      ; 6.045      ;
; -4.903 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.184      ; 6.117      ;
; -4.875 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.166      ; 6.071      ;
; -4.875 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.125      ; 6.030      ;
; -4.861 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.167      ; 6.058      ;
; -4.849 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.166      ; 6.045      ;
; -4.820 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.108      ; 5.958      ;
; -4.814 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.184      ; 6.028      ;
; -4.761 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.167      ; 5.958      ;
; -4.756 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.129      ; 5.915      ;
; -4.695 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.188      ; 5.913      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GClock'                                                                                                                             ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -0.744 ; clk_div:div_clk|count_1Mhz[1]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.671      ;
; -0.665 ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.592      ;
; -0.657 ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.584      ;
; -0.647 ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.574      ;
; -0.628 ; clk_div:div_clk|count_1Mhz[1]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.555      ;
; -0.623 ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[0]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.550      ;
; -0.623 ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[1]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.550      ;
; -0.623 ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.550      ;
; -0.623 ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.550      ;
; -0.623 ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.550      ;
; -0.599 ; clk_div:div_clk|count_1Mhz[1]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.526      ;
; -0.575 ; clk_div:div_clk|count_1Mhz[2]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.502      ;
; -0.549 ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.476      ;
; -0.548 ; clk_div:div_clk|count_1Mhz[2]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.475      ;
; -0.531 ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[1]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.458      ;
; -0.472 ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[0]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.399      ;
; -0.472 ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[1]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.399      ;
; -0.472 ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.399      ;
; -0.472 ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.399      ;
; -0.168 ; clk_div:div_clk|count_1Mhz[2]  ; clk_div:div_clk|clock_1Mhz_int ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.095      ;
; -0.114 ; clk_div:div_clk|count_1Mhz[2]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.041      ;
; -0.097 ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|clock_1Mhz_int ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.024      ;
; -0.088 ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[0]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.015      ;
; -0.077 ; clk_div:div_clk|count_1Mhz[1]  ; clk_div:div_clk|count_1Mhz[1]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.004      ;
; -0.035 ; clk_div:div_clk|clock_1Hz_int  ; clk_div:div_clk|clock_1Hz      ; clk_div:div_clk|clock_10Hz_int ; GClock      ; 1.000        ; -0.003     ; 1.021      ;
; -0.005 ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz     ; clk_div:div_clk|clock_10Hz_int ; GClock      ; 0.500        ; 2.718      ; 3.425      ;
; 0.049  ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|clock_1Mhz_int ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 0.878      ;
; 0.556  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz     ; clk_div:div_clk|clock_10Hz_int ; GClock      ; 1.000        ; 2.718      ; 3.364      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_div:div_clk|clock_1Khz_int'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; -0.426 ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.072     ; 1.353      ;
; -0.269 ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.072     ; 1.196      ;
; -0.156 ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.072     ; 1.083      ;
; -0.108 ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.072     ; 1.035      ;
; -0.055 ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.072     ; 0.982      ;
; 0.059  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.072     ; 0.868      ;
; 0.061  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.072     ; 0.866      ;
; 0.176  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.072     ; 0.751      ;
; 0.244  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.319  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int ; 0.500        ; 2.860      ; 3.253      ;
; 0.780  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; 2.860      ; 3.292      ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_div:div_clk|clock_1Mhz_int'                                                                                                                              ;
+--------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+
; -0.425 ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.072     ; 1.352      ;
; -0.261 ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.072     ; 1.188      ;
; -0.149 ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.072     ; 1.076      ;
; -0.108 ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.072     ; 1.035      ;
; -0.099 ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.072     ; 1.026      ;
; 0.007  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.920      ;
; 0.184  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.743      ;
; 0.198  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.729      ;
; 0.244  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.294  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int ; 0.500        ; 2.761      ; 3.179      ;
; 0.738  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; 2.761      ; 3.235      ;
+--------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_div:div_clk|clock_100Khz_int'                                                                                                                            ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.424 ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.072     ; 1.351      ;
; -0.267 ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.072     ; 1.194      ;
; -0.150 ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.072     ; 1.077      ;
; -0.108 ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.072     ; 1.035      ;
; -0.047 ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.072     ; 0.974      ;
; 0.052  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.072     ; 0.875      ;
; 0.058  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.072     ; 0.869      ;
; 0.182  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.072     ; 0.745      ;
; 0.244  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.386  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int  ; clk_div:div_clk|clock_100Khz_int ; 0.500        ; 2.588      ; 2.914      ;
; 0.751  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int  ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; 2.588      ; 3.049      ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_div:div_clk|clock_10Khz_int'                                                                                                                         ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.422 ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.073     ; 1.348      ;
; -0.272 ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.073     ; 1.198      ;
; -0.148 ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.073     ; 1.074      ;
; -0.112 ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.073     ; 1.038      ;
; -0.045 ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.073     ; 0.971      ;
; 0.052  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.073     ; 0.874      ;
; 0.056  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.073     ; 0.870      ;
; 0.180  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.073     ; 0.746      ;
; 0.243  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.337  ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_10Khz_int ; 0.500        ; 2.582      ; 2.957      ;
; 0.714  ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; 2.582      ; 3.080      ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_div:div_clk|clock_100hz_int'                                                                                                                         ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.422 ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.072     ; 1.349      ;
; -0.402 ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.072     ; 1.329      ;
; -0.268 ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.072     ; 1.195      ;
; -0.109 ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.072     ; 1.036      ;
; -0.046 ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.072     ; 0.973      ;
; 0.010  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.072     ; 0.917      ;
; 0.057  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.072     ; 0.870      ;
; 0.064  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int  ; clk_div:div_clk|clock_100hz_int ; 0.500        ; 2.439      ; 3.087      ;
; 0.183  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.072     ; 0.744      ;
; 0.244  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.556  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int  ; clk_div:div_clk|clock_100hz_int ; 1.000        ; 2.439      ; 3.095      ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_div:div_clk|clock_10Hz_int'                                                                                                                      ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.119 ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.072     ; 1.046      ;
; -0.107 ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.072     ; 1.034      ;
; -0.096 ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.072     ; 1.023      ;
; -0.079 ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.072     ; 1.006      ;
; 0.179  ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.072     ; 0.748      ;
; 0.181  ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.072     ; 0.746      ;
; 0.187  ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.072     ; 0.740      ;
; 0.190  ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.072     ; 0.737      ;
; 0.244  ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.072     ; 0.683      ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'swapButton'                                                                                                            ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.297 ; DispController:displayOutput|swap ; DispController:displayOutput|swap ; swapButton   ; swapButton  ; 1.000        ; -0.039     ; 0.683      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_div:div_clk|clock_1Khz_int'                                                                                                                            ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; -0.313 ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 2.997      ; 3.088      ;
; 0.121  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int ; -0.500       ; 2.997      ; 3.022      ;
; 0.354  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.365  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.398  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.072      ; 0.641      ;
; 0.554  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.072      ; 0.797      ;
; 0.559  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.072      ; 0.802      ;
; 0.598  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.072      ; 0.841      ;
; 0.609  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.072      ; 0.852      ;
; 0.703  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.072      ; 0.946      ;
; 0.815  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.072      ; 1.058      ;
; 0.969  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.072      ; 1.212      ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_div:div_clk|clock_1Mhz_int'                                                                                                                               ;
+--------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+
; -0.266 ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 2.894      ; 3.032      ;
; 0.154  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int ; -0.500       ; 2.894      ; 2.952      ;
; 0.354  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.365  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.394  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.637      ;
; 0.410  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.653      ;
; 0.593  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.836      ;
; 0.609  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.852      ;
; 0.675  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.918      ;
; 0.699  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.942      ;
; 0.804  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.072      ; 1.047      ;
; 0.968  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.072      ; 1.211      ;
+--------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_div:div_clk|clock_100Khz_int'                                                                                                                             ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.265 ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int  ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 2.714      ; 2.853      ;
; 0.078  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int  ; clk_div:div_clk|clock_100Khz_int ; -0.500       ; 2.714      ; 2.696      ;
; 0.354  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.365  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.394  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.072      ; 0.637      ;
; 0.556  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.072      ; 0.799      ;
; 0.564  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.072      ; 0.807      ;
; 0.599  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.072      ; 0.842      ;
; 0.609  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.072      ; 0.852      ;
; 0.697  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.072      ; 0.940      ;
; 0.813  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.072      ; 1.056      ;
; 0.967  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.072      ; 1.210      ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_div:div_clk|clock_10Khz_int'                                                                                                                          ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.228 ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 2.708      ; 2.884      ;
; 0.127  ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_10Khz_int ; -0.500       ; 2.708      ; 2.739      ;
; 0.353  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.364  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.073      ; 0.608      ;
; 0.394  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.073      ; 0.638      ;
; 0.559  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.073      ; 0.803      ;
; 0.561  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.073      ; 0.805      ;
; 0.596  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.073      ; 0.840      ;
; 0.610  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.073      ; 0.854      ;
; 0.694  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.073      ; 0.938      ;
; 0.816  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.073      ; 1.060      ;
; 0.965  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.073      ; 1.209      ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_div:div_clk|clock_100hz_int'                                                                                                                          ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.027 ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int  ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 2.558      ; 2.935      ;
; 0.354  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.365  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.393  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.072      ; 0.636      ;
; 0.460  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int  ; clk_div:div_clk|clock_100hz_int ; -0.500       ; 2.558      ; 2.922      ;
; 0.561  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.072      ; 0.804      ;
; 0.589  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.072      ; 0.832      ;
; 0.598  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.072      ; 0.841      ;
; 0.609  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.072      ; 0.852      ;
; 0.817  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.072      ; 1.060      ;
; 0.937  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.072      ; 1.180      ;
; 0.951  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.072      ; 1.194      ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GClock'                                                                                                                              ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -0.012 ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz     ; clk_div:div_clk|clock_10Hz_int ; GClock      ; 0.000        ; 2.819      ; 3.221      ;
; 0.399  ; clk_div:div_clk|clock_1Hz_int  ; clk_div:div_clk|clock_1Hz      ; clk_div:div_clk|clock_10Hz_int ; GClock      ; 0.000        ; 0.224      ; 0.824      ;
; 0.541  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz     ; clk_div:div_clk|clock_10Hz_int ; GClock      ; -0.500       ; 2.819      ; 3.274      ;
; 0.581  ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|clock_1Mhz_int ; GClock                         ; GClock      ; 0.000        ; 0.073      ; 0.825      ;
; 0.584  ; clk_div:div_clk|count_1Mhz[1]  ; clk_div:div_clk|count_1Mhz[1]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 0.827      ;
; 0.601  ; clk_div:div_clk|count_1Mhz[2]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 0.844      ;
; 0.607  ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[0]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 0.850      ;
; 0.608  ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 0.851      ;
; 0.609  ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 0.852      ;
; 0.714  ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|clock_1Mhz_int ; GClock                         ; GClock      ; 0.000        ; 0.073      ; 0.958      ;
; 0.758  ; clk_div:div_clk|count_1Mhz[2]  ; clk_div:div_clk|clock_1Mhz_int ; GClock                         ; GClock      ; 0.000        ; 0.073      ; 1.002      ;
; 0.871  ; clk_div:div_clk|count_1Mhz[1]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.114      ;
; 0.874  ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[1]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.117      ;
; 0.885  ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.128      ;
; 0.889  ; clk_div:div_clk|count_1Mhz[2]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.132      ;
; 0.896  ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.139      ;
; 0.900  ; clk_div:div_clk|count_1Mhz[2]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.143      ;
; 0.970  ; clk_div:div_clk|count_1Mhz[1]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.213      ;
; 0.981  ; clk_div:div_clk|count_1Mhz[1]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.224      ;
; 0.984  ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.227      ;
; 0.995  ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.238      ;
; 1.078  ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[0]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.321      ;
; 1.078  ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[1]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.321      ;
; 1.078  ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.321      ;
; 1.191  ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[0]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.434      ;
; 1.191  ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[1]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.434      ;
; 1.191  ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.434      ;
; 1.191  ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.434      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_div:div_clk|clock_1Hz'                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                                                                        ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.172 ; clk_div:div_clk|clock_1Hz                                                         ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 2.640      ; 3.196      ;
; 0.197 ; clk_div:div_clk|clock_1Hz                                                         ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 2.623      ; 3.204      ;
; 0.197 ; clk_div:div_clk|clock_1Hz                                                         ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 2.623      ; 3.204      ;
; 0.197 ; clk_div:div_clk|clock_1Hz                                                         ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 2.623      ; 3.204      ;
; 0.197 ; clk_div:div_clk|clock_1Hz                                                         ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 2.623      ; 3.204      ;
; 0.197 ; clk_div:div_clk|clock_1Hz                                                         ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 2.623      ; 3.204      ;
; 0.357 ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.069      ; 0.597      ;
; 0.612 ; clk_div:div_clk|clock_1Hz                                                         ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; -0.500       ; 2.640      ; 3.156      ;
; 0.644 ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                         ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.413      ; 1.258      ;
; 0.647 ; clk_div:div_clk|clock_1Hz                                                         ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; -0.500       ; 2.623      ; 3.174      ;
; 0.647 ; clk_div:div_clk|clock_1Hz                                                         ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; -0.500       ; 2.623      ; 3.174      ;
; 0.647 ; clk_div:div_clk|clock_1Hz                                                         ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; -0.500       ; 2.623      ; 3.174      ;
; 0.647 ; clk_div:div_clk|clock_1Hz                                                         ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; -0.500       ; 2.623      ; 3.174      ;
; 0.647 ; clk_div:div_clk|clock_1Hz                                                         ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; -0.500       ; 2.623      ; 3.174      ;
; 0.648 ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                         ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.413      ; 1.262      ;
; 0.713 ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                         ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.397      ; 1.311      ;
; 0.822 ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                         ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.413      ; 1.436      ;
; 0.847 ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                            ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.413      ; 1.461      ;
; 0.869 ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                         ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.413      ; 1.483      ;
; 0.981 ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.070      ; 1.222      ;
; 1.361 ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.053      ; 1.585      ;
; 1.686 ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.086      ; 1.943      ;
; 1.809 ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.086      ; 2.066      ;
; 1.819 ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.069      ; 2.059      ;
; 1.827 ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.069      ; 2.067      ;
; 1.875 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.069      ; 2.115      ;
; 2.073 ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.069      ; 2.313      ;
; 2.079 ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.069      ; 2.319      ;
; 2.092 ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.086      ; 2.349      ;
; 2.120 ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.069      ; 2.360      ;
; 2.188 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.069      ; 2.428      ;
; 2.304 ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.069      ; 2.544      ;
; 2.320 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.069      ; 2.560      ;
; 2.391 ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.069      ; 2.631      ;
; 2.495 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.060      ; 2.726      ;
; 2.514 ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.069      ; 2.754      ;
; 2.526 ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.086      ; 2.783      ;
; 2.528 ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                            ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.069      ; 2.768      ;
; 2.546 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.069      ; 2.786      ;
; 2.552 ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.069      ; 2.792      ;
; 2.587 ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.069      ; 2.827      ;
; 2.611 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.058      ; 2.840      ;
; 2.664 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.491      ; 3.326      ;
; 2.669 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.067      ; 2.907      ;
; 2.705 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.069      ; 2.945      ;
; 2.706 ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.069      ; 2.946      ;
; 2.726 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.058      ; 2.955      ;
; 2.729 ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.069      ; 2.969      ;
; 2.797 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:5:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.060      ; 3.028      ;
; 2.800 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.082      ; 3.053      ;
; 2.816 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 3.065      ;
; 2.816 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 3.065      ;
; 2.845 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.082      ; 3.098      ;
; 2.859 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.069      ; 3.099      ;
; 2.933 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:3:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:3:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.058      ; 3.162      ;
; 2.968 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.489      ; 3.628      ;
; 2.978 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.058      ; 3.207      ;
; 2.982 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.071      ; 3.224      ;
; 3.007 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.080      ; 3.258      ;
; 3.009 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.080      ; 3.260      ;
; 3.021 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.069      ; 3.261      ;
; 3.021 ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                         ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.069      ; 3.261      ;
; 3.049 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.491      ; 3.711      ;
; 3.052 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.071      ; 3.294      ;
; 3.053 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.071      ; 3.295      ;
; 3.053 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.071      ; 3.295      ;
; 3.054 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.071      ; 3.296      ;
; 3.054 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.071      ; 3.296      ;
; 3.066 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.071      ; 3.308      ;
; 3.113 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.082      ; 3.366      ;
; 3.129 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 3.378      ;
; 3.129 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 3.378      ;
; 3.158 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.082      ; 3.411      ;
; 3.161 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:5:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.059      ; 3.391      ;
; 3.162 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:3:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.069      ; 3.402      ;
; 3.171 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.060      ; 3.402      ;
; 3.177 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:3:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:3:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.058      ; 3.406      ;
; 3.206 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:6:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:6:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.060      ; 3.437      ;
; 3.213 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.060      ; 3.444      ;
; 3.244 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:5:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.465      ; 3.880      ;
; 3.258 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 3.507      ;
; 3.262 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:3:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.071      ; 3.504      ;
; 3.269 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.078      ; 3.518      ;
; 3.270 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.062      ; 3.503      ;
; 3.271 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.062      ; 3.504      ;
; 3.271 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.062      ; 3.504      ;
; 3.272 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.062      ; 3.505      ;
; 3.272 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.062      ; 3.505      ;
; 3.275 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.480      ; 3.926      ;
; 3.276 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:6:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.060      ; 3.507      ;
; 3.278 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.056      ; 3.505      ;
; 3.281 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.080      ; 3.532      ;
; 3.282 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.058      ; 3.511      ;
; 3.284 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.060      ; 3.515      ;
; 3.290 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_lsb|int_q                                                 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.493      ; 3.954      ;
; 3.320 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.080      ; 3.571      ;
; 3.322 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.080      ; 3.573      ;
; 3.325 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.067      ; 3.563      ;
; 3.327 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.069      ; 3.567      ;
; 3.337 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb|int_q    ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_msb|int_q                                                 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.054      ; 3.562      ;
+-------+-----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_div:div_clk|clock_10Hz_int'                                                                                                                      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.354 ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.390 ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.072      ; 0.633      ;
; 0.396 ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.072      ; 0.640      ;
; 0.414 ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.072      ; 0.657      ;
; 0.596 ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.072      ; 0.839      ;
; 0.642 ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.072      ; 0.885      ;
; 0.653 ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.072      ; 0.896      ;
; 0.680 ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.072      ; 0.923      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'swapButton'                                                                                                             ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.398 ; DispController:displayOutput|swap ; DispController:displayOutput|swap ; swapButton   ; swapButton  ; 0.000        ; 0.039      ; 0.608      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_div:div_clk|clock_10Hz'                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                                                          ; Launch Clock              ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------+--------------+------------+------------+
; 0.585 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.420      ; 1.226      ;
; 0.887 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.420      ; 1.528      ;
; 1.014 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.448      ; 1.683      ;
; 1.014 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.420      ; 1.655      ;
; 1.026 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.439      ; 1.686      ;
; 1.070 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.420      ; 1.711      ;
; 1.142 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.437      ; 1.800      ;
; 1.144 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.437      ; 1.802      ;
; 1.251 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.419      ; 1.891      ;
; 1.288 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.419      ; 1.928      ;
; 1.386 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.437      ; 2.044      ;
; 1.400 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.450      ; 2.071      ;
; 1.434 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.419      ; 2.074      ;
; 1.448 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.437      ; 2.106      ;
; 1.451 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.450      ; 2.122      ;
; 1.493 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.419      ; 2.133      ;
; 1.554 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.419      ; 2.194      ;
; 1.557 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.430      ; 2.208      ;
; 1.563 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.420      ; 2.204      ;
; 1.592 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.419      ; 2.232      ;
; 1.597 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.439      ; 2.257      ;
; 1.619 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.420      ; 2.260      ;
; 1.738 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.419      ; 2.378      ;
; 1.795 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.419      ; 2.435      ;
; 1.876 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.448      ; 2.545      ;
; 1.882 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.441      ; 2.544      ;
; 1.883 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.435      ; 2.539      ;
; 1.905 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.441      ; 2.567      ;
; 1.909 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.435      ; 2.565      ;
; 1.924 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.420      ; 2.565      ;
; 1.965 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.448      ; 2.634      ;
; 1.966 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.445      ; 2.632      ;
; 2.007 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.443      ; 2.671      ;
; 2.032 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.379      ; 2.632      ;
; 2.039 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.435      ; 2.695      ;
; 2.063 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.435      ; 2.719      ;
; 2.073 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.377      ; 2.671      ;
; 2.114 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.439      ; 2.774      ;
; 2.126 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.415      ; 2.762      ;
; 2.178 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.439      ; 2.838      ;
; 2.192 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.349      ; 2.762      ;
; 2.228 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.434      ; 2.883      ;
; 2.239 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.433      ; 2.893      ;
; 2.270 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.443      ; 2.934      ;
; 2.274 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.435      ; 2.930      ;
; 2.294 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.368      ; 2.883      ;
; 2.320 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.443      ; 2.984      ;
; 2.334 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.415      ; 2.970      ;
; 2.336 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.377      ; 2.934      ;
; 2.347 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.033      ; 2.601      ;
; 2.351 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.445      ; 3.017      ;
; 2.362 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.439      ; 3.022      ;
; 2.378 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.439      ; 3.038      ;
; 2.379 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.041      ; 2.641      ;
; 2.386 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.377      ; 2.984      ;
; 2.387 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.439      ; 3.047      ;
; 2.387 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.435      ; 3.043      ;
; 2.400 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.349      ; 2.970      ;
; 2.409 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.415      ; 3.045      ;
; 2.417 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.379      ; 3.017      ;
; 2.428 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.415      ; 3.064      ;
; 2.431 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.435      ; 3.087      ;
; 2.432 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.433      ; 3.086      ;
; 2.441 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.448      ; 3.110      ;
; 2.475 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.349      ; 3.045      ;
; 2.494 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.349      ; 3.064      ;
; 2.512 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.414      ; 3.147      ;
; 2.536 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.420      ; 3.177      ;
; 2.572 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.435      ; 3.228      ;
; 2.578 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.348      ; 3.147      ;
; 2.617 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.432      ; 3.270      ;
; 2.621 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.439      ; 3.281      ;
; 2.622 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.041      ; 2.884      ;
; 2.626 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.448      ; 3.295      ;
; 2.683 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.366      ; 3.270      ;
; 2.689 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.420      ; 3.330      ;
; 2.705 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.045      ; 2.971      ;
; 2.743 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.432      ; 3.396      ;
; 2.757 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.414      ; 3.392      ;
; 2.787 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.414      ; 3.422      ;
; 2.799 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.434      ; 3.454      ;
; 2.809 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.366      ; 3.396      ;
; 2.816 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.414      ; 3.451      ;
; 2.823 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.348      ; 3.392      ;
; 2.829 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.414      ; 3.464      ;
; 2.855 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.348      ; 3.424      ;
; 2.858 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.432      ; 3.511      ;
; 2.861 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.432      ; 3.514      ;
; 2.865 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.368      ; 3.454      ;
; 2.882 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.348      ; 3.451      ;
; 2.883 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.415      ; 3.519      ;
; 2.895 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.348      ; 3.464      ;
; 2.908 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.435      ; 3.564      ;
; 2.910 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.430      ; 3.561      ;
; 2.919 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.439      ; 3.579      ;
; 2.924 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.366      ; 3.511      ;
; 2.927 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.435      ; 3.583      ;
; 2.927 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.366      ; 3.514      ;
; 2.941 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.430      ; 3.592      ;
; 2.949 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.349      ; 3.519      ;
+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GClock'                                                               ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GClock ; Rise       ; GClock                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:div_clk|clock_10Hz     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:div_clk|clock_1Hz      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:div_clk|clock_1Mhz_int ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[4]  ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:div_clk|clock_1Mhz_int ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[0]  ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[1]  ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[2]  ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[3]  ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[4]  ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:div_clk|clock_10Hz     ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:div_clk|clock_1Hz      ;
; 0.314  ; 0.532        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; clk_div:div_clk|clock_1Hz      ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; clk_div:div_clk|clock_10Hz     ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; clk_div:div_clk|clock_1Mhz_int ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[0]  ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[1]  ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[2]  ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[3]  ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[4]  ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|o                 ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]   ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|outclk     ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; div_clk|clock_1Mhz_int|clk     ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; div_clk|count_1Mhz[0]|clk      ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; div_clk|count_1Mhz[1]|clk      ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; div_clk|count_1Mhz[2]|clk      ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; div_clk|count_1Mhz[3]|clk      ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; div_clk|count_1Mhz[4]|clk      ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; div_clk|clock_10Hz|clk         ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; div_clk|clock_1Hz|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~input|i                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|i                 ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; div_clk|clock_1Hz|clk          ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; div_clk|clock_10Hz|clk         ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; div_clk|clock_1Mhz_int|clk     ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; div_clk|count_1Mhz[0]|clk      ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; div_clk|count_1Mhz[1]|clk      ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; div_clk|count_1Mhz[2]|clk      ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; div_clk|count_1Mhz[3]|clk      ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; div_clk|count_1Mhz[4]|clk      ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]   ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~inputclkctrl|outclk     ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~input|o                 ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'swapButton'                                                                  ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; swapButton ; Rise       ; swapButton                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; swapButton ; Fall       ; DispController:displayOutput|swap ;
; 0.276  ; 0.494        ; 0.218          ; High Pulse Width ; swapButton ; Fall       ; DispController:displayOutput|swap ;
; 0.318  ; 0.504        ; 0.186          ; Low Pulse Width  ; swapButton ; Fall       ; DispController:displayOutput|swap ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; swapButton~input|o                ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; displayOutput|swap|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; swapButton~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; swapButton~input|i                ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; displayOutput|swap|clk            ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; swapButton~input|o                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_1Hz'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_msb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_msb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_msb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_msb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_msb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_msb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_msb|int_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Hz ; Rise       ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ;
; 0.213  ; 0.431        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; 0.214  ; 0.432        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; 0.217  ; 0.435        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; 0.217  ; 0.435        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; 0.230  ; 0.463        ; 0.233          ; Low Pulse Width  ; clk_div:div_clk|clock_1Hz ; Rise       ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.232  ; 0.450        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; 0.232  ; 0.450        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; 0.232  ; 0.450        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_msb|int_q                                                 ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_msb|int_q                                                 ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                                      ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q                                                 ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_10Hz'                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.235  ; 0.468        ; 0.233          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.235  ; 0.468        ; 0.233          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.236  ; 0.469        ; 0.233          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.247  ; 0.480        ; 0.233          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.287  ; 0.520        ; 0.233          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.296  ; 0.529        ; 0.233          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.297  ; 0.530        ; 0.233          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.297  ; 0.530        ; 0.233          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; dataMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                    ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; dataMem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                    ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; div_clk|clock_10Hz~clkctrl|inclk[0]                                                                              ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; div_clk|clock_10Hz~clkctrl|outclk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; div_clk|clock_10Hz|q                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; div_clk|clock_10Hz|q                                                                                             ;
; 0.502  ; 0.502        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; div_clk|clock_10Hz~clkctrl|inclk[0]                                                                              ;
; 0.502  ; 0.502        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; div_clk|clock_10Hz~clkctrl|outclk                                                                                ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; dataMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                    ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; dataMem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                    ;
+--------+--------------+----------------+------------------+----------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_100Khz_int'                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|clock_10Khz_int           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[2]            ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|clock_10Khz_int           ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[0]            ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[1]            ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[2]            ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|clock_10Khz_int           ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[0]            ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[1]            ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[2]            ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|clock_10Khz_int|clk               ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|count_10Khz[0]|clk                ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|count_10Khz[1]|clk                ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|count_10Khz[2]|clk                ;
; 0.499  ; 0.499        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.499  ; 0.499        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|clock_100Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|clock_100Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|clock_100Khz_int|q                ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|clock_100Khz_int~clkctrl|outclk   ;
; 0.506  ; 0.506        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|clock_10Khz_int|clk               ;
; 0.506  ; 0.506        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|count_10Khz[0]|clk                ;
; 0.506  ; 0.506        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|count_10Khz[1]|clk                ;
; 0.506  ; 0.506        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_100hz_int'                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|clock_10Hz_int           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[2]            ;
; 0.281  ; 0.499        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|clock_10Hz_int           ;
; 0.281  ; 0.499        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[0]            ;
; 0.281  ; 0.499        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[1]            ;
; 0.281  ; 0.499        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[2]            ;
; 0.315  ; 0.501        ; 0.186          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|clock_10Hz_int           ;
; 0.315  ; 0.501        ; 0.186          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[0]            ;
; 0.315  ; 0.501        ; 0.186          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[1]            ;
; 0.315  ; 0.501        ; 0.186          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[2]            ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|clock_100hz_int~clkctrl|inclk[0] ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|clock_100hz_int~clkctrl|outclk   ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|clock_10Hz_int|clk               ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|count_10hz[0]|clk                ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|count_10hz[1]|clk                ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|clock_100hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|clock_100hz_int|q                ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|clock_10Hz_int|clk               ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|count_10hz[0]|clk                ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|count_10hz[1]|clk                ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|count_10hz[2]|clk                ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|clock_100hz_int~clkctrl|inclk[0] ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|clock_100hz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_10Hz_int'                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|clock_1Hz_int           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[2]            ;
; 0.230  ; 0.448        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|clock_1Hz_int           ;
; 0.230  ; 0.448        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[0]            ;
; 0.230  ; 0.448        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[1]            ;
; 0.230  ; 0.448        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[2]            ;
; 0.365  ; 0.551        ; 0.186          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|clock_1Hz_int           ;
; 0.365  ; 0.551        ; 0.186          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[0]            ;
; 0.365  ; 0.551        ; 0.186          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[1]            ;
; 0.365  ; 0.551        ; 0.186          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[2]            ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|clock_1Hz_int|clk               ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|count_1hz[0]|clk                ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|count_1hz[1]|clk                ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|count_1hz[2]|clk                ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|clock_10Hz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|clock_10Hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|clock_10Hz_int|q                ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|clock_10Hz_int~clkctrl|outclk   ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|clock_1Hz_int|clk               ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|count_1hz[0]|clk                ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|count_1hz[1]|clk                ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|count_1hz[2]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_10Khz_int'                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|clock_1Khz_int           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[2]            ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|clock_1Khz_int           ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[0]            ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[1]            ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[2]            ;
; 0.359  ; 0.545        ; 0.186          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|clock_1Khz_int           ;
; 0.359  ; 0.545        ; 0.186          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[0]            ;
; 0.359  ; 0.545        ; 0.186          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[1]            ;
; 0.359  ; 0.545        ; 0.186          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[2]            ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|clock_1Khz_int|clk               ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|count_1Khz[0]|clk                ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|count_1Khz[1]|clk                ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|count_1Khz[2]|clk                ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|clock_10Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|clock_10Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|clock_10Khz_int|q                ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|clock_10Khz_int~clkctrl|outclk   ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|clock_1Khz_int|clk               ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|count_1Khz[0]|clk                ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|count_1Khz[1]|clk                ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_1Khz_int'                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|clock_100hz_int         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[0]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[1]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[2]          ;
; 0.191  ; 0.409        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|clock_100hz_int         ;
; 0.191  ; 0.409        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[0]          ;
; 0.191  ; 0.409        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[1]          ;
; 0.191  ; 0.409        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[2]          ;
; 0.402  ; 0.588        ; 0.186          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|clock_100hz_int         ;
; 0.402  ; 0.588        ; 0.186          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[0]          ;
; 0.402  ; 0.588        ; 0.186          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[1]          ;
; 0.402  ; 0.588        ; 0.186          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[2]          ;
; 0.449  ; 0.449        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|clock_100hz_int|clk             ;
; 0.449  ; 0.449        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|count_100hz[0]|clk              ;
; 0.449  ; 0.449        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|count_100hz[1]|clk              ;
; 0.449  ; 0.449        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|count_100hz[2]|clk              ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|clock_1Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|clock_1Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|clock_1Khz_int|q                ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|clock_1Khz_int~clkctrl|outclk   ;
; 0.550  ; 0.550        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|clock_100hz_int|clk             ;
; 0.550  ; 0.550        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|count_100hz[0]|clk              ;
; 0.550  ; 0.550        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|count_100hz[1]|clk              ;
; 0.550  ; 0.550        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_1Mhz_int'                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|clock_100Khz_int        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[2]         ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|clock_100Khz_int        ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[0]         ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[1]         ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[2]         ;
; 0.390  ; 0.576        ; 0.186          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|clock_100Khz_int        ;
; 0.390  ; 0.576        ; 0.186          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[0]         ;
; 0.390  ; 0.576        ; 0.186          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[1]         ;
; 0.390  ; 0.576        ; 0.186          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[2]         ;
; 0.460  ; 0.460        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|clock_100Khz_int|clk            ;
; 0.460  ; 0.460        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|count_100Khz[0]|clk             ;
; 0.460  ; 0.460        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|count_100Khz[1]|clk             ;
; 0.460  ; 0.460        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|count_100Khz[2]|clk             ;
; 0.466  ; 0.466        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.466  ; 0.466        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|clock_1Mhz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|clock_1Mhz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|clock_1Mhz_int|q                ;
; 0.532  ; 0.532        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.532  ; 0.532        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|clock_1Mhz_int~clkctrl|outclk   ;
; 0.538  ; 0.538        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|clock_100Khz_int|clk            ;
; 0.538  ; 0.538        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|count_100Khz[0]|clk             ;
; 0.538  ; 0.538        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|count_100Khz[1]|clk             ;
; 0.538  ; 0.538        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+---------------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port           ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+---------------------+----------------------------+--------+--------+------------+----------------------------+
; MuxOut[*]           ; clk_div:div_clk|clock_10Hz ; 13.752 ; 13.357 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[0]          ; clk_div:div_clk|clock_10Hz ; 13.752 ; 13.357 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[1]          ; clk_div:div_clk|clock_10Hz ; 12.513 ; 12.269 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[2]          ; clk_div:div_clk|clock_10Hz ; 12.286 ; 11.959 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[3]          ; clk_div:div_clk|clock_10Hz ; 13.748 ; 13.304 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[4]          ; clk_div:div_clk|clock_10Hz ; 13.221 ; 12.910 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[5]          ; clk_div:div_clk|clock_10Hz ; 12.565 ; 12.237 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[6]          ; clk_div:div_clk|clock_10Hz ; 12.371 ; 12.106 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[7]          ; clk_div:div_clk|clock_10Hz ; 13.235 ; 12.938 ; Rise       ; clk_div:div_clk|clock_10Hz ;
; o_display1[*]       ; clk_div:div_clk|clock_10Hz ; 14.770 ; 14.877 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[0]      ; clk_div:div_clk|clock_10Hz ; 14.018 ; 13.932 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[1]      ; clk_div:div_clk|clock_10Hz ; 13.822 ; 14.198 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[2]      ; clk_div:div_clk|clock_10Hz ; 14.526 ; 14.852 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[3]      ; clk_div:div_clk|clock_10Hz ; 14.569 ; 14.696 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[4]      ; clk_div:div_clk|clock_10Hz ; 14.507 ; 14.342 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[5]      ; clk_div:div_clk|clock_10Hz ; 14.409 ; 14.548 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[6]      ; clk_div:div_clk|clock_10Hz ; 14.770 ; 14.877 ; Rise       ; clk_div:div_clk|clock_10Hz ;
; o_display2[*]       ; clk_div:div_clk|clock_10Hz ; 16.312 ; 16.350 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[0]      ; clk_div:div_clk|clock_10Hz ; 14.921 ; 14.758 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[1]      ; clk_div:div_clk|clock_10Hz ; 14.927 ; 15.421 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[2]      ; clk_div:div_clk|clock_10Hz ; 14.848 ; 15.267 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[3]      ; clk_div:div_clk|clock_10Hz ; 14.617 ; 14.823 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[4]      ; clk_div:div_clk|clock_10Hz ; 15.087 ; 14.941 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[5]      ; clk_div:div_clk|clock_10Hz ; 16.312 ; 16.350 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[6]      ; clk_div:div_clk|clock_10Hz ; 14.944 ; 15.091 ; Rise       ; clk_div:div_clk|clock_10Hz ;
; BranchOut           ; clk_div:div_clk|clock_1Hz  ; 14.212 ; 14.074 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; InstructionOut[*]   ; clk_div:div_clk|clock_1Hz  ; 11.676 ; 11.469 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[0]  ; clk_div:div_clk|clock_1Hz  ; 10.057 ; 9.884  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[1]  ; clk_div:div_clk|clock_1Hz  ; 10.026 ; 9.863  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[2]  ; clk_div:div_clk|clock_1Hz  ; 10.167 ; 10.021 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[3]  ; clk_div:div_clk|clock_1Hz  ; 9.819  ; 9.723  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[4]  ; clk_div:div_clk|clock_1Hz  ; 10.565 ; 10.449 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[5]  ; clk_div:div_clk|clock_1Hz  ; 10.742 ; 10.575 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[6]  ; clk_div:div_clk|clock_1Hz  ; 10.461 ; 10.328 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[7]  ; clk_div:div_clk|clock_1Hz  ; 10.493 ; 10.273 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[8]  ; clk_div:div_clk|clock_1Hz  ; 10.553 ; 10.422 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[9]  ; clk_div:div_clk|clock_1Hz  ; 10.682 ; 10.593 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[10] ; clk_div:div_clk|clock_1Hz  ; 10.940 ; 10.746 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[11] ; clk_div:div_clk|clock_1Hz  ; 10.102 ; 9.992  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[12] ; clk_div:div_clk|clock_1Hz  ; 10.206 ; 10.067 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[13] ; clk_div:div_clk|clock_1Hz  ; 10.834 ; 10.666 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[14] ; clk_div:div_clk|clock_1Hz  ; 10.800 ; 10.654 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[15] ; clk_div:div_clk|clock_1Hz  ; 10.543 ; 10.423 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[16] ; clk_div:div_clk|clock_1Hz  ; 10.172 ; 10.058 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[17] ; clk_div:div_clk|clock_1Hz  ; 10.753 ; 10.642 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[18] ; clk_div:div_clk|clock_1Hz  ; 11.248 ; 11.173 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[19] ; clk_div:div_clk|clock_1Hz  ; 10.164 ; 10.084 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[20] ; clk_div:div_clk|clock_1Hz  ; 11.391 ; 11.145 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[21] ; clk_div:div_clk|clock_1Hz  ; 10.783 ; 10.614 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[22] ; clk_div:div_clk|clock_1Hz  ; 10.152 ; 10.000 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[23] ; clk_div:div_clk|clock_1Hz  ; 10.795 ; 10.672 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[24] ; clk_div:div_clk|clock_1Hz  ; 11.676 ; 11.469 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[25] ; clk_div:div_clk|clock_1Hz  ; 10.204 ; 10.059 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[26] ; clk_div:div_clk|clock_1Hz  ; 10.751 ; 10.582 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[27] ; clk_div:div_clk|clock_1Hz  ; 10.989 ; 10.832 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[28] ; clk_div:div_clk|clock_1Hz  ; 10.566 ; 10.309 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[29] ; clk_div:div_clk|clock_1Hz  ; 10.280 ; 10.201 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[30] ; clk_div:div_clk|clock_1Hz  ; 9.700  ; 9.656  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[31] ; clk_div:div_clk|clock_1Hz  ; 10.663 ; 10.474 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; MemWriteOut         ; clk_div:div_clk|clock_1Hz  ; 15.731 ; 15.551 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; MuxOut[*]           ; clk_div:div_clk|clock_1Hz  ; 20.118 ; 19.805 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[0]          ; clk_div:div_clk|clock_1Hz  ; 20.118 ; 19.805 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[1]          ; clk_div:div_clk|clock_1Hz  ; 17.193 ; 17.067 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[2]          ; clk_div:div_clk|clock_1Hz  ; 17.831 ; 17.629 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[3]          ; clk_div:div_clk|clock_1Hz  ; 19.303 ; 18.947 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[4]          ; clk_div:div_clk|clock_1Hz  ; 18.865 ; 18.550 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[5]          ; clk_div:div_clk|clock_1Hz  ; 18.701 ; 18.357 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[6]          ; clk_div:div_clk|clock_1Hz  ; 18.466 ; 18.283 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[7]          ; clk_div:div_clk|clock_1Hz  ; 19.723 ; 19.456 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; RegWriteOut         ; clk_div:div_clk|clock_1Hz  ; 14.197 ; 14.084 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; ZeroOut             ; clk_div:div_clk|clock_1Hz  ; 22.356 ; 22.060 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display1[*]       ; clk_div:div_clk|clock_1Hz  ; 21.136 ; 21.243 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[0]      ; clk_div:div_clk|clock_1Hz  ; 20.384 ; 20.298 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[1]      ; clk_div:div_clk|clock_1Hz  ; 20.224 ; 20.564 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[2]      ; clk_div:div_clk|clock_1Hz  ; 20.935 ; 21.218 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[3]      ; clk_div:div_clk|clock_1Hz  ; 20.935 ; 21.062 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[4]      ; clk_div:div_clk|clock_1Hz  ; 20.873 ; 20.790 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[5]      ; clk_div:div_clk|clock_1Hz  ; 20.775 ; 20.914 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[6]      ; clk_div:div_clk|clock_1Hz  ; 21.136 ; 21.243 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display2[*]       ; clk_div:div_clk|clock_1Hz  ; 22.464 ; 22.451 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[0]      ; clk_div:div_clk|clock_1Hz  ; 21.047 ; 20.918 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[1]      ; clk_div:div_clk|clock_1Hz  ; 21.325 ; 21.515 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[2]      ; clk_div:div_clk|clock_1Hz  ; 21.274 ; 21.202 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[3]      ; clk_div:div_clk|clock_1Hz  ; 20.770 ; 20.889 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[4]      ; clk_div:div_clk|clock_1Hz  ; 21.177 ; 21.339 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[5]      ; clk_div:div_clk|clock_1Hz  ; 22.464 ; 22.451 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[6]      ; clk_div:div_clk|clock_1Hz  ; 21.110 ; 21.187 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display3[*]       ; clk_div:div_clk|clock_1Hz  ; 13.426 ; 13.411 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[0]      ; clk_div:div_clk|clock_1Hz  ; 12.295 ; 12.120 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[1]      ; clk_div:div_clk|clock_1Hz  ; 13.426 ; 13.411 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[2]      ; clk_div:div_clk|clock_1Hz  ; 12.053 ; 12.083 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[3]      ; clk_div:div_clk|clock_1Hz  ; 11.382 ; 11.522 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[4]      ; clk_div:div_clk|clock_1Hz  ; 11.464 ; 11.510 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[5]      ; clk_div:div_clk|clock_1Hz  ; 11.391 ; 11.511 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[6]      ; clk_div:div_clk|clock_1Hz  ; 11.569 ; 11.705 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display4[*]       ; clk_div:div_clk|clock_1Hz  ; 12.834 ; 12.616 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[0]      ; clk_div:div_clk|clock_1Hz  ; 12.834 ; 12.616 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[1]      ; clk_div:div_clk|clock_1Hz  ; 11.962 ; 12.104 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[2]      ; clk_div:div_clk|clock_1Hz  ; 11.652 ; 11.732 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[3]      ; clk_div:div_clk|clock_1Hz  ; 11.823 ; 11.959 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[4]      ; clk_div:div_clk|clock_1Hz  ; 11.547 ; 11.629 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[5]      ; clk_div:div_clk|clock_1Hz  ; 11.421 ; 11.522 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[6]      ; clk_div:div_clk|clock_1Hz  ; 11.543 ; 11.628 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display5[*]       ; clk_div:div_clk|clock_1Hz  ; 14.614 ; 14.818 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[0]      ; clk_div:div_clk|clock_1Hz  ; 14.415 ; 14.243 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[1]      ; clk_div:div_clk|clock_1Hz  ; 14.606 ; 14.818 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[2]      ; clk_div:div_clk|clock_1Hz  ; 14.614 ; 14.696 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[3]      ; clk_div:div_clk|clock_1Hz  ; 13.186 ; 13.360 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[4]      ; clk_div:div_clk|clock_1Hz  ; 13.122 ; 13.250 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[5]      ; clk_div:div_clk|clock_1Hz  ; 13.278 ; 13.380 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[6]      ; clk_div:div_clk|clock_1Hz  ; 13.088 ; 13.206 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display6[*]       ; clk_div:div_clk|clock_1Hz  ; 13.659 ; 14.076 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[0]      ; clk_div:div_clk|clock_1Hz  ; 12.116 ; 11.972 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[1]      ; clk_div:div_clk|clock_1Hz  ; 12.005 ; 12.201 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[2]      ; clk_div:div_clk|clock_1Hz  ; 12.946 ; 13.193 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[3]      ; clk_div:div_clk|clock_1Hz  ; 12.990 ; 13.349 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[4]      ; clk_div:div_clk|clock_1Hz  ; 12.573 ; 12.917 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[5]      ; clk_div:div_clk|clock_1Hz  ; 13.248 ; 13.493 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[6]      ; clk_div:div_clk|clock_1Hz  ; 13.659 ; 14.076 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display7[*]       ; clk_div:div_clk|clock_1Hz  ; 14.813 ; 14.969 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[0]      ; clk_div:div_clk|clock_1Hz  ; 13.989 ; 13.838 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[1]      ; clk_div:div_clk|clock_1Hz  ; 13.715 ; 14.001 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[2]      ; clk_div:div_clk|clock_1Hz  ; 13.290 ; 13.588 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[3]      ; clk_div:div_clk|clock_1Hz  ; 13.748 ; 13.925 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[4]      ; clk_div:div_clk|clock_1Hz  ; 13.449 ; 13.482 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[5]      ; clk_div:div_clk|clock_1Hz  ; 14.404 ; 14.445 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[6]      ; clk_div:div_clk|clock_1Hz  ; 14.813 ; 14.969 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display8[*]       ; clk_div:div_clk|clock_1Hz  ; 17.561 ; 18.110 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[0]      ; clk_div:div_clk|clock_1Hz  ; 16.950 ; 16.585 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[1]      ; clk_div:div_clk|clock_1Hz  ; 17.561 ; 18.110 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[2]      ; clk_div:div_clk|clock_1Hz  ; 14.820 ; 15.040 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[3]      ; clk_div:div_clk|clock_1Hz  ; 14.020 ; 14.180 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[4]      ; clk_div:div_clk|clock_1Hz  ; 13.806 ; 14.080 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[5]      ; clk_div:div_clk|clock_1Hz  ; 17.211 ; 17.651 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[6]      ; clk_div:div_clk|clock_1Hz  ; 13.470 ; 13.669 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display1[*]       ; swapButton                 ; 11.675 ; 11.700 ; Fall       ; swapButton                 ;
;  o_display1[0]      ; swapButton                 ; 10.670 ; 10.576 ; Fall       ; swapButton                 ;
;  o_display1[1]      ; swapButton                 ; 11.116 ; 11.200 ; Fall       ; swapButton                 ;
;  o_display1[2]      ; swapButton                 ; 11.377 ; 11.512 ; Fall       ; swapButton                 ;
;  o_display1[3]      ; swapButton                 ; 11.675 ; 11.700 ; Fall       ; swapButton                 ;
;  o_display1[4]      ; swapButton                 ; 11.154 ; 11.266 ; Fall       ; swapButton                 ;
;  o_display1[5]      ; swapButton                 ; 11.062 ; 11.208 ; Fall       ; swapButton                 ;
;  o_display1[6]      ; swapButton                 ; 11.401 ; 11.528 ; Fall       ; swapButton                 ;
; o_display2[*]       ; swapButton                 ; 12.128 ; 12.144 ; Fall       ; swapButton                 ;
;  o_display2[0]      ; swapButton                 ; 10.897 ; 10.709 ; Fall       ; swapButton                 ;
;  o_display2[1]      ; swapButton                 ; 11.217 ; 11.305 ; Fall       ; swapButton                 ;
;  o_display2[2]      ; swapButton                 ; 11.152 ; 11.169 ; Fall       ; swapButton                 ;
;  o_display2[3]      ; swapButton                 ; 10.775 ; 10.877 ; Fall       ; swapButton                 ;
;  o_display2[4]      ; swapButton                 ; 11.132 ; 11.144 ; Fall       ; swapButton                 ;
;  o_display2[5]      ; swapButton                 ; 12.128 ; 12.144 ; Fall       ; swapButton                 ;
;  o_display2[6]      ; swapButton                 ; 10.762 ; 10.886 ; Fall       ; swapButton                 ;
; o_display3[*]       ; swapButton                 ; 12.150 ; 12.350 ; Fall       ; swapButton                 ;
;  o_display3[0]      ; swapButton                 ; 11.180 ; 10.907 ; Fall       ; swapButton                 ;
;  o_display3[1]      ; swapButton                 ; 12.150 ; 12.350 ; Fall       ; swapButton                 ;
;  o_display3[2]      ; swapButton                 ; 11.093 ; 11.311 ; Fall       ; swapButton                 ;
;  o_display3[3]      ; swapButton                 ; 10.468 ; 10.692 ; Fall       ; swapButton                 ;
;  o_display3[4]      ; swapButton                 ; 10.489 ; 10.714 ; Fall       ; swapButton                 ;
;  o_display3[5]      ; swapButton                 ; 10.497 ; 10.704 ; Fall       ; swapButton                 ;
;  o_display3[6]      ; swapButton                 ; 10.628 ; 10.892 ; Fall       ; swapButton                 ;
; o_display4[*]       ; swapButton                 ; 11.747 ; 11.467 ; Fall       ; swapButton                 ;
;  o_display4[0]      ; swapButton                 ; 11.747 ; 11.467 ; Fall       ; swapButton                 ;
;  o_display4[1]      ; swapButton                 ; 11.078 ; 11.302 ; Fall       ; swapButton                 ;
;  o_display4[2]      ; swapButton                 ; 10.730 ; 10.963 ; Fall       ; swapButton                 ;
;  o_display4[3]      ; swapButton                 ; 10.697 ; 10.936 ; Fall       ; swapButton                 ;
;  o_display4[4]      ; swapButton                 ; 10.493 ; 10.749 ; Fall       ; swapButton                 ;
;  o_display4[5]      ; swapButton                 ; 10.505 ; 10.760 ; Fall       ; swapButton                 ;
;  o_display4[6]      ; swapButton                 ; 10.345 ; 10.569 ; Fall       ; swapButton                 ;
; o_display5[*]       ; swapButton                 ; 10.410 ; 10.716 ; Fall       ; swapButton                 ;
;  o_display5[0]      ; swapButton                 ; 10.313 ; 10.039 ; Fall       ; swapButton                 ;
;  o_display5[1]      ; swapButton                 ; 10.400 ; 10.716 ; Fall       ; swapButton                 ;
;  o_display5[2]      ; swapButton                 ; 10.410 ; 10.594 ; Fall       ; swapButton                 ;
;  o_display5[3]      ; swapButton                 ; 8.982  ; 9.258  ; Fall       ; swapButton                 ;
;  o_display5[4]      ; swapButton                 ; 8.920  ; 9.148  ; Fall       ; swapButton                 ;
;  o_display5[5]      ; swapButton                 ; 8.932  ; 9.159  ; Fall       ; swapButton                 ;
;  o_display5[6]      ; swapButton                 ; 8.886  ; 9.106  ; Fall       ; swapButton                 ;
; o_display6[*]       ; swapButton                 ; 11.911 ; 12.244 ; Fall       ; swapButton                 ;
;  o_display6[0]      ; swapButton                 ; 11.087 ; 10.824 ; Fall       ; swapButton                 ;
;  o_display6[1]      ; swapButton                 ; 10.885 ; 11.162 ; Fall       ; swapButton                 ;
;  o_display6[2]      ; swapButton                 ; 11.611 ; 12.030 ; Fall       ; swapButton                 ;
;  o_display6[3]      ; swapButton                 ; 11.632 ; 12.077 ; Fall       ; swapButton                 ;
;  o_display6[4]      ; swapButton                 ; 11.476 ; 11.881 ; Fall       ; swapButton                 ;
;  o_display6[5]      ; swapButton                 ; 11.911 ; 12.244 ; Fall       ; swapButton                 ;
;  o_display6[6]      ; swapButton                 ; 8.939  ; 9.263  ; Fall       ; swapButton                 ;
; o_display7[*]       ; swapButton                 ; 9.528  ; 9.722  ; Fall       ; swapButton                 ;
;  o_display7[0]      ; swapButton                 ; 8.812  ; 8.556  ; Fall       ; swapButton                 ;
;  o_display7[1]      ; swapButton                 ; 8.376  ; 8.636  ; Fall       ; swapButton                 ;
;  o_display7[2]      ; swapButton                 ; 8.077  ; 8.337  ; Fall       ; swapButton                 ;
;  o_display7[3]      ; swapButton                 ; 8.407  ; 8.683  ; Fall       ; swapButton                 ;
;  o_display7[4]      ; swapButton                 ; 8.125  ; 8.386  ; Fall       ; swapButton                 ;
;  o_display7[5]      ; swapButton                 ; 8.968  ; 9.115  ; Fall       ; swapButton                 ;
;  o_display7[6]      ; swapButton                 ; 9.528  ; 9.722  ; Fall       ; swapButton                 ;
; o_display8[*]       ; swapButton                 ; 15.700 ; 16.263 ; Fall       ; swapButton                 ;
;  o_display8[0]      ; swapButton                 ; 15.636 ; 15.215 ; Fall       ; swapButton                 ;
;  o_display8[1]      ; swapButton                 ; 15.700 ; 16.263 ; Fall       ; swapButton                 ;
;  o_display8[2]      ; swapButton                 ; 12.913 ; 13.182 ; Fall       ; swapButton                 ;
;  o_display8[3]      ; swapButton                 ; 11.703 ; 12.003 ; Fall       ; swapButton                 ;
;  o_display8[4]      ; swapButton                 ; 9.445  ; 9.667  ; Fall       ; swapButton                 ;
;  o_display8[5]      ; swapButton                 ; 11.138 ; 11.456 ; Fall       ; swapButton                 ;
;  o_display8[6]      ; swapButton                 ; 12.154 ; 12.355 ; Fall       ; swapButton                 ;
+---------------------+----------------------------+--------+--------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+---------------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port           ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+---------------------+----------------------------+--------+--------+------------+----------------------------+
; MuxOut[*]           ; clk_div:div_clk|clock_10Hz ; 11.802 ; 11.487 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[0]          ; clk_div:div_clk|clock_10Hz ; 13.193 ; 12.806 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[1]          ; clk_div:div_clk|clock_10Hz ; 12.000 ; 11.757 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[2]          ; clk_div:div_clk|clock_10Hz ; 11.802 ; 11.487 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[3]          ; clk_div:div_clk|clock_10Hz ; 13.208 ; 12.780 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[4]          ; clk_div:div_clk|clock_10Hz ; 12.701 ; 12.400 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[5]          ; clk_div:div_clk|clock_10Hz ; 12.070 ; 11.755 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[6]          ; clk_div:div_clk|clock_10Hz ; 11.885 ; 11.630 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[7]          ; clk_div:div_clk|clock_10Hz ; 12.714 ; 12.427 ; Rise       ; clk_div:div_clk|clock_10Hz ;
; o_display1[*]       ; clk_div:div_clk|clock_10Hz ; 12.399 ; 12.305 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[0]      ; clk_div:div_clk|clock_10Hz ; 12.399 ; 12.305 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[1]      ; clk_div:div_clk|clock_10Hz ; 12.438 ; 12.623 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[2]      ; clk_div:div_clk|clock_10Hz ; 13.064 ; 13.197 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[3]      ; clk_div:div_clk|clock_10Hz ; 12.979 ; 13.108 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[4]      ; clk_div:div_clk|clock_10Hz ; 12.861 ; 12.973 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[5]      ; clk_div:div_clk|clock_10Hz ; 12.761 ; 13.136 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[6]      ; clk_div:div_clk|clock_10Hz ; 13.101 ; 13.218 ; Rise       ; clk_div:div_clk|clock_10Hz ;
; o_display2[*]       ; clk_div:div_clk|clock_10Hz ; 12.509 ; 12.682 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[0]      ; clk_div:div_clk|clock_10Hz ; 12.801 ; 12.682 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[1]      ; clk_div:div_clk|clock_10Hz ; 13.102 ; 13.282 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[2]      ; clk_div:div_clk|clock_10Hz ; 13.052 ; 13.179 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[3]      ; clk_div:div_clk|clock_10Hz ; 12.509 ; 12.743 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[4]      ; clk_div:div_clk|clock_10Hz ; 12.980 ; 13.112 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[5]      ; clk_div:div_clk|clock_10Hz ; 14.188 ; 14.260 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[6]      ; clk_div:div_clk|clock_10Hz ; 12.866 ; 12.994 ; Rise       ; clk_div:div_clk|clock_10Hz ;
; BranchOut           ; clk_div:div_clk|clock_1Hz  ; 12.900 ; 12.629 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; InstructionOut[*]   ; clk_div:div_clk|clock_1Hz  ; 9.308  ; 9.265  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[0]  ; clk_div:div_clk|clock_1Hz  ; 9.653  ; 9.486  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[1]  ; clk_div:div_clk|clock_1Hz  ; 9.621  ; 9.464  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[2]  ; clk_div:div_clk|clock_1Hz  ; 9.759  ; 9.618  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[3]  ; clk_div:div_clk|clock_1Hz  ; 9.424  ; 9.331  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[4]  ; clk_div:div_clk|clock_1Hz  ; 10.139 ; 10.027 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[5]  ; clk_div:div_clk|clock_1Hz  ; 10.312 ; 10.151 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[6]  ; clk_div:div_clk|clock_1Hz  ; 10.040 ; 9.911  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[7]  ; clk_div:div_clk|clock_1Hz  ; 10.071 ; 9.859  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[8]  ; clk_div:div_clk|clock_1Hz  ; 10.130 ; 10.004 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[9]  ; clk_div:div_clk|clock_1Hz  ; 10.250 ; 10.165 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[10] ; clk_div:div_clk|clock_1Hz  ; 10.499 ; 10.312 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[11] ; clk_div:div_clk|clock_1Hz  ; 9.695  ; 9.588  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[12] ; clk_div:div_clk|clock_1Hz  ; 9.797  ; 9.662  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[13] ; clk_div:div_clk|clock_1Hz  ; 10.400 ; 10.238 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[14] ; clk_div:div_clk|clock_1Hz  ; 10.365 ; 10.223 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[15] ; clk_div:div_clk|clock_1Hz  ; 10.119 ; 10.003 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[16] ; clk_div:div_clk|clock_1Hz  ; 9.763  ; 9.654  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[17] ; clk_div:div_clk|clock_1Hz  ; 10.319 ; 10.212 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[18] ; clk_div:div_clk|clock_1Hz  ; 10.794 ; 10.722 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[19] ; clk_div:div_clk|clock_1Hz  ; 9.753  ; 9.675  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[20] ; clk_div:div_clk|clock_1Hz  ; 10.932 ; 10.695 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[21] ; clk_div:div_clk|clock_1Hz  ; 10.351 ; 10.188 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[22] ; clk_div:div_clk|clock_1Hz  ; 9.746  ; 9.599  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[23] ; clk_div:div_clk|clock_1Hz  ; 10.360 ; 10.241 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[24] ; clk_div:div_clk|clock_1Hz  ; 11.209 ; 11.009 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[25] ; clk_div:div_clk|clock_1Hz  ; 9.796  ; 9.655  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[26] ; clk_div:div_clk|clock_1Hz  ; 10.320 ; 10.156 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[27] ; clk_div:div_clk|clock_1Hz  ; 10.547 ; 10.396 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[28] ; clk_div:div_clk|clock_1Hz  ; 10.140 ; 9.892  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[29] ; clk_div:div_clk|clock_1Hz  ; 9.868  ; 9.791  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[30] ; clk_div:div_clk|clock_1Hz  ; 9.308  ; 9.265  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[31] ; clk_div:div_clk|clock_1Hz  ; 10.235 ; 10.053 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; MemWriteOut         ; clk_div:div_clk|clock_1Hz  ; 14.173 ; 13.956 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; MuxOut[*]           ; clk_div:div_clk|clock_1Hz  ; 9.011  ; 8.790  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[0]          ; clk_div:div_clk|clock_1Hz  ; 9.951  ; 9.676  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[1]          ; clk_div:div_clk|clock_1Hz  ; 9.011  ; 8.790  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[2]          ; clk_div:div_clk|clock_1Hz  ; 9.181  ; 9.027  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[3]          ; clk_div:div_clk|clock_1Hz  ; 10.056 ; 9.838  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[4]          ; clk_div:div_clk|clock_1Hz  ; 10.167 ; 9.989  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[5]          ; clk_div:div_clk|clock_1Hz  ; 9.723  ; 9.392  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[6]          ; clk_div:div_clk|clock_1Hz  ; 9.202  ; 9.078  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[7]          ; clk_div:div_clk|clock_1Hz  ; 10.019 ; 9.797  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; RegWriteOut         ; clk_div:div_clk|clock_1Hz  ; 12.678 ; 12.481 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; ZeroOut             ; clk_div:div_clk|clock_1Hz  ; 13.788 ; 13.396 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display1[*]       ; clk_div:div_clk|clock_1Hz  ; 9.863  ; 9.796  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[0]      ; clk_div:div_clk|clock_1Hz  ; 9.863  ; 9.796  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[1]      ; clk_div:div_clk|clock_1Hz  ; 9.903  ; 10.118 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[2]      ; clk_div:div_clk|clock_1Hz  ; 10.604 ; 10.660 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[3]      ; clk_div:div_clk|clock_1Hz  ; 10.443 ; 10.570 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[4]      ; clk_div:div_clk|clock_1Hz  ; 10.345 ; 10.513 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[5]      ; clk_div:div_clk|clock_1Hz  ; 10.232 ; 10.371 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[6]      ; clk_div:div_clk|clock_1Hz  ; 10.626 ; 10.681 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display2[*]       ; clk_div:div_clk|clock_1Hz  ; 9.957  ; 10.130 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[0]      ; clk_div:div_clk|clock_1Hz  ; 10.249 ; 10.130 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[1]      ; clk_div:div_clk|clock_1Hz  ; 10.566 ; 10.730 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[2]      ; clk_div:div_clk|clock_1Hz  ; 10.500 ; 10.646 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[3]      ; clk_div:div_clk|clock_1Hz  ; 9.957  ; 10.191 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[4]      ; clk_div:div_clk|clock_1Hz  ; 10.428 ; 10.560 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[5]      ; clk_div:div_clk|clock_1Hz  ; 11.636 ; 11.727 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[6]      ; clk_div:div_clk|clock_1Hz  ; 10.328 ; 10.442 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display3[*]       ; clk_div:div_clk|clock_1Hz  ; 10.434 ; 10.567 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[0]      ; clk_div:div_clk|clock_1Hz  ; 11.209 ; 11.051 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[1]      ; clk_div:div_clk|clock_1Hz  ; 12.292 ; 12.377 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[2]      ; clk_div:div_clk|clock_1Hz  ; 11.016 ; 11.146 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[3]      ; clk_div:div_clk|clock_1Hz  ; 10.434 ; 10.567 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[4]      ; clk_div:div_clk|clock_1Hz  ; 10.446 ; 10.581 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[5]      ; clk_div:div_clk|clock_1Hz  ; 10.448 ; 10.622 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[6]      ; clk_div:div_clk|clock_1Hz  ; 10.568 ; 10.743 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display4[*]       ; clk_div:div_clk|clock_1Hz  ; 10.616 ; 10.760 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[0]      ; clk_div:div_clk|clock_1Hz  ; 11.928 ; 11.707 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[1]      ; clk_div:div_clk|clock_1Hz  ; 11.122 ; 11.301 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[2]      ; clk_div:div_clk|clock_1Hz  ; 10.904 ; 10.960 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[3]      ; clk_div:div_clk|clock_1Hz  ; 10.993 ; 11.155 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[4]      ; clk_div:div_clk|clock_1Hz  ; 10.747 ; 10.923 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[5]      ; clk_div:div_clk|clock_1Hz  ; 10.616 ; 10.760 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[6]      ; clk_div:div_clk|clock_1Hz  ; 10.731 ; 10.865 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display5[*]       ; clk_div:div_clk|clock_1Hz  ; 10.988 ; 11.109 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[0]      ; clk_div:div_clk|clock_1Hz  ; 12.277 ; 12.103 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[1]      ; clk_div:div_clk|clock_1Hz  ; 12.449 ; 12.670 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[2]      ; clk_div:div_clk|clock_1Hz  ; 12.506 ; 12.607 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[3]      ; clk_div:div_clk|clock_1Hz  ; 11.085 ; 11.258 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[4]      ; clk_div:div_clk|clock_1Hz  ; 11.064 ; 11.162 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[5]      ; clk_div:div_clk|clock_1Hz  ; 11.186 ; 11.282 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[6]      ; clk_div:div_clk|clock_1Hz  ; 10.988 ; 11.109 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display6[*]       ; clk_div:div_clk|clock_1Hz  ; 10.772 ; 10.740 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[0]      ; clk_div:div_clk|clock_1Hz  ; 10.882 ; 10.740 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[1]      ; clk_div:div_clk|clock_1Hz  ; 10.772 ; 10.966 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[2]      ; clk_div:div_clk|clock_1Hz  ; 11.728 ; 12.007 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[3]      ; clk_div:div_clk|clock_1Hz  ; 11.716 ; 12.069 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[4]      ; clk_div:div_clk|clock_1Hz  ; 11.367 ; 11.647 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[5]      ; clk_div:div_clk|clock_1Hz  ; 11.964 ; 12.205 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[6]      ; clk_div:div_clk|clock_1Hz  ; 12.356 ; 12.763 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display7[*]       ; clk_div:div_clk|clock_1Hz  ; 11.288 ; 11.415 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[0]      ; clk_div:div_clk|clock_1Hz  ; 11.866 ; 11.717 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[1]      ; clk_div:div_clk|clock_1Hz  ; 11.688 ; 11.808 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[2]      ; clk_div:div_clk|clock_1Hz  ; 11.288 ; 11.415 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[3]      ; clk_div:div_clk|clock_1Hz  ; 11.573 ; 11.742 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[4]      ; clk_div:div_clk|clock_1Hz  ; 11.308 ; 11.521 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[5]      ; clk_div:div_clk|clock_1Hz  ; 12.302 ; 12.313 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[6]      ; clk_div:div_clk|clock_1Hz  ; 12.699 ; 12.786 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display8[*]       ; clk_div:div_clk|clock_1Hz  ; 12.162 ; 12.331 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[0]      ; clk_div:div_clk|clock_1Hz  ; 15.547 ; 15.162 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[1]      ; clk_div:div_clk|clock_1Hz  ; 16.185 ; 16.648 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[2]      ; clk_div:div_clk|clock_1Hz  ; 13.487 ; 13.653 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[3]      ; clk_div:div_clk|clock_1Hz  ; 12.647 ; 12.838 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[4]      ; clk_div:div_clk|clock_1Hz  ; 12.429 ; 12.793 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[5]      ; clk_div:div_clk|clock_1Hz  ; 15.754 ; 16.228 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[6]      ; clk_div:div_clk|clock_1Hz  ; 12.162 ; 12.331 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display1[*]       ; swapButton                 ; 10.096 ; 10.038 ; Fall       ; swapButton                 ;
;  o_display1[0]      ; swapButton                 ; 10.096 ; 10.038 ; Fall       ; swapButton                 ;
;  o_display1[1]      ; swapButton                 ; 10.447 ; 10.649 ; Fall       ; swapButton                 ;
;  o_display1[2]      ; swapButton                 ; 10.808 ; 10.906 ; Fall       ; swapButton                 ;
;  o_display1[3]      ; swapButton                 ; 10.986 ; 11.131 ; Fall       ; swapButton                 ;
;  o_display1[4]      ; swapButton                 ; 10.595 ; 10.671 ; Fall       ; swapButton                 ;
;  o_display1[5]      ; swapButton                 ; 10.507 ; 10.616 ; Fall       ; swapButton                 ;
;  o_display1[6]      ; swapButton                 ; 10.830 ; 10.920 ; Fall       ; swapButton                 ;
; o_display2[*]       ; swapButton                 ; 10.116 ; 10.151 ; Fall       ; swapButton                 ;
;  o_display2[0]      ; swapButton                 ; 10.285 ; 10.151 ; Fall       ; swapButton                 ;
;  o_display2[1]      ; swapButton                 ; 10.555 ; 10.761 ; Fall       ; swapButton                 ;
;  o_display2[2]      ; swapButton                 ; 10.491 ; 10.628 ; Fall       ; swapButton                 ;
;  o_display2[3]      ; swapButton                 ; 10.116 ; 10.366 ; Fall       ; swapButton                 ;
;  o_display2[4]      ; swapButton                 ; 10.471 ; 10.604 ; Fall       ; swapButton                 ;
;  o_display2[5]      ; swapButton                 ; 11.568 ; 11.535 ; Fall       ; swapButton                 ;
;  o_display2[6]      ; swapButton                 ; 10.207 ; 10.280 ; Fall       ; swapButton                 ;
; o_display3[*]       ; swapButton                 ; 10.070 ; 10.286 ; Fall       ; swapButton                 ;
;  o_display3[0]      ; swapButton                 ; 10.750 ; 10.489 ; Fall       ; swapButton                 ;
;  o_display3[1]      ; swapButton                 ; 11.732 ; 11.920 ; Fall       ; swapButton                 ;
;  o_display3[2]      ; swapButton                 ; 10.667 ; 10.878 ; Fall       ; swapButton                 ;
;  o_display3[3]      ; swapButton                 ; 10.070 ; 10.286 ; Fall       ; swapButton                 ;
;  o_display3[4]      ; swapButton                 ; 10.090 ; 10.306 ; Fall       ; swapButton                 ;
;  o_display3[5]      ; swapButton                 ; 10.096 ; 10.296 ; Fall       ; swapButton                 ;
;  o_display3[6]      ; swapButton                 ; 10.223 ; 10.478 ; Fall       ; swapButton                 ;
; o_display4[*]       ; swapButton                 ; 9.868  ; 10.098 ; Fall       ; swapButton                 ;
;  o_display4[0]      ; swapButton                 ; 11.294 ; 11.025 ; Fall       ; swapButton                 ;
;  o_display4[1]      ; swapButton                 ; 10.654 ; 10.869 ; Fall       ; swapButton                 ;
;  o_display4[2]      ; swapButton                 ; 10.275 ; 10.518 ; Fall       ; swapButton                 ;
;  o_display4[3]      ; swapButton                 ; 10.209 ; 10.454 ; Fall       ; swapButton                 ;
;  o_display4[4]      ; swapButton                 ; 10.010 ; 10.272 ; Fall       ; swapButton                 ;
;  o_display4[5]      ; swapButton                 ; 10.057 ; 10.321 ; Fall       ; swapButton                 ;
;  o_display4[6]      ; swapButton                 ; 9.868  ; 10.098 ; Fall       ; swapButton                 ;
; o_display5[*]       ; swapButton                 ; 8.502  ; 8.732  ; Fall       ; swapButton                 ;
;  o_display5[0]      ; swapButton                 ; 9.894  ; 9.611  ; Fall       ; swapButton                 ;
;  o_display5[1]      ; swapButton                 ; 9.954  ; 10.276 ; Fall       ; swapButton                 ;
;  o_display5[2]      ; swapButton                 ; 10.016 ; 10.209 ; Fall       ; swapButton                 ;
;  o_display5[3]      ; swapButton                 ; 8.594  ; 8.877  ; Fall       ; swapButton                 ;
;  o_display5[4]      ; swapButton                 ; 8.537  ; 8.775  ; Fall       ; swapButton                 ;
;  o_display5[5]      ; swapButton                 ; 8.513  ; 8.745  ; Fall       ; swapButton                 ;
;  o_display5[6]      ; swapButton                 ; 8.502  ; 8.732  ; Fall       ; swapButton                 ;
; o_display6[*]       ; swapButton                 ; 8.522  ; 8.848  ; Fall       ; swapButton                 ;
;  o_display6[0]      ; swapButton                 ; 10.665 ; 10.413 ; Fall       ; swapButton                 ;
;  o_display6[1]      ; swapButton                 ; 10.424 ; 10.709 ; Fall       ; swapButton                 ;
;  o_display6[2]      ; swapButton                 ; 11.167 ; 11.572 ; Fall       ; swapButton                 ;
;  o_display6[3]      ; swapButton                 ; 11.188 ; 11.617 ; Fall       ; swapButton                 ;
;  o_display6[4]      ; swapButton                 ; 11.038 ; 11.428 ; Fall       ; swapButton                 ;
;  o_display6[5]      ; swapButton                 ; 11.456 ; 11.775 ; Fall       ; swapButton                 ;
;  o_display6[6]      ; swapButton                 ; 8.522  ; 8.848  ; Fall       ; swapButton                 ;
; o_display7[*]       ; swapButton                 ; 7.728  ; 7.993  ; Fall       ; swapButton                 ;
;  o_display7[0]      ; swapButton                 ; 8.445  ; 8.185  ; Fall       ; swapButton                 ;
;  o_display7[1]      ; swapButton                 ; 7.981  ; 8.240  ; Fall       ; swapButton                 ;
;  o_display7[2]      ; swapButton                 ; 7.728  ; 7.993  ; Fall       ; swapButton                 ;
;  o_display7[3]      ; swapButton                 ; 8.046  ; 8.326  ; Fall       ; swapButton                 ;
;  o_display7[4]      ; swapButton                 ; 7.774  ; 8.041  ; Fall       ; swapButton                 ;
;  o_display7[5]      ; swapButton                 ; 8.595  ; 8.744  ; Fall       ; swapButton                 ;
;  o_display7[6]      ; swapButton                 ; 9.169  ; 9.367  ; Fall       ; swapButton                 ;
; o_display8[*]       ; swapButton                 ; 9.038  ; 9.269  ; Fall       ; swapButton                 ;
;  o_display8[0]      ; swapButton                 ; 15.003 ; 14.580 ; Fall       ; swapButton                 ;
;  o_display8[1]      ; swapButton                 ; 15.139 ; 15.681 ; Fall       ; swapButton                 ;
;  o_display8[2]      ; swapButton                 ; 12.416 ; 12.675 ; Fall       ; swapButton                 ;
;  o_display8[3]      ; swapButton                 ; 11.252 ; 11.541 ; Fall       ; swapButton                 ;
;  o_display8[4]      ; swapButton                 ; 9.038  ; 9.269  ; Fall       ; swapButton                 ;
;  o_display8[5]      ; swapButton                 ; 10.758 ; 11.063 ; Fall       ; swapButton                 ;
;  o_display8[6]      ; swapButton                 ; 11.638 ; 11.850 ; Fall       ; swapButton                 ;
+---------------------+----------------------------+--------+--------+------------+----------------------------+


+--------------------------------------------------------------------+
; Propagation Delay                                                  ;
+----------------+---------------+--------+--------+--------+--------+
; Input Port     ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+----------------+---------------+--------+--------+--------+--------+
; ValueSelect[0] ; MuxOut[0]     ; 9.894  ; 9.756  ; 10.185 ; 9.994  ;
; ValueSelect[0] ; MuxOut[1]     ; 9.194  ; 9.232  ; 9.543  ; 9.443  ;
; ValueSelect[0] ; MuxOut[2]     ; 10.612 ; 10.429 ; 10.896 ; 10.793 ;
; ValueSelect[0] ; MuxOut[3]     ; 11.576 ; 11.393 ; 11.909 ; 11.692 ;
; ValueSelect[0] ; MuxOut[4]     ; 11.532 ; 11.363 ; 11.791 ; 11.760 ;
; ValueSelect[0] ; MuxOut[5]     ; 11.193 ; 11.058 ; 11.526 ; 11.357 ;
; ValueSelect[0] ; MuxOut[6]     ; 10.924 ; 10.840 ; 11.257 ; 11.139 ;
; ValueSelect[0] ; MuxOut[7]     ; 10.617 ; 10.481 ; 10.925 ; 10.679 ;
; ValueSelect[0] ; o_display1[0] ; 11.621 ; 11.526 ; 11.954 ; 11.835 ;
; ValueSelect[0] ; o_display1[1] ; 11.650 ; 11.798 ; 11.983 ; 12.097 ;
; ValueSelect[0] ; o_display1[2] ; 12.354 ; 12.437 ; 12.687 ; 12.736 ;
; ValueSelect[0] ; o_display1[3] ; 12.170 ; 12.265 ; 12.469 ; 12.598 ;
; ValueSelect[0] ; o_display1[4] ; 12.135 ; 12.200 ; 12.468 ; 12.499 ;
; ValueSelect[0] ; o_display1[5] ; 12.007 ; 12.121 ; 12.312 ; 12.454 ;
; ValueSelect[0] ; o_display1[6] ; 12.372 ; 12.440 ; 12.705 ; 12.773 ;
; ValueSelect[0] ; o_display2[0] ; 13.232 ; 13.069 ; 13.491 ; 13.343 ;
; ValueSelect[0] ; o_display2[1] ; 13.380 ; 13.732 ; 13.777 ; 13.991 ;
; ValueSelect[0] ; o_display2[2] ; 13.301 ; 13.578 ; 13.698 ; 13.837 ;
; ValueSelect[0] ; o_display2[3] ; 12.928 ; 13.134 ; 13.203 ; 13.393 ;
; ValueSelect[0] ; o_display2[4] ; 13.398 ; 13.394 ; 13.657 ; 13.791 ;
; ValueSelect[0] ; o_display2[5] ; 14.623 ; 14.661 ; 14.897 ; 14.920 ;
; ValueSelect[0] ; o_display2[6] ; 13.255 ; 13.402 ; 13.531 ; 13.661 ;
; ValueSelect[1] ; MuxOut[0]     ; 10.280 ; 9.968  ; 10.425 ; 10.431 ;
; ValueSelect[1] ; MuxOut[1]     ; 9.856  ; 9.396  ; 9.751  ; 10.105 ;
; ValueSelect[1] ; MuxOut[2]     ; 10.982 ; 10.715 ; 11.171 ; 11.068 ;
; ValueSelect[1] ; MuxOut[3]     ; 12.630 ; 11.679 ; 12.184 ; 12.710 ;
; ValueSelect[1] ; MuxOut[4]     ; 12.146 ; 11.649 ; 12.066 ; 12.292 ;
; ValueSelect[1] ; MuxOut[5]     ; 12.075 ; 11.344 ; 11.801 ; 12.040 ;
; ValueSelect[1] ; MuxOut[6]     ; 11.851 ; 11.126 ; 11.532 ; 11.989 ;
; ValueSelect[1] ; MuxOut[7]     ; 11.007 ; 10.769 ; 11.202 ; 11.119 ;
; ValueSelect[1] ; o_display1[0] ; 12.675 ; 12.556 ; 12.861 ; 12.843 ;
; ValueSelect[1] ; o_display1[1] ; 12.704 ; 12.804 ; 12.853 ; 13.115 ;
; ValueSelect[1] ; o_display1[2] ; 13.408 ; 12.730 ; 12.962 ; 13.754 ;
; ValueSelect[1] ; o_display1[3] ; 13.183 ; 13.319 ; 13.487 ; 13.527 ;
; ValueSelect[1] ; o_display1[4] ; 13.189 ; 13.207 ; 13.364 ; 13.517 ;
; ValueSelect[1] ; o_display1[5] ; 13.033 ; 13.175 ; 13.324 ; 13.398 ;
; ValueSelect[1] ; o_display1[6] ; 13.426 ; 13.494 ; 13.675 ; 13.754 ;
; ValueSelect[1] ; o_display2[0] ; 13.846 ; 13.683 ; 14.004 ; 13.875 ;
; ValueSelect[1] ; o_display2[1] ; 13.666 ; 14.346 ; 14.309 ; 14.266 ;
; ValueSelect[1] ; o_display2[2] ; 13.587 ; 14.192 ; 14.230 ; 14.112 ;
; ValueSelect[1] ; o_display2[3] ; 13.542 ; 13.748 ; 13.735 ; 13.907 ;
; ValueSelect[1] ; o_display2[4] ; 14.012 ; 13.680 ; 13.932 ; 14.323 ;
; ValueSelect[1] ; o_display2[5] ; 15.237 ; 15.275 ; 15.429 ; 15.433 ;
; ValueSelect[1] ; o_display2[6] ; 13.869 ; 14.016 ; 14.063 ; 14.174 ;
; ValueSelect[2] ; MuxOut[0]     ; 9.231  ; 9.702  ; 10.136 ; 9.284  ;
; ValueSelect[2] ; MuxOut[1]     ; 8.555  ; 9.376  ; 9.712  ; 8.710  ;
; ValueSelect[2] ; MuxOut[2]     ; 10.184 ; 10.301 ; 10.838 ; 10.263 ;
; ValueSelect[2] ; MuxOut[3]     ; 11.050 ; 11.981 ; 12.486 ; 11.057 ;
; ValueSelect[2] ; MuxOut[4]     ; 11.101 ; 11.563 ; 12.002 ; 11.196 ;
; ValueSelect[2] ; MuxOut[5]     ; 10.666 ; 11.311 ; 11.931 ; 10.721 ;
; ValueSelect[2] ; MuxOut[6]     ; 10.396 ; 11.260 ; 11.707 ; 10.502 ;
; ValueSelect[2] ; MuxOut[7]     ; 9.444  ; 10.436 ; 10.863 ; 9.528  ;
; ValueSelect[2] ; o_display1[0] ; 12.132 ; 12.114 ; 12.531 ; 12.412 ;
; ValueSelect[2] ; o_display1[1] ; 12.124 ; 12.386 ; 12.560 ; 12.660 ;
; ValueSelect[2] ; o_display1[2] ; 12.004 ; 13.025 ; 13.264 ; 12.586 ;
; ValueSelect[2] ; o_display1[3] ; 12.758 ; 12.798 ; 13.039 ; 13.175 ;
; ValueSelect[2] ; o_display1[4] ; 12.635 ; 12.788 ; 13.045 ; 13.063 ;
; ValueSelect[2] ; o_display1[5] ; 12.595 ; 12.669 ; 12.889 ; 13.031 ;
; ValueSelect[2] ; o_display1[6] ; 12.946 ; 13.025 ; 13.282 ; 13.350 ;
; ValueSelect[2] ; o_display2[0] ; 13.275 ; 13.146 ; 13.702 ; 13.539 ;
; ValueSelect[2] ; o_display2[1] ; 13.580 ; 13.301 ; 13.217 ; 14.202 ;
; ValueSelect[2] ; o_display2[2] ; 13.501 ; 13.147 ; 13.158 ; 14.048 ;
; ValueSelect[2] ; o_display2[3] ; 13.006 ; 13.178 ; 13.398 ; 13.604 ;
; ValueSelect[2] ; o_display2[4] ; 12.967 ; 13.594 ; 13.868 ; 13.245 ;
; ValueSelect[2] ; o_display2[5] ; 14.700 ; 14.704 ; 15.093 ; 15.131 ;
; ValueSelect[2] ; o_display2[6] ; 13.334 ; 13.445 ; 13.725 ; 13.872 ;
+----------------+---------------+--------+--------+--------+--------+


+--------------------------------------------------------------------+
; Minimum Propagation Delay                                          ;
+----------------+---------------+--------+--------+--------+--------+
; Input Port     ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+----------------+---------------+--------+--------+--------+--------+
; ValueSelect[0] ; MuxOut[0]     ; 9.325  ; 9.321  ; 9.772  ; 9.400  ;
; ValueSelect[0] ; MuxOut[1]     ; 8.543  ; 8.772  ; 9.124  ; 8.745  ;
; ValueSelect[0] ; MuxOut[2]     ; 9.346  ; 9.130  ; 9.563  ; 9.449  ;
; ValueSelect[0] ; MuxOut[3]     ; 10.597 ; 10.145 ; 10.669 ; 10.646 ;
; ValueSelect[0] ; MuxOut[4]     ; 10.100 ; 9.754  ; 10.199 ; 10.219 ;
; ValueSelect[0] ; MuxOut[5]     ; 10.151 ; 9.521  ; 10.040 ; 10.185 ;
; ValueSelect[0] ; MuxOut[6]     ; 9.993  ; 9.529  ; 9.938  ; 10.160 ;
; ValueSelect[0] ; MuxOut[7]     ; 10.076 ; 9.578  ; 10.019 ; 10.164 ;
; ValueSelect[0] ; o_display1[0] ; 9.526  ; 9.440  ; 9.724  ; 9.668  ;
; ValueSelect[0] ; o_display1[1] ; 9.658  ; 9.752  ; 9.802  ; 10.073 ;
; ValueSelect[0] ; o_display1[2] ; 10.265 ; 10.325 ; 10.427 ; 10.615 ;
; ValueSelect[0] ; o_display1[3] ; 10.108 ; 10.231 ; 10.337 ; 10.429 ;
; ValueSelect[0] ; o_display1[4] ; 9.991  ; 10.130 ; 10.300 ; 10.295 ;
; ValueSelect[0] ; o_display1[5] ; 9.899  ; 10.036 ; 10.126 ; 10.234 ;
; ValueSelect[0] ; o_display1[6] ; 10.235 ; 10.344 ; 10.462 ; 10.542 ;
; ValueSelect[0] ; o_display2[0] ; 10.610 ; 10.450 ; 10.997 ; 10.842 ;
; ValueSelect[0] ; o_display2[1] ; 10.868 ; 11.094 ; 11.260 ; 11.481 ;
; ValueSelect[0] ; o_display2[2] ; 10.951 ; 10.945 ; 11.183 ; 11.446 ;
; ValueSelect[0] ; o_display2[3] ; 10.308 ; 10.512 ; 10.701 ; 10.900 ;
; ValueSelect[0] ; o_display2[4] ; 10.761 ; 11.011 ; 11.245 ; 11.303 ;
; ValueSelect[0] ; o_display2[5] ; 11.988 ; 12.026 ; 12.380 ; 12.413 ;
; ValueSelect[0] ; o_display2[6] ; 10.632 ; 10.776 ; 11.024 ; 11.163 ;
; ValueSelect[1] ; MuxOut[0]     ; 9.735  ; 9.346  ; 9.787  ; 9.808  ;
; ValueSelect[1] ; MuxOut[1]     ; 9.087  ; 8.691  ; 9.005  ; 9.259  ;
; ValueSelect[1] ; MuxOut[2]     ; 10.448 ; 9.377  ; 9.796  ; 10.567 ;
; ValueSelect[1] ; MuxOut[3]     ; 11.324 ; 10.392 ; 10.902 ; 11.400 ;
; ValueSelect[1] ; MuxOut[4]     ; 11.195 ; 10.001 ; 10.432 ; 11.354 ;
; ValueSelect[1] ; MuxOut[5]     ; 10.903 ; 9.768  ; 10.273 ; 10.996 ;
; ValueSelect[1] ; MuxOut[6]     ; 10.693 ; 9.776  ; 10.171 ; 10.868 ;
; ValueSelect[1] ; MuxOut[7]     ; 10.499 ; 9.825  ; 10.252 ; 10.568 ;
; ValueSelect[1] ; o_display1[0] ; 9.670  ; 9.614  ; 9.988  ; 9.902  ;
; ValueSelect[1] ; o_display1[1] ; 9.748  ; 10.019 ; 10.120 ; 10.214 ;
; ValueSelect[1] ; o_display1[2] ; 10.373 ; 10.561 ; 10.727 ; 10.787 ;
; ValueSelect[1] ; o_display1[3] ; 10.283 ; 10.375 ; 10.570 ; 10.693 ;
; ValueSelect[1] ; o_display1[4] ; 10.246 ; 10.241 ; 10.453 ; 10.592 ;
; ValueSelect[1] ; o_display1[5] ; 10.072 ; 10.180 ; 10.361 ; 10.498 ;
; ValueSelect[1] ; o_display1[6] ; 10.408 ; 10.488 ; 10.697 ; 10.806 ;
; ValueSelect[1] ; o_display2[0] ; 10.857 ; 10.697 ; 11.230 ; 11.075 ;
; ValueSelect[1] ; o_display2[1] ; 11.115 ; 11.341 ; 11.493 ; 11.714 ;
; ValueSelect[1] ; o_display2[2] ; 11.198 ; 11.192 ; 11.416 ; 11.679 ;
; ValueSelect[1] ; o_display2[3] ; 10.555 ; 10.759 ; 10.934 ; 11.133 ;
; ValueSelect[1] ; o_display2[4] ; 11.008 ; 11.258 ; 11.478 ; 11.536 ;
; ValueSelect[1] ; o_display2[5] ; 12.235 ; 12.273 ; 12.613 ; 12.646 ;
; ValueSelect[1] ; o_display2[6] ; 10.879 ; 11.023 ; 11.257 ; 11.396 ;
; ValueSelect[2] ; MuxOut[0]     ; 8.892  ; 9.092  ; 9.516  ; 8.938  ;
; ValueSelect[2] ; MuxOut[1]     ; 8.243  ; 8.437  ; 8.734  ; 8.387  ;
; ValueSelect[2] ; MuxOut[2]     ; 8.660  ; 9.532  ; 9.922  ; 8.698  ;
; ValueSelect[2] ; MuxOut[3]     ; 9.749  ; 10.344 ; 10.790 ; 9.745  ;
; ValueSelect[2] ; MuxOut[4]     ; 9.276  ; 9.960  ; 10.378 ; 9.350  ;
; ValueSelect[2] ; MuxOut[5]     ; 9.117  ; 9.939  ; 10.367 ; 9.117  ;
; ValueSelect[2] ; MuxOut[6]     ; 9.114  ; 9.810  ; 10.157 ; 9.199  ;
; ValueSelect[2] ; MuxOut[7]     ; 9.096  ; 9.856  ; 10.267 ; 9.174  ;
; ValueSelect[2] ; o_display1[0] ; 9.093  ; 9.007  ; 9.262  ; 9.206  ;
; ValueSelect[2] ; o_display1[1] ; 9.358  ; 9.319  ; 9.340  ; 9.715  ;
; ValueSelect[2] ; o_display1[2] ; 9.965  ; 9.892  ; 9.965  ; 10.257 ;
; ValueSelect[2] ; o_display1[3] ; 9.675  ; 9.798  ; 9.875  ; 9.967  ;
; ValueSelect[2] ; o_display1[4] ; 9.558  ; 9.830  ; 9.942  ; 9.833  ;
; ValueSelect[2] ; o_display1[5] ; 9.466  ; 9.603  ; 9.664  ; 9.772  ;
; ValueSelect[2] ; o_display1[6] ; 9.802  ; 9.911  ; 10.000 ; 10.080 ;
; ValueSelect[2] ; o_display2[0] ; 10.074 ; 9.919  ; 10.206 ; 10.046 ;
; ValueSelect[2] ; o_display2[1] ; 10.337 ; 10.558 ; 10.464 ; 10.690 ;
; ValueSelect[2] ; o_display2[2] ; 10.260 ; 10.622 ; 10.621 ; 10.541 ;
; ValueSelect[2] ; o_display2[3] ; 9.778  ; 9.977  ; 9.904  ; 10.108 ;
; ValueSelect[2] ; o_display2[4] ; 10.421 ; 10.380 ; 10.357 ; 10.681 ;
; ValueSelect[2] ; o_display2[5] ; 11.457 ; 11.490 ; 11.584 ; 11.622 ;
; ValueSelect[2] ; o_display2[6] ; 10.101 ; 10.240 ; 10.228 ; 10.372 ;
+----------------+---------------+--------+--------+--------+--------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                        ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_div:div_clk|clock_1Hz        ; -5.252 ; -325.733      ;
; clk_div:div_clk|clock_10Hz       ; -4.226 ; -13.460       ;
; GClock                           ; 0.053  ; 0.000         ;
; clk_div:div_clk|clock_100hz_int  ; 0.161  ; 0.000         ;
; clk_div:div_clk|clock_1Khz_int   ; 0.222  ; 0.000         ;
; clk_div:div_clk|clock_1Mhz_int   ; 0.223  ; 0.000         ;
; clk_div:div_clk|clock_100Khz_int ; 0.225  ; 0.000         ;
; clk_div:div_clk|clock_10Khz_int  ; 0.227  ; 0.000         ;
; clk_div:div_clk|clock_10Hz_int   ; 0.386  ; 0.000         ;
; swapButton                       ; 0.624  ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                         ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_div:div_clk|clock_100Khz_int ; -0.364 ; -0.364        ;
; clk_div:div_clk|clock_10Khz_int  ; -0.334 ; -0.334        ;
; clk_div:div_clk|clock_1Khz_int   ; -0.331 ; -0.331        ;
; clk_div:div_clk|clock_1Mhz_int   ; -0.291 ; -0.291        ;
; clk_div:div_clk|clock_100hz_int  ; -0.160 ; -0.160        ;
; GClock                           ; -0.127 ; -0.127        ;
; clk_div:div_clk|clock_1Hz        ; -0.040 ; -0.180        ;
; clk_div:div_clk|clock_10Hz_int   ; 0.181  ; 0.000         ;
; swapButton                       ; 0.206  ; 0.000         ;
; clk_div:div_clk|clock_10Hz       ; 0.273  ; 0.000         ;
+----------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary          ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; GClock                           ; -3.000 ; -11.487       ;
; swapButton                       ; -3.000 ; -4.130        ;
; clk_div:div_clk|clock_1Hz        ; -1.000 ; -71.000       ;
; clk_div:div_clk|clock_100Khz_int ; -1.000 ; -4.000        ;
; clk_div:div_clk|clock_100hz_int  ; -1.000 ; -4.000        ;
; clk_div:div_clk|clock_10Hz       ; -1.000 ; -4.000        ;
; clk_div:div_clk|clock_10Hz_int   ; -1.000 ; -4.000        ;
; clk_div:div_clk|clock_10Khz_int  ; -1.000 ; -4.000        ;
; clk_div:div_clk|clock_1Khz_int   ; -1.000 ; -4.000        ;
; clk_div:div_clk|clock_1Mhz_int   ; -1.000 ; -4.000        ;
+----------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_div:div_clk|clock_1Hz'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -5.252 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.232     ; 6.007      ;
; -5.120 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.222     ; 5.885      ;
; -5.120 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.222     ; 5.885      ;
; -5.109 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.221     ; 5.875      ;
; -5.108 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.221     ; 5.874      ;
; -5.086 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.234     ; 5.839      ;
; -5.083 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.234     ; 5.836      ;
; -5.075 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.234     ; 5.828      ;
; -5.075 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.234     ; 5.828      ;
; -5.054 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.240     ; 5.801      ;
; -5.050 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.240     ; 5.797      ;
; -5.030 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.247     ; 5.770      ;
; -5.030 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.247     ; 5.770      ;
; -5.028 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.247     ; 5.768      ;
; -5.028 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.247     ; 5.768      ;
; -5.028 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                            ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.247     ; 5.768      ;
; -5.022 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.222     ; 5.787      ;
; -4.970 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:5:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.221     ; 5.736      ;
; -4.970 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:5:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.221     ; 5.736      ;
; -4.868 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:5:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.222     ; 5.633      ;
; -4.868 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.222     ; 5.633      ;
; -4.853 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.236     ; 5.604      ;
; -4.833 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:6:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.221     ; 5.599      ;
; -4.832 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:6:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.221     ; 5.598      ;
; -4.822 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:6:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.222     ; 5.587      ;
; -4.821 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:6:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.222     ; 5.586      ;
; -4.804 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.232     ; 5.559      ;
; -4.802 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:5:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.233     ; 5.556      ;
; -4.800 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:5:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.025     ; 5.762      ;
; -4.799 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:4:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.236     ; 5.550      ;
; -4.799 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:4:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.236     ; 5.550      ;
; -4.783 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.037     ; 5.733      ;
; -4.772 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.236     ; 5.523      ;
; -4.771 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.236     ; 5.522      ;
; -4.747 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:6:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.025     ; 5.709      ;
; -4.745 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:4:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.240     ; 5.492      ;
; -4.745 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:4:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.240     ; 5.492      ;
; -4.692 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:4:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.221     ; 5.458      ;
; -4.690 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:4:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.221     ; 5.456      ;
; -4.607 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:3:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.240     ; 5.354      ;
; -4.607 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:3:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.240     ; 5.354      ;
; -4.603 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.236     ; 5.354      ;
; -4.574 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:6:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.232     ; 5.329      ;
; -4.544 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.238     ; 5.293      ;
; -4.542 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.238     ; 5.291      ;
; -4.534 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:6:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.023     ; 5.498      ;
; -4.516 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:3:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.236     ; 5.267      ;
; -4.513 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:3:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.236     ; 5.264      ;
; -4.485 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:4:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.222     ; 5.250      ;
; -4.474 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.240     ; 5.221      ;
; -4.473 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:2:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.240     ; 5.220      ;
; -4.472 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:3:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.238     ; 5.221      ;
; -4.468 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:3:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.238     ; 5.217      ;
; -4.449 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:2:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.236     ; 5.200      ;
; -4.439 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.236     ; 5.190      ;
; -4.339 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.233     ; 5.093      ;
; -4.327 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.251     ; 5.063      ;
; -4.304 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:6:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.233     ; 5.058      ;
; -4.247 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.249     ; 4.985      ;
; -4.236 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:4:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.222     ; 5.001      ;
; -4.217 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:3:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.249     ; 4.955      ;
; -4.163 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:1:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.236     ; 4.914      ;
; -4.091 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:1:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.242     ; 4.836      ;
; -4.090 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.240     ; 4.837      ;
; -4.039 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:1:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.242     ; 4.784      ;
; -4.026 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.038     ; 4.975      ;
; -3.960 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:3:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.249     ; 4.698      ;
; -3.937 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.031     ; 4.893      ;
; -3.917 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:4:dff|int_q                                              ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.035     ; 4.869      ;
; -3.899 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.041     ; 4.845      ;
; -3.896 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.041     ; 4.842      ;
; -3.894 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.028     ; 4.853      ;
; -3.894 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.028     ; 4.853      ;
; -3.892 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.249     ; 4.630      ;
; -3.883 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.027     ; 4.843      ;
; -3.882 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.027     ; 4.842      ;
; -3.880 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_lsb|int_q                                                 ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.035     ; 4.832      ;
; -3.876 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.249     ; 4.614      ;
; -3.870 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.040     ; 4.817      ;
; -3.867 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.049     ; 4.805      ;
; -3.867 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.047     ; 4.807      ;
; -3.867 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.040     ; 4.814      ;
; -3.863 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.047     ; 4.803      ;
; -3.860 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.040     ; 4.807      ;
; -3.857 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.040     ; 4.804      ;
; -3.849 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.040     ; 4.796      ;
; -3.849 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.040     ; 4.796      ;
; -3.838 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.046     ; 4.779      ;
; -3.835 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.029     ; 4.793      ;
; -3.834 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_msb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.040     ; 4.781      ;
; -3.834 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.046     ; 4.775      ;
; -3.831 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_msb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.040     ; 4.778      ;
; -3.828 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.046     ; 4.769      ;
; -3.824 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.046     ; 4.765      ;
; -3.809 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_msb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.040     ; 4.756      ;
; -3.807 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_msb|int_q                                                 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.040     ; 4.754      ;
; -3.806 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_lsb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.028     ; 4.765      ;
; -3.805 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.021     ; 4.771      ;
; -3.805 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb|int_q    ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.021     ; 4.771      ;
; -3.804 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                         ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_1Hz ; 1.000        ; -0.053     ; 4.738      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_div:div_clk|clock_10Hz'                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                          ; Launch Clock              ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------+--------------+------------+------------+
; -4.226 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.128     ; 5.107      ;
; -4.194 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.096     ; 5.107      ;
; -3.000 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.066      ; 4.075      ;
; -2.978 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.065      ; 4.052      ;
; -2.968 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.098      ; 4.075      ;
; -2.949 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.066      ; 4.024      ;
; -2.946 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.097      ; 4.052      ;
; -2.937 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.066      ; 4.012      ;
; -2.917 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.098      ; 4.024      ;
; -2.913 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.066      ; 3.988      ;
; -2.911 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.073      ; 3.993      ;
; -2.904 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.098      ; 4.011      ;
; -2.891 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.069      ; 3.969      ;
; -2.881 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.098      ; 3.988      ;
; -2.879 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.105      ; 3.993      ;
; -2.859 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.101      ; 3.969      ;
; -2.854 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.069      ; 3.932      ;
; -2.822 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.101      ; 3.932      ;
; -2.789 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.153     ; 3.645      ;
; -2.757 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.121     ; 3.645      ;
; -2.754 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.126     ; 3.637      ;
; -2.722 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.094     ; 3.637      ;
; -2.698 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.065      ; 3.772      ;
; -2.682 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.069      ; 3.760      ;
; -2.666 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.097      ; 3.772      ;
; -2.664 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.066      ; 3.739      ;
; -2.650 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.101      ; 3.760      ;
; -2.643 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.082      ; 3.734      ;
; -2.632 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.066      ; 3.707      ;
; -2.631 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.098      ; 3.738      ;
; -2.614 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.069      ; 3.692      ;
; -2.611 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.114      ; 3.734      ;
; -2.607 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.054      ; 3.670      ;
; -2.603 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.093     ; 3.519      ;
; -2.600 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.098      ; 3.707      ;
; -2.595 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.138     ; 3.466      ;
; -2.582 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.101      ; 3.692      ;
; -2.575 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.086      ; 3.670      ;
; -2.563 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.106     ; 3.466      ;
; -2.556 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.151     ; 3.414      ;
; -2.544 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.151     ; 3.402      ;
; -2.524 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.073      ; 3.606      ;
; -2.524 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.119     ; 3.414      ;
; -2.511 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.119     ; 3.401      ;
; -2.492 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.105      ; 3.606      ;
; -2.473 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.069      ; 3.551      ;
; -2.451 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.053      ; 3.513      ;
; -2.448 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.069      ; 3.526      ;
; -2.441 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.101      ; 3.551      ;
; -2.437 ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_we_reg       ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; -0.096     ; 3.350      ;
; -2.430 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.066      ; 3.505      ;
; -2.418 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.085      ; 3.512      ;
; -2.416 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.101      ; 3.526      ;
; -2.398 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.098      ; 3.505      ;
; -2.380 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.054      ; 3.443      ;
; -2.371 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.069      ; 3.449      ;
; -2.361 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.054      ; 3.424      ;
; -2.354 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.069      ; 3.432      ;
; -2.348 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.086      ; 3.443      ;
; -2.339 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.101      ; 3.449      ;
; -2.337 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.069      ; 3.415      ;
; -2.337 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.073      ; 3.419      ;
; -2.328 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.086      ; 3.423      ;
; -2.326 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.073      ; 3.408      ;
; -2.323 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.073      ; 3.405      ;
; -2.322 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.101      ; 3.432      ;
; -2.305 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.105      ; 3.419      ;
; -2.304 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.101      ; 3.414      ;
; -2.301 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.075      ; 3.385      ;
; -2.299 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.082      ; 3.390      ;
; -2.295 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.082      ; 3.386      ;
; -2.294 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.105      ; 3.408      ;
; -2.291 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.105      ; 3.405      ;
; -2.287 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.073      ; 3.369      ;
; -2.282 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.073      ; 3.364      ;
; -2.282 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.073      ; 3.364      ;
; -2.276 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.069      ; 3.354      ;
; -2.274 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.075      ; 3.358      ;
; -2.269 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.107      ; 3.385      ;
; -2.267 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.114      ; 3.390      ;
; -2.263 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.114      ; 3.386      ;
; -2.255 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.105      ; 3.369      ;
; -2.251 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.082      ; 3.342      ;
; -2.250 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.105      ; 3.364      ;
; -2.250 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.105      ; 3.364      ;
; -2.244 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.101      ; 3.354      ;
; -2.242 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:1:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.107      ; 3.358      ;
; -2.219 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.114      ; 3.342      ;
; -2.208 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.069      ; 3.286      ;
; -2.178 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.054      ; 3.241      ;
; -2.176 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:3:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.101      ; 3.286      ;
; -2.169 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.073      ; 3.251      ;
; -2.166 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.053      ; 3.228      ;
; -2.165 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.053      ; 3.227      ;
; -2.157 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb|int_q                                                 ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.054      ; 3.220      ;
; -2.145 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.086      ; 3.240      ;
; -2.137 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:4:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.105      ; 3.251      ;
; -2.133 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.085      ; 3.227      ;
; -2.132 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:5:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.085      ; 3.226      ;
; -2.130 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:6:dff|int_q                                              ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 1.000        ; 0.054      ; 3.193      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GClock'                                                                                                                            ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; 0.053 ; clk_div:div_clk|count_1Mhz[1]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.042     ; 0.892      ;
; 0.056 ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz     ; clk_div:div_clk|clock_10Hz_int ; GClock      ; 0.500        ; 1.601      ; 2.127      ;
; 0.101 ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.042     ; 0.844      ;
; 0.103 ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.042     ; 0.842      ;
; 0.117 ; clk_div:div_clk|count_1Mhz[1]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.042     ; 0.828      ;
; 0.121 ; clk_div:div_clk|count_1Mhz[1]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.042     ; 0.824      ;
; 0.131 ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.042     ; 0.814      ;
; 0.158 ; clk_div:div_clk|count_1Mhz[2]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.042     ; 0.787      ;
; 0.169 ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[0]  ; GClock                         ; GClock      ; 1.000        ; -0.042     ; 0.776      ;
; 0.169 ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[1]  ; GClock                         ; GClock      ; 1.000        ; -0.042     ; 0.776      ;
; 0.169 ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.042     ; 0.776      ;
; 0.169 ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.042     ; 0.776      ;
; 0.169 ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.042     ; 0.776      ;
; 0.169 ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.042     ; 0.776      ;
; 0.187 ; clk_div:div_clk|count_1Mhz[2]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.042     ; 0.758      ;
; 0.199 ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[1]  ; GClock                         ; GClock      ; 1.000        ; -0.042     ; 0.746      ;
; 0.243 ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[0]  ; GClock                         ; GClock      ; 1.000        ; -0.042     ; 0.702      ;
; 0.243 ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[1]  ; GClock                         ; GClock      ; 1.000        ; -0.042     ; 0.702      ;
; 0.243 ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.042     ; 0.702      ;
; 0.243 ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.042     ; 0.702      ;
; 0.348 ; clk_div:div_clk|count_1Mhz[2]  ; clk_div:div_clk|clock_1Mhz_int ; GClock                         ; GClock      ; 1.000        ; -0.042     ; 0.597      ;
; 0.393 ; clk_div:div_clk|count_1Mhz[2]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.042     ; 0.552      ;
; 0.396 ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|clock_1Mhz_int ; GClock                         ; GClock      ; 1.000        ; -0.042     ; 0.549      ;
; 0.405 ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[0]  ; GClock                         ; GClock      ; 1.000        ; -0.042     ; 0.540      ;
; 0.414 ; clk_div:div_clk|count_1Mhz[1]  ; clk_div:div_clk|count_1Mhz[1]  ; GClock                         ; GClock      ; 1.000        ; -0.042     ; 0.531      ;
; 0.460 ; clk_div:div_clk|clock_1Hz_int  ; clk_div:div_clk|clock_1Hz      ; clk_div:div_clk|clock_10Hz_int ; GClock      ; 1.000        ; 0.024      ; 0.541      ;
; 0.472 ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|clock_1Mhz_int ; GClock                         ; GClock      ; 1.000        ; -0.042     ; 0.473      ;
; 0.854 ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz     ; clk_div:div_clk|clock_10Hz_int ; GClock      ; 1.000        ; 1.601      ; 1.829      ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_div:div_clk|clock_100hz_int'                                                                                                                        ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.161 ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int  ; clk_div:div_clk|clock_100hz_int ; 0.500        ; 1.448      ; 1.879      ;
; 0.251 ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.042     ; 0.694      ;
; 0.261 ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.042     ; 0.684      ;
; 0.317 ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.042     ; 0.628      ;
; 0.396 ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.042     ; 0.549      ;
; 0.422 ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.042     ; 0.523      ;
; 0.451 ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.042     ; 0.494      ;
; 0.488 ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.042     ; 0.457      ;
; 0.559 ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.042     ; 0.386      ;
; 0.586 ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.883 ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int  ; clk_div:div_clk|clock_100hz_int ; 1.000        ; 1.448      ; 1.657      ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_div:div_clk|clock_1Khz_int'                                                                                                                          ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; 0.222 ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.042     ; 0.723      ;
; 0.295 ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int ; 0.500        ; 1.629      ; 1.926      ;
; 0.315 ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.042     ; 0.630      ;
; 0.382 ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.042     ; 0.563      ;
; 0.396 ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.042     ; 0.549      ;
; 0.419 ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.042     ; 0.526      ;
; 0.484 ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.042     ; 0.461      ;
; 0.490 ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.042     ; 0.455      ;
; 0.555 ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.042     ; 0.390      ;
; 0.586 ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 1.016 ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int ; 1.000        ; 1.629      ; 1.705      ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_div:div_clk|clock_1Mhz_int'                                                                                                                             ;
+-------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+
; 0.223 ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.722      ;
; 0.265 ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int ; 0.500        ; 1.583      ; 1.910      ;
; 0.321 ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.624      ;
; 0.390 ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.555      ;
; 0.395 ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.550      ;
; 0.402 ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.543      ;
; 0.449 ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.496      ;
; 0.561 ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.384      ;
; 0.561 ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.384      ;
; 0.586 ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.978 ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int ; 1.000        ; 1.583      ; 1.697      ;
+-------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_div:div_clk|clock_100Khz_int'                                                                                                                           ;
+-------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.225 ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.041     ; 0.721      ;
; 0.318 ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.041     ; 0.628      ;
; 0.389 ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.041     ; 0.557      ;
; 0.397 ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.041     ; 0.549      ;
; 0.401 ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int  ; clk_div:div_clk|clock_100Khz_int ; 0.500        ; 1.506      ; 1.697      ;
; 0.424 ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.041     ; 0.522      ;
; 0.481 ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.041     ; 0.465      ;
; 0.489 ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.041     ; 0.457      ;
; 0.560 ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.041     ; 0.386      ;
; 0.587 ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.041     ; 0.359      ;
; 0.587 ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.041     ; 0.359      ;
; 0.587 ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; -0.041     ; 0.359      ;
; 1.061 ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int  ; clk_div:div_clk|clock_100Khz_int ; 1.000        ; 1.506      ; 1.537      ;
+-------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_div:div_clk|clock_10Khz_int'                                                                                                                        ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.227 ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.041     ; 0.719      ;
; 0.315 ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.041     ; 0.631      ;
; 0.366 ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_10Khz_int ; 0.500        ; 1.501      ; 1.727      ;
; 0.392 ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.041     ; 0.554      ;
; 0.393 ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.041     ; 0.553      ;
; 0.426 ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.041     ; 0.520      ;
; 0.485 ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.041     ; 0.461      ;
; 0.485 ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.041     ; 0.461      ;
; 0.559 ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.041     ; 0.387      ;
; 0.587 ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.041     ; 0.359      ;
; 0.587 ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.041     ; 0.359      ;
; 0.587 ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; -0.041     ; 0.359      ;
; 1.031 ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_10Khz_int ; 1.000        ; 1.501      ; 1.562      ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_div:div_clk|clock_10Hz_int'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.386 ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.042     ; 0.559      ;
; 0.395 ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.042     ; 0.550      ;
; 0.402 ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.042     ; 0.543      ;
; 0.406 ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.042     ; 0.539      ;
; 0.553 ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.042     ; 0.392      ;
; 0.556 ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.042     ; 0.389      ;
; 0.557 ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.042     ; 0.388      ;
; 0.563 ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.042     ; 0.382      ;
; 0.586 ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 1.000        ; -0.042     ; 0.359      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'swapButton'                                                                                                            ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.624 ; DispController:displayOutput|swap ; DispController:displayOutput|swap ; swapButton   ; swapButton  ; 1.000        ; -0.024     ; 0.359      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_div:div_clk|clock_100Khz_int'                                                                                                                             ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.364 ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int  ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 1.578      ; 1.423      ;
; 0.182  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.189  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.041      ; 0.314      ;
; 0.198  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.041      ; 0.323      ;
; 0.269  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.041      ; 0.394      ;
; 0.271  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.041      ; 0.396      ;
; 0.286  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int  ; clk_div:div_clk|clock_100Khz_int ; -0.500       ; 1.578      ; 1.573      ;
; 0.299  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.041      ; 0.424      ;
; 0.305  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.041      ; 0.430      ;
; 0.349  ; clk_div:div_clk|count_10Khz[1]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.041      ; 0.474      ;
; 0.409  ; clk_div:div_clk|count_10Khz[2]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.041      ; 0.534      ;
; 0.478  ; clk_div:div_clk|count_10Khz[0]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 0.000        ; 0.041      ; 0.603      ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_div:div_clk|clock_10Khz_int'                                                                                                                          ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.334 ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 1.573      ; 1.448      ;
; 0.182  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.189  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.041      ; 0.314      ;
; 0.199  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.041      ; 0.324      ;
; 0.266  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.041      ; 0.391      ;
; 0.273  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.041      ; 0.398      ;
; 0.298  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.041      ; 0.423      ;
; 0.308  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.041      ; 0.433      ;
; 0.320  ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_10Khz_int ; -0.500       ; 1.573      ; 1.602      ;
; 0.347  ; clk_div:div_clk|count_1Khz[1]  ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.041      ; 0.472      ;
; 0.413  ; clk_div:div_clk|count_1Khz[2]  ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.041      ; 0.538      ;
; 0.477  ; clk_div:div_clk|count_1Khz[0]  ; clk_div:div_clk|clock_1Khz_int ; clk_div:div_clk|clock_10Khz_int ; clk_div:div_clk|clock_10Khz_int ; 0.000        ; 0.041      ; 0.602      ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_div:div_clk|clock_1Khz_int'                                                                                                                            ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; -0.331 ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 1.707      ; 1.585      ;
; 0.181  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.188  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.200  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.042      ; 0.326      ;
; 0.265  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.042      ; 0.391      ;
; 0.268  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.042      ; 0.394      ;
; 0.299  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.042      ; 0.425      ;
; 0.304  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.042      ; 0.430      ;
; 0.352  ; clk_div:div_clk|count_100hz[1]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.042      ; 0.478      ;
; 0.378  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int ; -0.500       ; 1.707      ; 1.794      ;
; 0.410  ; clk_div:div_clk|count_100hz[2]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.042      ; 0.536      ;
; 0.479  ; clk_div:div_clk|count_100hz[0]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_1Khz_int  ; clk_div:div_clk|clock_1Khz_int ; 0.000        ; 0.042      ; 0.605      ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_div:div_clk|clock_1Mhz_int'                                                                                                                               ;
+--------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+
; -0.291 ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 1.659      ; 1.577      ;
; 0.181  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.188  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.196  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.322      ;
; 0.196  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.322      ;
; 0.292  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.418      ;
; 0.304  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.430      ;
; 0.335  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.461      ;
; 0.347  ; clk_div:div_clk|count_100Khz[1]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.473      ;
; 0.404  ; clk_div:div_clk|count_100Khz[2]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.530      ;
; 0.409  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int ; -0.500       ; 1.659      ; 1.777      ;
; 0.479  ; clk_div:div_clk|count_100Khz[0]  ; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.605      ;
+--------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_div:div_clk|clock_100hz_int'                                                                                                                          ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.160 ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int  ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 1.519      ; 1.568      ;
; 0.181  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.188  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.196  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.042      ; 0.322      ;
; 0.269  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.042      ; 0.395      ;
; 0.292  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.042      ; 0.418      ;
; 0.299  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.042      ; 0.425      ;
; 0.305  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.042      ; 0.431      ;
; 0.410  ; clk_div:div_clk|count_10hz[2]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.042      ; 0.536      ;
; 0.457  ; clk_div:div_clk|count_10hz[1]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.042      ; 0.583      ;
; 0.465  ; clk_div:div_clk|count_10hz[0]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_100hz_int ; clk_div:div_clk|clock_100hz_int ; 0.000        ; 0.042      ; 0.591      ;
; 0.560  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int  ; clk_div:div_clk|clock_100hz_int ; -0.500       ; 1.519      ; 1.788      ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GClock'                                                                                                                              ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -0.127 ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz     ; clk_div:div_clk|clock_10Hz_int ; GClock      ; 0.000        ; 1.664      ; 1.756      ;
; 0.140  ; clk_div:div_clk|clock_1Hz_int  ; clk_div:div_clk|clock_1Hz      ; clk_div:div_clk|clock_10Hz_int ; GClock      ; 0.000        ; 0.160      ; 0.414      ;
; 0.275  ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|clock_1Mhz_int ; GClock                         ; GClock      ; 0.000        ; 0.042      ; 0.401      ;
; 0.289  ; clk_div:div_clk|count_1Mhz[1]  ; clk_div:div_clk|count_1Mhz[1]  ; GClock                         ; GClock      ; 0.000        ; 0.042      ; 0.415      ;
; 0.300  ; clk_div:div_clk|count_1Mhz[2]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.042      ; 0.426      ;
; 0.301  ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[0]  ; GClock                         ; GClock      ; 0.000        ; 0.042      ; 0.427      ;
; 0.304  ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.042      ; 0.430      ;
; 0.304  ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.042      ; 0.430      ;
; 0.337  ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|clock_1Mhz_int ; GClock                         ; GClock      ; 0.000        ; 0.042      ; 0.463      ;
; 0.367  ; clk_div:div_clk|count_1Mhz[2]  ; clk_div:div_clk|clock_1Mhz_int ; GClock                         ; GClock      ; 0.000        ; 0.042      ; 0.493      ;
; 0.438  ; clk_div:div_clk|count_1Mhz[1]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.042      ; 0.564      ;
; 0.448  ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[1]  ; GClock                         ; GClock      ; 0.000        ; 0.042      ; 0.574      ;
; 0.451  ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.042      ; 0.577      ;
; 0.453  ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.042      ; 0.579      ;
; 0.458  ; clk_div:div_clk|count_1Mhz[2]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.042      ; 0.584      ;
; 0.461  ; clk_div:div_clk|count_1Mhz[2]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.042      ; 0.587      ;
; 0.501  ; clk_div:div_clk|count_1Mhz[1]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.042      ; 0.627      ;
; 0.504  ; clk_div:div_clk|count_1Mhz[1]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.042      ; 0.630      ;
; 0.514  ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.042      ; 0.640      ;
; 0.517  ; clk_div:div_clk|count_1Mhz[0]  ; clk_div:div_clk|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.042      ; 0.643      ;
; 0.518  ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[0]  ; GClock                         ; GClock      ; 0.000        ; 0.042      ; 0.644      ;
; 0.518  ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[1]  ; GClock                         ; GClock      ; 0.000        ; 0.042      ; 0.644      ;
; 0.518  ; clk_div:div_clk|count_1Mhz[3]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.042      ; 0.644      ;
; 0.578  ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[0]  ; GClock                         ; GClock      ; 0.000        ; 0.042      ; 0.704      ;
; 0.578  ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[1]  ; GClock                         ; GClock      ; 0.000        ; 0.042      ; 0.704      ;
; 0.578  ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.042      ; 0.704      ;
; 0.578  ; clk_div:div_clk|count_1Mhz[4]  ; clk_div:div_clk|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.042      ; 0.704      ;
; 0.652  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz     ; clk_div:div_clk|clock_10Hz_int ; GClock      ; -0.500       ; 1.664      ; 2.035      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_div:div_clk|clock_1Hz'                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                        ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; -0.040 ; clk_div:div_clk|clock_1Hz                                                                                        ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 1.506      ; 1.655      ;
; -0.028 ; clk_div:div_clk|clock_1Hz                                                                                        ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 1.491      ; 1.652      ;
; -0.028 ; clk_div:div_clk|clock_1Hz                                                                                        ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 1.491      ; 1.652      ;
; -0.028 ; clk_div:div_clk|clock_1Hz                                                                                        ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 1.491      ; 1.652      ;
; -0.028 ; clk_div:div_clk|clock_1Hz                                                                                        ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 1.491      ; 1.652      ;
; -0.028 ; clk_div:div_clk|clock_1Hz                                                                                        ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 1.491      ; 1.652      ;
; 0.184  ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                                                        ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.281  ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                        ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.247      ; 0.632      ;
; 0.290  ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                                                        ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.247      ; 0.641      ;
; 0.337  ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                        ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.232      ; 0.673      ;
; 0.382  ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                        ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.247      ; 0.733      ;
; 0.394  ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                           ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.247      ; 0.745      ;
; 0.404  ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                                                        ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.247      ; 0.755      ;
; 0.496  ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                        ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.039      ; 0.619      ;
; 0.635  ; clk_div:div_clk|clock_1Hz                                                                                        ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; -0.500       ; 1.506      ; 1.850      ;
; 0.665  ; clk_div:div_clk|clock_1Hz                                                                                        ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; -0.500       ; 1.491      ; 1.865      ;
; 0.665  ; clk_div:div_clk|clock_1Hz                                                                                        ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; -0.500       ; 1.491      ; 1.865      ;
; 0.665  ; clk_div:div_clk|clock_1Hz                                                                                        ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; -0.500       ; 1.491      ; 1.865      ;
; 0.665  ; clk_div:div_clk|clock_1Hz                                                                                        ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; -0.500       ; 1.491      ; 1.865      ;
; 0.665  ; clk_div:div_clk|clock_1Hz                                                                                        ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; -0.500       ; 1.491      ; 1.865      ;
; 0.716  ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                        ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.024      ; 0.824      ;
; 0.853  ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                        ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.054      ; 0.991      ;
; 0.905  ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                                                        ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.054      ; 1.043      ;
; 0.938  ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                                                        ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.039      ; 1.061      ;
; 0.942  ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                                                        ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.039      ; 1.065      ;
; 0.950  ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.039      ; 1.073      ;
; 1.044  ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                                                        ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.054      ; 1.182      ;
; 1.053  ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                        ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.039      ; 1.176      ;
; 1.079  ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                                                        ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.039      ; 1.202      ;
; 1.099  ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                                                        ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.039      ; 1.222      ;
; 1.108  ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.039      ; 1.231      ;
; 1.151  ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.038      ; 1.273      ;
; 1.183  ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                                                        ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.039      ; 1.306      ;
; 1.218  ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                        ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.039      ; 1.341      ;
; 1.268  ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.028      ; 1.380      ;
; 1.272  ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.039      ; 1.395      ;
; 1.280  ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                        ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.054      ; 1.418      ;
; 1.282  ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                        ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.039      ; 1.405      ;
; 1.313  ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.028      ; 1.425      ;
; 1.316  ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                           ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.039      ; 1.439      ;
; 1.321  ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.249      ; 1.654      ;
; 1.322  ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                                                        ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.039      ; 1.445      ;
; 1.336  ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.038      ; 1.458      ;
; 1.337  ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.036      ; 1.457      ;
; 1.346  ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                                                        ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.039      ; 1.469      ;
; 1.362  ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.028      ; 1.474      ;
; 1.387  ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                        ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.039      ; 1.510      ;
; 1.411  ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                                                        ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.039      ; 1.534      ;
; 1.413  ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.052      ; 1.549      ;
; 1.419  ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:5:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.028      ; 1.531      ;
; 1.425  ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.052      ; 1.561      ;
; 1.430  ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.039      ; 1.553      ;
; 1.446  ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.048      ; 1.578      ;
; 1.446  ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.048      ; 1.578      ;
; 1.462  ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.041      ; 1.587      ;
; 1.494  ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.038      ; 1.616      ;
; 1.504  ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:3:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:3:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.028      ; 1.616      ;
; 1.506  ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.249      ; 1.839      ;
; 1.507  ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.247      ; 1.838      ;
; 1.518  ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.050      ; 1.652      ;
; 1.519  ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.050      ; 1.653      ;
; 1.530  ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q                                   ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.027      ; 1.641      ;
; 1.543  ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.041      ; 1.668      ;
; 1.544  ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_10Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; -0.082     ; 1.566      ;
; 1.547  ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:3:dff|int_q                                              ; clk_div:div_clk|clock_10Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; -0.082     ; 1.569      ;
; 1.563  ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                        ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.039      ; 1.686      ;
; 1.563  ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_10Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; -0.085     ; 1.582      ;
; 1.570  ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:3:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.039      ; 1.693      ;
; 1.571  ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.052      ; 1.707      ;
; 1.573  ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.041      ; 1.698      ;
; 1.573  ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.041      ; 1.698      ;
; 1.573  ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.041      ; 1.698      ;
; 1.574  ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.041      ; 1.699      ;
; 1.574  ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                                      ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.041      ; 1.699      ;
; 1.580  ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:2:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.030      ; 1.694      ;
; 1.583  ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.052      ; 1.719      ;
; 1.585  ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:3:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:3:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.028      ; 1.697      ;
; 1.590  ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:6:dff|int_q                                              ; clk_div:div_clk|clock_10Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; -0.066     ; 1.628      ;
; 1.602  ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.030      ; 1.716      ;
; 1.604  ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:5:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.027      ; 1.715      ;
; 1.604  ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.048      ; 1.736      ;
; 1.604  ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.048      ; 1.736      ;
; 1.606  ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.048      ; 1.738      ;
; 1.632  ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ; clk_div:div_clk|clock_10Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; -0.066     ; 1.670      ;
; 1.635  ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.048      ; 1.767      ;
; 1.635  ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.028      ; 1.747      ;
; 1.636  ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.050      ; 1.770      ;
; 1.639  ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:3:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.041      ; 1.764      ;
; 1.641  ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:5:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.245      ; 1.970      ;
; 1.647  ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.041      ; 1.772      ;
; 1.648  ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.039      ; 1.771      ;
; 1.666  ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.029      ; 1.779      ;
; 1.676  ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.050      ; 1.810      ;
; 1.677  ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.050      ; 1.811      ;
; 1.679  ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.038      ; 1.801      ;
; 1.680  ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.036      ; 1.800      ;
; 1.681  ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:6:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:6:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.028      ; 1.793      ;
; 1.684  ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.028      ; 1.796      ;
; 1.685  ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q                                ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:5:dff|int_q                                              ; clk_div:div_clk|clock_1Hz  ; clk_div:div_clk|clock_1Hz ; 0.000        ; 0.028      ; 1.797      ;
; 1.691  ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_msb|int_q                                                 ; clk_div:div_clk|clock_10Hz ; clk_div:div_clk|clock_1Hz ; 0.000        ; -0.069     ; 1.726      ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_div:div_clk|clock_10Hz_int'                                                                                                                      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.181 ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.193 ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.042      ; 0.319      ;
; 0.198 ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.042      ; 0.325      ;
; 0.201 ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.042      ; 0.327      ;
; 0.297 ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.042      ; 0.423      ;
; 0.324 ; clk_div:div_clk|count_1hz[1]  ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.042      ; 0.450      ;
; 0.327 ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|clock_1Hz_int ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.042      ; 0.453      ;
; 0.339 ; clk_div:div_clk|count_1hz[2]  ; clk_div:div_clk|count_1hz[0]  ; clk_div:div_clk|clock_10Hz_int ; clk_div:div_clk|clock_10Hz_int ; 0.000        ; 0.042      ; 0.465      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'swapButton'                                                                                                             ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.206 ; DispController:displayOutput|swap ; DispController:displayOutput|swap ; swapButton   ; swapButton  ; 0.000        ; 0.024      ; 0.314      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_div:div_clk|clock_10Hz'                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                                                          ; Launch Clock              ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------+--------------+------------+------------+
; 0.273 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.236      ; 0.633      ;
; 0.424 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.236      ; 0.784      ;
; 0.487 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.263      ; 0.874      ;
; 0.508 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.254      ; 0.886      ;
; 0.518 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.236      ; 0.878      ;
; 0.540 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.236      ; 0.900      ;
; 0.562 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.252      ; 0.938      ;
; 0.563 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.252      ; 0.939      ;
; 0.621 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.235      ; 0.980      ;
; 0.652 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.265      ; 1.041      ;
; 0.656 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.235      ; 1.015      ;
; 0.680 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.265      ; 1.069      ;
; 0.689 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.252      ; 1.065      ;
; 0.713 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.252      ; 1.089      ;
; 0.738 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.235      ; 1.097      ;
; 0.758 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.235      ; 1.117      ;
; 0.772 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.235      ; 1.131      ;
; 0.776 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.247      ; 1.147      ;
; 0.783 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.254      ; 1.161      ;
; 0.797 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.236      ; 1.157      ;
; 0.808 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.235      ; 1.167      ;
; 0.819 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.236      ; 1.179      ;
; 0.889 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.235      ; 1.248      ;
; 0.909 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.256      ; 1.289      ;
; 0.909 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.235      ; 1.268      ;
; 0.912 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.263      ; 1.299      ;
; 0.923 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.263      ; 1.310      ;
; 0.926 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.256      ; 1.306      ;
; 0.939 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.250      ; 1.313      ;
; 0.954 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.222      ; 1.300      ;
; 0.963 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.250      ; 1.337      ;
; 0.970 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.263      ; 1.357      ;
; 0.982 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.236      ; 1.342      ;
; 0.990 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.250      ; 1.364      ;
; 0.993 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.250      ; 1.367      ;
; 1.004 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.261      ; 1.389      ;
; 1.009 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.254      ; 1.387      ;
; 1.046 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.220      ; 1.390      ;
; 1.055 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.234      ; 1.413      ;
; 1.057 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.254      ; 1.435      ;
; 1.097 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.193      ; 1.414      ;
; 1.097 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.263      ; 1.484      ;
; 1.098 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.261      ; 1.483      ;
; 1.101 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.250      ; 1.475      ;
; 1.109 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.252      ; 1.485      ;
; 1.111 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.248      ; 1.483      ;
; 1.136 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.254      ; 1.514      ;
; 1.139 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.222      ; 1.485      ;
; 1.140 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.220      ; 1.484      ;
; 1.142 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.254      ; 1.520      ;
; 1.151 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.211      ; 1.486      ;
; 1.156 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.051      ; 1.331      ;
; 1.157 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.250      ; 1.531      ;
; 1.162 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.261      ; 1.547      ;
; 1.180 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.234      ; 1.538      ;
; 1.196 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.234      ; 1.554      ;
; 1.198 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.039      ; 1.361      ;
; 1.200 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.254      ; 1.578      ;
; 1.204 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.220      ; 1.548      ;
; 1.206 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.234      ; 1.564      ;
; 1.219 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.263      ; 1.606      ;
; 1.222 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.193      ; 1.539      ;
; 1.238 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.193      ; 1.555      ;
; 1.246 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.248      ; 1.618      ;
; 1.248 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.193      ; 1.565      ;
; 1.258 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.250      ; 1.632      ;
; 1.258 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.233      ; 1.615      ;
; 1.274 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.250      ; 1.648      ;
; 1.298 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.236      ; 1.658      ;
; 1.300 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.192      ; 1.616      ;
; 1.305 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.250      ; 1.679      ;
; 1.306 ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.254      ; 1.684      ;
; 1.324 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.263      ; 1.711      ;
; 1.334 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.039      ; 1.497      ;
; 1.339 ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.063      ; 1.526      ;
; 1.347 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.209      ; 1.680      ;
; 1.361 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.236      ; 1.721      ;
; 1.367 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.250      ; 1.741      ;
; 1.370 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.233      ; 1.727      ;
; 1.384 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.252      ; 1.760      ;
; 1.386 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.250      ; 1.760      ;
; 1.398 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.233      ; 1.755      ;
; 1.409 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.209      ; 1.742      ;
; 1.412 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:5:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.192      ; 1.728      ;
; 1.413 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.233      ; 1.770      ;
; 1.416 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.250      ; 1.790      ;
; 1.416 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.233      ; 1.773      ;
; 1.426 ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.211      ; 1.761      ;
; 1.428 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:3:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.209      ; 1.761      ;
; 1.440 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.192      ; 1.756      ;
; 1.447 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.247      ; 1.818      ;
; 1.455 ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:4:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.192      ; 1.771      ;
; 1.457 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.254      ; 1.835      ;
; 1.457 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.250      ; 1.831      ;
; 1.458 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.209      ; 1.791      ;
; 1.458 ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.192      ; 1.774      ;
; 1.459 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:6:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.234      ; 1.817      ;
; 1.475 ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_msb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.234      ; 1.833      ;
; 1.476 ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q    ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.246      ; 1.846      ;
; 1.483 ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:1:dff|int_q ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:div_clk|clock_1Hz ; clk_div:div_clk|clock_10Hz ; 0.000        ; 0.248      ; 1.855      ;
+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GClock'                                                               ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GClock ; Rise       ; GClock                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; clk_div:div_clk|clock_10Hz     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; clk_div:div_clk|clock_1Hz      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; clk_div:div_clk|clock_1Mhz_int ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[4]  ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:div_clk|clock_1Mhz_int ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[0]  ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[1]  ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[2]  ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[3]  ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[4]  ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:div_clk|clock_10Hz     ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; clk_div:div_clk|clock_1Hz      ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; div_clk|clock_1Mhz_int|clk     ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; div_clk|count_1Mhz[0]|clk      ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; div_clk|count_1Mhz[1]|clk      ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; div_clk|count_1Mhz[2]|clk      ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; div_clk|count_1Mhz[3]|clk      ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; div_clk|count_1Mhz[4]|clk      ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; div_clk|clock_10Hz|clk         ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; div_clk|clock_1Hz|clk          ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|o                 ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]   ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~input|i                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|i                 ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; clk_div:div_clk|clock_10Hz     ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; clk_div:div_clk|clock_1Hz      ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; clk_div:div_clk|clock_1Mhz_int ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[0]  ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[1]  ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[2]  ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[3]  ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; clk_div:div_clk|count_1Mhz[4]  ;
; 0.866  ; 0.866        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]   ;
; 0.866  ; 0.866        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~inputclkctrl|outclk     ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~input|o                 ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; div_clk|clock_10Hz|clk         ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; div_clk|clock_1Hz|clk          ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; div_clk|count_1Mhz[0]|clk      ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; div_clk|count_1Mhz[1]|clk      ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; div_clk|count_1Mhz[2]|clk      ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; div_clk|count_1Mhz[3]|clk      ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; div_clk|count_1Mhz[4]|clk      ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; div_clk|clock_1Mhz_int|clk     ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'swapButton'                                                                  ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; swapButton ; Rise       ; swapButton                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; swapButton ; Fall       ; DispController:displayOutput|swap ;
; -0.130 ; 0.086        ; 0.216          ; High Pulse Width ; swapButton ; Fall       ; DispController:displayOutput|swap ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; displayOutput|swap|clk            ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; swapButton~input|o                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; swapButton~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; swapButton~input|i                ;
; 0.728  ; 0.912        ; 0.184          ; Low Pulse Width  ; swapButton ; Fall       ; DispController:displayOutput|swap ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; swapButton~input|o                ;
; 0.907  ; 0.907        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; displayOutput|swap|clk            ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_1Hz'                                                                                                                                                              ;
+--------+--------------+----------------+-----------------+---------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                     ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+-----------------+---------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_msb|int_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb|int_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_msb|int_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_msb|int_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_msb|int_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_msb|int_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_msb|int_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_msb|int_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; uniShiftReg:PC|enARdFF_2:\gen:3:dff|int_q                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; uniShiftReg:PC|enARdFF_2:\gen:4:dff|int_q                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; uniShiftReg:PC|enARdFF_2:\gen:5:dff|int_q                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div:div_clk|clock_1Hz ; Rise       ; uniShiftReg:PC|enARdFF_2:dff_msb|int_q                                                                                         ;
; 0.211  ; 0.441        ; 0.230          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.247  ; 0.431        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; uniShiftReg:PC|enARdFF_2:\gen:6:dff|int_q                                                                                      ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_msb|int_q                                                 ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff|int_q                                              ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff|int_q                                              ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:6:dff|int_q                                              ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb|int_q                                                 ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:3:dff|int_q                                              ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:4:dff|int_q                                              ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_lsb|int_q                                                 ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_msb|int_q                                                 ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_div:div_clk|clock_1Hz ; Rise       ; registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff|int_q                                              ;
+--------+--------------+----------------+-----------------+---------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_100Khz_int'                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|clock_10Khz_int           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[2]            ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|clock_10Khz_int           ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[0]            ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[1]            ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[2]            ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|clock_10Khz_int           ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[0]            ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[1]            ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; clk_div:div_clk|count_10Khz[2]            ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|clock_10Khz_int|clk               ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|count_10Khz[0]|clk                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|count_10Khz[1]|clk                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|count_10Khz[2]|clk                ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|clock_100Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|clock_100Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|clock_100Khz_int|q                ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|clock_100Khz_int~clkctrl|outclk   ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|clock_10Khz_int|clk               ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|count_10Khz[0]|clk                ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|count_10Khz[1]|clk                ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100Khz_int ; Rise       ; div_clk|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_100hz_int'                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|clock_10Hz_int           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[2]            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|clock_10Hz_int           ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[0]            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[1]            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[2]            ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|clock_10Hz_int           ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[0]            ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[1]            ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; clk_div:div_clk|count_10hz[2]            ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|clock_10Hz_int|clk               ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|count_10hz[0]|clk                ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|count_10hz[1]|clk                ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|count_10hz[2]|clk                ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|clock_100hz_int~clkctrl|inclk[0] ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|clock_100hz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|clock_100hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|clock_100hz_int|q                ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|clock_100hz_int~clkctrl|inclk[0] ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|clock_100hz_int~clkctrl|outclk   ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|clock_10Hz_int|clk               ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|count_10hz[0]|clk                ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|count_10hz[1]|clk                ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_100hz_int ; Rise       ; div_clk|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_10Hz'                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.214  ; 0.444        ; 0.230          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.214  ; 0.444        ; 0.230          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.214  ; 0.444        ; 0.230          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.215  ; 0.445        ; 0.230          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.319  ; 0.549        ; 0.230          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.324  ; 0.554        ; 0.230          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.325  ; 0.555        ; 0.230          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.325  ; 0.555        ; 0.230          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; dataMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                    ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; dataMem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                    ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; div_clk|clock_10Hz~clkctrl|inclk[0]                                                                              ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; div_clk|clock_10Hz~clkctrl|outclk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; div_clk|clock_10Hz|q                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz ; Rise       ; div_clk|clock_10Hz|q                                                                                             ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; div_clk|clock_10Hz~clkctrl|inclk[0]                                                                              ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; div_clk|clock_10Hz~clkctrl|outclk                                                                                ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; dataMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                    ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz ; Rise       ; dataMem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                    ;
+--------+--------------+----------------+------------------+----------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_10Hz_int'                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|clock_1Hz_int           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[2]            ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|clock_1Hz_int           ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[0]            ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[1]            ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[2]            ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|clock_1Hz_int           ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[0]            ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[1]            ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; clk_div:div_clk|count_1hz[2]            ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|clock_1Hz_int|clk               ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|count_1hz[0]|clk                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|count_1hz[1]|clk                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|count_1hz[2]|clk                ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|clock_10Hz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|clock_10Hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|clock_10Hz_int|q                ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|clock_10Hz_int~clkctrl|outclk   ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|clock_1Hz_int|clk               ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|count_1hz[0]|clk                ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|count_1hz[1]|clk                ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Hz_int ; Rise       ; div_clk|count_1hz[2]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_10Khz_int'                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|clock_1Khz_int           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[2]            ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|clock_1Khz_int           ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[0]            ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[1]            ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[2]            ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|clock_1Khz_int           ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[0]            ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[1]            ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; clk_div:div_clk|count_1Khz[2]            ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|clock_1Khz_int|clk               ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|count_1Khz[0]|clk                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|count_1Khz[1]|clk                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|count_1Khz[2]|clk                ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|clock_10Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|clock_10Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|clock_10Khz_int|q                ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|clock_10Khz_int~clkctrl|outclk   ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|clock_1Khz_int|clk               ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|count_1Khz[0]|clk                ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|count_1Khz[1]|clk                ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_10Khz_int ; Rise       ; div_clk|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_1Khz_int'                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|clock_100hz_int         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[2]          ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|clock_100hz_int         ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[0]          ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[1]          ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[2]          ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|clock_100hz_int         ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[0]          ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[1]          ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; clk_div:div_clk|count_100hz[2]          ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|clock_100hz_int|clk             ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|count_100hz[0]|clk              ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|count_100hz[1]|clk              ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|count_100hz[2]|clk              ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|clock_1Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|clock_1Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|clock_1Khz_int|q                ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|clock_1Khz_int~clkctrl|outclk   ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|clock_100hz_int|clk             ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|count_100hz[0]|clk              ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|count_100hz[1]|clk              ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Khz_int ; Rise       ; div_clk|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:div_clk|clock_1Mhz_int'                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|clock_100Khz_int        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[2]         ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|clock_100Khz_int        ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[0]         ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[1]         ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[2]         ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|clock_100Khz_int        ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[0]         ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[1]         ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; clk_div:div_clk|count_100Khz[2]         ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|clock_100Khz_int|clk            ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|count_100Khz[0]|clk             ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|count_100Khz[1]|clk             ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|count_100Khz[2]|clk             ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|clock_1Mhz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|clock_1Mhz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|clock_1Mhz_int|q                ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|clock_1Mhz_int~clkctrl|outclk   ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|clock_100Khz_int|clk            ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|count_100Khz[0]|clk             ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|count_100Khz[1]|clk             ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; clk_div:div_clk|clock_1Mhz_int ; Rise       ; div_clk|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+---------------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port           ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+---------------------+----------------------------+--------+--------+------------+----------------------------+
; MuxOut[*]           ; clk_div:div_clk|clock_10Hz ; 7.296  ; 7.611  ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[0]          ; clk_div:div_clk|clock_10Hz ; 7.248  ; 7.593  ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[1]          ; clk_div:div_clk|clock_10Hz ; 6.619  ; 6.898  ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[2]          ; clk_div:div_clk|clock_10Hz ; 6.498  ; 6.758  ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[3]          ; clk_div:div_clk|clock_10Hz ; 7.296  ; 7.611  ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[4]          ; clk_div:div_clk|clock_10Hz ; 7.004  ; 7.327  ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[5]          ; clk_div:div_clk|clock_10Hz ; 6.661  ; 6.918  ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[6]          ; clk_div:div_clk|clock_10Hz ; 6.615  ; 6.872  ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[7]          ; clk_div:div_clk|clock_10Hz ; 7.045  ; 7.363  ; Rise       ; clk_div:div_clk|clock_10Hz ;
; o_display1[*]       ; clk_div:div_clk|clock_10Hz ; 8.269  ; 8.085  ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[0]      ; clk_div:div_clk|clock_10Hz ; 7.624  ; 7.737  ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[1]      ; clk_div:div_clk|clock_10Hz ; 7.807  ; 7.568  ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[2]      ; clk_div:div_clk|clock_10Hz ; 8.243  ; 7.930  ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[3]      ; clk_div:div_clk|clock_10Hz ; 8.191  ; 8.026  ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[4]      ; clk_div:div_clk|clock_10Hz ; 7.909  ; 7.938  ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[5]      ; clk_div:div_clk|clock_10Hz ; 8.059  ; 7.921  ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[6]      ; clk_div:div_clk|clock_10Hz ; 8.269  ; 8.085  ; Rise       ; clk_div:div_clk|clock_10Hz ;
; o_display2[*]       ; clk_div:div_clk|clock_10Hz ; 9.416  ; 9.199  ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[0]      ; clk_div:div_clk|clock_10Hz ; 8.112  ; 8.217  ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[1]      ; clk_div:div_clk|clock_10Hz ; 8.524  ; 8.202  ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[2]      ; clk_div:div_clk|clock_10Hz ; 8.477  ; 8.166  ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[3]      ; clk_div:div_clk|clock_10Hz ; 8.149  ; 8.058  ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[4]      ; clk_div:div_clk|clock_10Hz ; 8.277  ; 8.301  ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[5]      ; clk_div:div_clk|clock_10Hz ; 9.416  ; 9.199  ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[6]      ; clk_div:div_clk|clock_10Hz ; 8.353  ; 8.213  ; Rise       ; clk_div:div_clk|clock_10Hz ;
; BranchOut           ; clk_div:div_clk|clock_1Hz  ; 7.684  ; 7.923  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; InstructionOut[*]   ; clk_div:div_clk|clock_1Hz  ; 6.300  ; 6.554  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[0]  ; clk_div:div_clk|clock_1Hz  ; 5.466  ; 5.561  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[1]  ; clk_div:div_clk|clock_1Hz  ; 5.425  ; 5.529  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[2]  ; clk_div:div_clk|clock_1Hz  ; 5.532  ; 5.652  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[3]  ; clk_div:div_clk|clock_1Hz  ; 5.329  ; 5.433  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[4]  ; clk_div:div_clk|clock_1Hz  ; 5.754  ; 5.921  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[5]  ; clk_div:div_clk|clock_1Hz  ; 5.845  ; 6.004  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[6]  ; clk_div:div_clk|clock_1Hz  ; 5.661  ; 5.825  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[7]  ; clk_div:div_clk|clock_1Hz  ; 5.669  ; 5.798  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[8]  ; clk_div:div_clk|clock_1Hz  ; 5.768  ; 5.913  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[9]  ; clk_div:div_clk|clock_1Hz  ; 5.821  ; 6.017  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[10] ; clk_div:div_clk|clock_1Hz  ; 5.903  ; 6.082  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[11] ; clk_div:div_clk|clock_1Hz  ; 5.483  ; 5.612  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[12] ; clk_div:div_clk|clock_1Hz  ; 5.573  ; 5.694  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[13] ; clk_div:div_clk|clock_1Hz  ; 5.890  ; 6.059  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[14] ; clk_div:div_clk|clock_1Hz  ; 5.862  ; 6.040  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[15] ; clk_div:div_clk|clock_1Hz  ; 5.748  ; 5.904  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[16] ; clk_div:div_clk|clock_1Hz  ; 5.543  ; 5.672  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[17] ; clk_div:div_clk|clock_1Hz  ; 5.826  ; 6.012  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[18] ; clk_div:div_clk|clock_1Hz  ; 6.120  ; 6.358  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[19] ; clk_div:div_clk|clock_1Hz  ; 5.519  ; 5.663  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[20] ; clk_div:div_clk|clock_1Hz  ; 6.115  ; 6.330  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[21] ; clk_div:div_clk|clock_1Hz  ; 5.881  ; 6.037  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[22] ; clk_div:div_clk|clock_1Hz  ; 5.540  ; 5.650  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[23] ; clk_div:div_clk|clock_1Hz  ; 5.909  ; 6.097  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[24] ; clk_div:div_clk|clock_1Hz  ; 6.300  ; 6.554  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[25] ; clk_div:div_clk|clock_1Hz  ; 5.537  ; 5.683  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[26] ; clk_div:div_clk|clock_1Hz  ; 5.820  ; 6.018  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[27] ; clk_div:div_clk|clock_1Hz  ; 5.962  ; 6.143  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[28] ; clk_div:div_clk|clock_1Hz  ; 5.676  ; 5.791  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[29] ; clk_div:div_clk|clock_1Hz  ; 5.604  ; 5.750  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[30] ; clk_div:div_clk|clock_1Hz  ; 5.283  ; 5.403  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[31] ; clk_div:div_clk|clock_1Hz  ; 5.797  ; 5.938  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; MemWriteOut         ; clk_div:div_clk|clock_1Hz  ; 8.585  ; 8.974  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; MuxOut[*]           ; clk_div:div_clk|clock_1Hz  ; 10.660 ; 11.015 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[0]          ; clk_div:div_clk|clock_1Hz  ; 10.660 ; 11.015 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[1]          ; clk_div:div_clk|clock_1Hz  ; 9.193  ; 9.494  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[2]          ; clk_div:div_clk|clock_1Hz  ; 9.578  ; 9.828  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[3]          ; clk_div:div_clk|clock_1Hz  ; 10.324 ; 10.650 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[4]          ; clk_div:div_clk|clock_1Hz  ; 10.062 ; 10.397 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[5]          ; clk_div:div_clk|clock_1Hz  ; 9.993  ; 10.242 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[6]          ; clk_div:div_clk|clock_1Hz  ; 9.918  ; 10.207 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[7]          ; clk_div:div_clk|clock_1Hz  ; 10.551 ; 10.871 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; RegWriteOut         ; clk_div:div_clk|clock_1Hz  ; 7.760  ; 7.954  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; ZeroOut             ; clk_div:div_clk|clock_1Hz  ; 12.071 ; 12.480 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display1[*]       ; clk_div:div_clk|clock_1Hz  ; 11.691 ; 11.507 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[0]      ; clk_div:div_clk|clock_1Hz  ; 11.046 ; 11.159 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[1]      ; clk_div:div_clk|clock_1Hz  ; 11.229 ; 10.869 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[2]      ; clk_div:div_clk|clock_1Hz  ; 11.665 ; 11.242 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[3]      ; clk_div:div_clk|clock_1Hz  ; 11.613 ; 11.448 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[4]      ; clk_div:div_clk|clock_1Hz  ; 11.257 ; 11.360 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[5]      ; clk_div:div_clk|clock_1Hz  ; 11.481 ; 11.343 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[6]      ; clk_div:div_clk|clock_1Hz  ; 11.691 ; 11.507 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display2[*]       ; clk_div:div_clk|clock_1Hz  ; 12.745 ; 12.542 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[0]      ; clk_div:div_clk|clock_1Hz  ; 11.468 ; 11.539 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[1]      ; clk_div:div_clk|clock_1Hz  ; 11.849 ; 11.710 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[2]      ; clk_div:div_clk|clock_1Hz  ; 11.547 ; 11.674 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[3]      ; clk_div:div_clk|clock_1Hz  ; 11.428 ; 11.404 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[4]      ; clk_div:div_clk|clock_1Hz  ; 11.785 ; 11.607 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[5]      ; clk_div:div_clk|clock_1Hz  ; 12.745 ; 12.542 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[6]      ; clk_div:div_clk|clock_1Hz  ; 11.680 ; 11.573 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display3[*]       ; clk_div:div_clk|clock_1Hz  ; 7.756  ; 7.642  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[0]      ; clk_div:div_clk|clock_1Hz  ; 6.676  ; 6.814  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[1]      ; clk_div:div_clk|clock_1Hz  ; 7.756  ; 7.642  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[2]      ; clk_div:div_clk|clock_1Hz  ; 6.683  ; 6.651  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[3]      ; clk_div:div_clk|clock_1Hz  ; 6.399  ; 6.301  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[4]      ; clk_div:div_clk|clock_1Hz  ; 6.372  ; 6.346  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[5]      ; clk_div:div_clk|clock_1Hz  ; 6.386  ; 6.302  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[6]      ; clk_div:div_clk|clock_1Hz  ; 6.479  ; 6.409  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display4[*]       ; clk_div:div_clk|clock_1Hz  ; 6.918  ; 7.151  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[0]      ; clk_div:div_clk|clock_1Hz  ; 6.918  ; 7.151  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[1]      ; clk_div:div_clk|clock_1Hz  ; 6.726  ; 6.607  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[2]      ; clk_div:div_clk|clock_1Hz  ; 6.578  ; 6.470  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[3]      ; clk_div:div_clk|clock_1Hz  ; 6.659  ; 6.540  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[4]      ; clk_div:div_clk|clock_1Hz  ; 6.437  ; 6.378  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[5]      ; clk_div:div_clk|clock_1Hz  ; 6.372  ; 6.326  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[6]      ; clk_div:div_clk|clock_1Hz  ; 6.444  ; 6.364  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display5[*]       ; clk_div:div_clk|clock_1Hz  ; 8.665  ; 8.512  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[0]      ; clk_div:div_clk|clock_1Hz  ; 8.037  ; 8.225  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[1]      ; clk_div:div_clk|clock_1Hz  ; 8.429  ; 8.238  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[2]      ; clk_div:div_clk|clock_1Hz  ; 8.665  ; 8.512  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[3]      ; clk_div:div_clk|clock_1Hz  ; 7.539  ; 7.464  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[4]      ; clk_div:div_clk|clock_1Hz  ; 7.534  ; 7.455  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[5]      ; clk_div:div_clk|clock_1Hz  ; 7.616  ; 7.234  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[6]      ; clk_div:div_clk|clock_1Hz  ; 7.497  ; 7.417  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display6[*]       ; clk_div:div_clk|clock_1Hz  ; 7.799  ; 7.571  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[0]      ; clk_div:div_clk|clock_1Hz  ; 6.616  ; 6.777  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[1]      ; clk_div:div_clk|clock_1Hz  ; 6.797  ; 6.637  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[2]      ; clk_div:div_clk|clock_1Hz  ; 7.238  ; 7.165  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[3]      ; clk_div:div_clk|clock_1Hz  ; 7.390  ; 7.189  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[4]      ; clk_div:div_clk|clock_1Hz  ; 7.185  ; 6.885  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[5]      ; clk_div:div_clk|clock_1Hz  ; 7.555  ; 7.306  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[6]      ; clk_div:div_clk|clock_1Hz  ; 7.799  ; 7.571  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display7[*]       ; clk_div:div_clk|clock_1Hz  ; 8.676  ; 8.512  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[0]      ; clk_div:div_clk|clock_1Hz  ; 7.738  ; 7.850  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[1]      ; clk_div:div_clk|clock_1Hz  ; 7.855  ; 7.457  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[2]      ; clk_div:div_clk|clock_1Hz  ; 7.600  ; 7.231  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[3]      ; clk_div:div_clk|clock_1Hz  ; 7.811  ; 7.703  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[4]      ; clk_div:div_clk|clock_1Hz  ; 7.344  ; 7.537  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[5]      ; clk_div:div_clk|clock_1Hz  ; 8.397  ; 8.274  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[6]      ; clk_div:div_clk|clock_1Hz  ; 8.676  ; 8.512  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display8[*]       ; clk_div:div_clk|clock_1Hz  ; 10.470 ; 9.907  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[0]      ; clk_div:div_clk|clock_1Hz  ; 9.163  ; 9.626  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[1]      ; clk_div:div_clk|clock_1Hz  ; 10.470 ; 9.907  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[2]      ; clk_div:div_clk|clock_1Hz  ; 8.553  ; 8.052  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[3]      ; clk_div:div_clk|clock_1Hz  ; 7.977  ; 7.689  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[4]      ; clk_div:div_clk|clock_1Hz  ; 7.746  ; 7.614  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[5]      ; clk_div:div_clk|clock_1Hz  ; 10.193 ; 9.753  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[6]      ; clk_div:div_clk|clock_1Hz  ; 7.673  ; 7.372  ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display1[*]       ; swapButton                 ; 7.317  ; 7.213  ; Fall       ; swapButton                 ;
;  o_display1[0]      ; swapButton                 ; 6.567  ; 6.647  ; Fall       ; swapButton                 ;
;  o_display1[1]      ; swapButton                 ; 6.932  ; 6.884  ; Fall       ; swapButton                 ;
;  o_display1[2]      ; swapButton                 ; 7.163  ; 7.023  ; Fall       ; swapButton                 ;
;  o_display1[3]      ; swapButton                 ; 7.317  ; 7.213  ; Fall       ; swapButton                 ;
;  o_display1[4]      ; swapButton                 ; 7.017  ; 6.885  ; Fall       ; swapButton                 ;
;  o_display1[5]      ; swapButton                 ; 6.978  ; 6.874  ; Fall       ; swapButton                 ;
;  o_display1[6]      ; swapButton                 ; 7.177  ; 7.028  ; Fall       ; swapButton                 ;
; o_display2[*]       ; swapButton                 ; 7.843  ; 7.676  ; Fall       ; swapButton                 ;
;  o_display2[0]      ; swapButton                 ; 6.654  ; 6.722  ; Fall       ; swapButton                 ;
;  o_display2[1]      ; swapButton                 ; 7.014  ; 6.937  ; Fall       ; swapButton                 ;
;  o_display2[2]      ; swapButton                 ; 6.971  ; 6.883  ; Fall       ; swapButton                 ;
;  o_display2[3]      ; swapButton                 ; 6.691  ; 6.686  ; Fall       ; swapButton                 ;
;  o_display2[4]      ; swapButton                 ; 6.953  ; 6.866  ; Fall       ; swapButton                 ;
;  o_display2[5]      ; swapButton                 ; 7.843  ; 7.676  ; Fall       ; swapButton                 ;
;  o_display2[6]      ; swapButton                 ; 6.781  ; 6.692  ; Fall       ; swapButton                 ;
; o_display3[*]       ; swapButton                 ; 7.930  ; 7.390  ; Fall       ; swapButton                 ;
;  o_display3[0]      ; swapButton                 ; 6.465  ; 6.950  ; Fall       ; swapButton                 ;
;  o_display3[1]      ; swapButton                 ; 7.930  ; 7.390  ; Fall       ; swapButton                 ;
;  o_display3[2]      ; swapButton                 ; 7.070  ; 6.554  ; Fall       ; swapButton                 ;
;  o_display3[3]      ; swapButton                 ; 6.687  ; 6.226  ; Fall       ; swapButton                 ;
;  o_display3[4]      ; swapButton                 ; 6.696  ; 6.233  ; Fall       ; swapButton                 ;
;  o_display3[5]      ; swapButton                 ; 6.699  ; 6.239  ; Fall       ; swapButton                 ;
;  o_display3[6]      ; swapButton                 ; 6.787  ; 6.320  ; Fall       ; swapButton                 ;
; o_display4[*]       ; swapButton                 ; 7.060  ; 7.291  ; Fall       ; swapButton                 ;
;  o_display4[0]      ; swapButton                 ; 6.757  ; 7.291  ; Fall       ; swapButton                 ;
;  o_display4[1]      ; swapButton                 ; 7.060  ; 6.544  ; Fall       ; swapButton                 ;
;  o_display4[2]      ; swapButton                 ; 6.865  ; 6.386  ; Fall       ; swapButton                 ;
;  o_display4[3]      ; swapButton                 ; 6.844  ; 6.380  ; Fall       ; swapButton                 ;
;  o_display4[4]      ; swapButton                 ; 6.685  ; 6.238  ; Fall       ; swapButton                 ;
;  o_display4[5]      ; swapButton                 ; 6.692  ; 6.244  ; Fall       ; swapButton                 ;
;  o_display4[6]      ; swapButton                 ; 6.597  ; 6.149  ; Fall       ; swapButton                 ;
; o_display5[*]       ; swapButton                 ; 6.821  ; 6.437  ; Fall       ; swapButton                 ;
;  o_display5[0]      ; swapButton                 ; 5.962  ; 6.383  ; Fall       ; swapButton                 ;
;  o_display5[1]      ; swapButton                 ; 6.585  ; 6.161  ; Fall       ; swapButton                 ;
;  o_display5[2]      ; swapButton                 ; 6.821  ; 6.437  ; Fall       ; swapButton                 ;
;  o_display5[3]      ; swapButton                 ; 5.698  ; 5.389  ; Fall       ; swapButton                 ;
;  o_display5[4]      ; swapButton                 ; 5.691  ; 5.380  ; Fall       ; swapButton                 ;
;  o_display5[5]      ; swapButton                 ; 5.700  ; 5.385  ; Fall       ; swapButton                 ;
;  o_display5[6]      ; swapButton                 ; 5.656  ; 5.345  ; Fall       ; swapButton                 ;
; o_display6[*]       ; swapButton                 ; 7.572  ; 6.998  ; Fall       ; swapButton                 ;
;  o_display6[0]      ; swapButton                 ; 6.402  ; 6.912  ; Fall       ; swapButton                 ;
;  o_display6[1]      ; swapButton                 ; 6.944  ; 6.435  ; Fall       ; swapButton                 ;
;  o_display6[2]      ; swapButton                 ; 7.391  ; 6.853  ; Fall       ; swapButton                 ;
;  o_display6[3]      ; swapButton                 ; 7.397  ; 6.874  ; Fall       ; swapButton                 ;
;  o_display6[4]      ; swapButton                 ; 7.311  ; 6.778  ; Fall       ; swapButton                 ;
;  o_display6[5]      ; swapButton                 ; 7.572  ; 6.998  ; Fall       ; swapButton                 ;
;  o_display6[6]      ; swapButton                 ; 5.710  ; 5.385  ; Fall       ; swapButton                 ;
; o_display7[*]       ; swapButton                 ; 6.221  ; 5.909  ; Fall       ; swapButton                 ;
;  o_display7[0]      ; swapButton                 ; 5.127  ; 5.410  ; Fall       ; swapButton                 ;
;  o_display7[1]      ; swapButton                 ; 5.328  ; 5.043  ; Fall       ; swapButton                 ;
;  o_display7[2]      ; swapButton                 ; 5.130  ; 4.875  ; Fall       ; swapButton                 ;
;  o_display7[3]      ; swapButton                 ; 5.349  ; 5.069  ; Fall       ; swapButton                 ;
;  o_display7[4]      ; swapButton                 ; 5.171  ; 4.907  ; Fall       ; swapButton                 ;
;  o_display7[5]      ; swapButton                 ; 5.870  ; 5.595  ; Fall       ; swapButton                 ;
;  o_display7[6]      ; swapButton                 ; 6.221  ; 5.909  ; Fall       ; swapButton                 ;
; o_display8[*]       ; swapButton                 ; 10.189 ; 9.671  ; Fall       ; swapButton                 ;
;  o_display8[0]      ; swapButton                 ; 8.841  ; 9.671  ; Fall       ; swapButton                 ;
;  o_display8[1]      ; swapButton                 ; 10.189 ; 9.436  ; Fall       ; swapButton                 ;
;  o_display8[2]      ; swapButton                 ; 8.219  ; 7.552  ; Fall       ; swapButton                 ;
;  o_display8[3]      ; swapButton                 ; 7.473  ; 6.918  ; Fall       ; swapButton                 ;
;  o_display8[4]      ; swapButton                 ; 5.998  ; 5.626  ; Fall       ; swapButton                 ;
;  o_display8[5]      ; swapButton                 ; 7.272  ; 6.843  ; Fall       ; swapButton                 ;
;  o_display8[6]      ; swapButton                 ; 7.705  ; 7.089  ; Fall       ; swapButton                 ;
+---------------------+----------------------------+--------+--------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+---------------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port           ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+---------------------+----------------------------+-------+-------+------------+----------------------------+
; MuxOut[*]           ; clk_div:div_clk|clock_10Hz ; 6.221 ; 6.470 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[0]          ; clk_div:div_clk|clock_10Hz ; 6.932 ; 7.254 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[1]          ; clk_div:div_clk|clock_10Hz ; 6.328 ; 6.590 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[2]          ; clk_div:div_clk|clock_10Hz ; 6.221 ; 6.470 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[3]          ; clk_div:div_clk|clock_10Hz ; 6.986 ; 7.291 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[4]          ; clk_div:div_clk|clock_10Hz ; 6.704 ; 7.016 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[5]          ; clk_div:div_clk|clock_10Hz ; 6.375 ; 6.623 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[6]          ; clk_div:div_clk|clock_10Hz ; 6.332 ; 6.580 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[7]          ; clk_div:div_clk|clock_10Hz ; 6.744 ; 7.052 ; Rise       ; clk_div:div_clk|clock_10Hz ;
; o_display1[*]       ; clk_div:div_clk|clock_10Hz ; 6.618 ; 6.702 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[0]      ; clk_div:div_clk|clock_10Hz ; 6.618 ; 6.702 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[1]      ; clk_div:div_clk|clock_10Hz ; 6.804 ; 6.712 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[2]      ; clk_div:div_clk|clock_10Hz ; 7.189 ; 7.047 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[3]      ; clk_div:div_clk|clock_10Hz ; 7.179 ; 7.033 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[4]      ; clk_div:div_clk|clock_10Hz ; 7.059 ; 6.922 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[5]      ; clk_div:div_clk|clock_10Hz ; 7.214 ; 6.904 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[6]      ; clk_div:div_clk|clock_10Hz ; 7.216 ; 7.061 ; Rise       ; clk_div:div_clk|clock_10Hz ;
; o_display2[*]       ; clk_div:div_clk|clock_10Hz ; 6.830 ; 6.766 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[0]      ; clk_div:div_clk|clock_10Hz ; 6.830 ; 6.911 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[1]      ; clk_div:div_clk|clock_10Hz ; 7.206 ; 7.083 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[2]      ; clk_div:div_clk|clock_10Hz ; 7.169 ; 7.047 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[3]      ; clk_div:div_clk|clock_10Hz ; 6.848 ; 6.766 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[4]      ; clk_div:div_clk|clock_10Hz ; 7.145 ; 6.998 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[5]      ; clk_div:div_clk|clock_10Hz ; 8.107 ; 7.897 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[6]      ; clk_div:div_clk|clock_10Hz ; 7.051 ; 6.931 ; Rise       ; clk_div:div_clk|clock_10Hz ;
; BranchOut           ; clk_div:div_clk|clock_1Hz  ; 6.869 ; 7.203 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; InstructionOut[*]   ; clk_div:div_clk|clock_1Hz  ; 5.041 ; 5.156 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[0]  ; clk_div:div_clk|clock_1Hz  ; 5.219 ; 5.311 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[1]  ; clk_div:div_clk|clock_1Hz  ; 5.178 ; 5.278 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[2]  ; clk_div:div_clk|clock_1Hz  ; 5.283 ; 5.398 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[3]  ; clk_div:div_clk|clock_1Hz  ; 5.087 ; 5.187 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[4]  ; clk_div:div_clk|clock_1Hz  ; 5.494 ; 5.654 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[5]  ; clk_div:div_clk|clock_1Hz  ; 5.584 ; 5.737 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[6]  ; clk_div:div_clk|clock_1Hz  ; 5.405 ; 5.562 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[7]  ; clk_div:div_clk|clock_1Hz  ; 5.413 ; 5.537 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[8]  ; clk_div:div_clk|clock_1Hz  ; 5.509 ; 5.649 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[9]  ; clk_div:div_clk|clock_1Hz  ; 5.557 ; 5.746 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[10] ; clk_div:div_clk|clock_1Hz  ; 5.637 ; 5.809 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[11] ; clk_div:div_clk|clock_1Hz  ; 5.234 ; 5.358 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[12] ; clk_div:div_clk|clock_1Hz  ; 5.322 ; 5.439 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[13] ; clk_div:div_clk|clock_1Hz  ; 5.627 ; 5.789 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[14] ; clk_div:div_clk|clock_1Hz  ; 5.598 ; 5.768 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[15] ; clk_div:div_clk|clock_1Hz  ; 5.489 ; 5.639 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[16] ; clk_div:div_clk|clock_1Hz  ; 5.293 ; 5.417 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[17] ; clk_div:div_clk|clock_1Hz  ; 5.563 ; 5.742 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[18] ; clk_div:div_clk|clock_1Hz  ; 5.845 ; 6.074 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[19] ; clk_div:div_clk|clock_1Hz  ; 5.268 ; 5.406 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[20] ; clk_div:div_clk|clock_1Hz  ; 5.840 ; 6.047 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[21] ; clk_div:div_clk|clock_1Hz  ; 5.618 ; 5.768 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[22] ; clk_div:div_clk|clock_1Hz  ; 5.291 ; 5.397 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[23] ; clk_div:div_clk|clock_1Hz  ; 5.643 ; 5.823 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[24] ; clk_div:div_clk|clock_1Hz  ; 6.023 ; 6.267 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[25] ; clk_div:div_clk|clock_1Hz  ; 5.289 ; 5.431 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[26] ; clk_div:div_clk|clock_1Hz  ; 5.561 ; 5.752 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[27] ; clk_div:div_clk|clock_1Hz  ; 5.695 ; 5.869 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[28] ; clk_div:div_clk|clock_1Hz  ; 5.420 ; 5.529 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[29] ; clk_div:div_clk|clock_1Hz  ; 5.352 ; 5.492 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[30] ; clk_div:div_clk|clock_1Hz  ; 5.041 ; 5.156 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[31] ; clk_div:div_clk|clock_1Hz  ; 5.538 ; 5.673 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; MemWriteOut         ; clk_div:div_clk|clock_1Hz  ; 7.659 ; 8.113 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; MuxOut[*]           ; clk_div:div_clk|clock_1Hz  ; 5.000 ; 5.207 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[0]          ; clk_div:div_clk|clock_1Hz  ; 5.485 ; 5.766 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[1]          ; clk_div:div_clk|clock_1Hz  ; 5.000 ; 5.207 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[2]          ; clk_div:div_clk|clock_1Hz  ; 5.090 ; 5.370 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[3]          ; clk_div:div_clk|clock_1Hz  ; 5.603 ; 5.906 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[4]          ; clk_div:div_clk|clock_1Hz  ; 5.624 ; 5.973 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[5]          ; clk_div:div_clk|clock_1Hz  ; 5.341 ; 5.590 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[6]          ; clk_div:div_clk|clock_1Hz  ; 5.161 ; 5.422 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[7]          ; clk_div:div_clk|clock_1Hz  ; 5.532 ; 5.823 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; RegWriteOut         ; clk_div:div_clk|clock_1Hz  ; 6.855 ; 7.107 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; ZeroOut             ; clk_div:div_clk|clock_1Hz  ; 7.575 ; 7.973 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display1[*]       ; clk_div:div_clk|clock_1Hz  ; 5.487 ; 5.571 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[0]      ; clk_div:div_clk|clock_1Hz  ; 5.487 ; 5.571 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[1]      ; clk_div:div_clk|clock_1Hz  ; 5.673 ; 5.581 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[2]      ; clk_div:div_clk|clock_1Hz  ; 6.058 ; 5.916 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[3]      ; clk_div:div_clk|clock_1Hz  ; 6.048 ; 5.902 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[4]      ; clk_div:div_clk|clock_1Hz  ; 5.928 ; 5.785 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[5]      ; clk_div:div_clk|clock_1Hz  ; 5.896 ; 5.773 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[6]      ; clk_div:div_clk|clock_1Hz  ; 6.085 ; 5.930 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display2[*]       ; clk_div:div_clk|clock_1Hz  ; 5.672 ; 5.595 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[0]      ; clk_div:div_clk|clock_1Hz  ; 5.672 ; 5.740 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[1]      ; clk_div:div_clk|clock_1Hz  ; 6.035 ; 5.916 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[2]      ; clk_div:div_clk|clock_1Hz  ; 6.025 ; 5.876 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[3]      ; clk_div:div_clk|clock_1Hz  ; 5.687 ; 5.595 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[4]      ; clk_div:div_clk|clock_1Hz  ; 5.974 ; 5.827 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[5]      ; clk_div:div_clk|clock_1Hz  ; 6.903 ; 6.726 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[6]      ; clk_div:div_clk|clock_1Hz  ; 5.843 ; 5.753 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display3[*]       ; clk_div:div_clk|clock_1Hz  ; 5.759 ; 5.696 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[0]      ; clk_div:div_clk|clock_1Hz  ; 6.013 ; 6.110 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[1]      ; clk_div:div_clk|clock_1Hz  ; 7.086 ; 6.936 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[2]      ; clk_div:div_clk|clock_1Hz  ; 6.108 ; 5.995 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[3]      ; clk_div:div_clk|clock_1Hz  ; 5.759 ; 5.697 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[4]      ; clk_div:div_clk|clock_1Hz  ; 5.759 ; 5.696 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[5]      ; clk_div:div_clk|clock_1Hz  ; 5.861 ; 5.696 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[6]      ; clk_div:div_clk|clock_1Hz  ; 5.834 ; 5.768 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display4[*]       ; clk_div:div_clk|clock_1Hz  ; 5.857 ; 5.784 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[0]      ; clk_div:div_clk|clock_1Hz  ; 6.362 ; 6.534 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[1]      ; clk_div:div_clk|clock_1Hz  ; 6.201 ; 6.052 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[2]      ; clk_div:div_clk|clock_1Hz  ; 6.029 ; 5.986 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[3]      ; clk_div:div_clk|clock_1Hz  ; 6.122 ; 6.008 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[4]      ; clk_div:div_clk|clock_1Hz  ; 5.981 ; 5.838 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[5]      ; clk_div:div_clk|clock_1Hz  ; 5.857 ; 5.784 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[6]      ; clk_div:div_clk|clock_1Hz  ; 5.916 ; 5.821 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display5[*]       ; clk_div:div_clk|clock_1Hz  ; 6.036 ; 5.970 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[0]      ; clk_div:div_clk|clock_1Hz  ; 6.565 ; 6.741 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[1]      ; clk_div:div_clk|clock_1Hz  ; 6.934 ; 6.763 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[2]      ; clk_div:div_clk|clock_1Hz  ; 7.199 ; 7.062 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[3]      ; clk_div:div_clk|clock_1Hz  ; 6.076 ; 6.016 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[4]      ; clk_div:div_clk|clock_1Hz  ; 6.078 ; 6.004 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[5]      ; clk_div:div_clk|clock_1Hz  ; 6.150 ; 6.067 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[6]      ; clk_div:div_clk|clock_1Hz  ; 6.036 ; 5.970 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display6[*]       ; clk_div:div_clk|clock_1Hz  ; 5.840 ; 5.865 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[0]      ; clk_div:div_clk|clock_1Hz  ; 5.840 ; 5.985 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[1]      ; clk_div:div_clk|clock_1Hz  ; 6.006 ; 5.865 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[2]      ; clk_div:div_clk|clock_1Hz  ; 6.553 ; 6.445 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[3]      ; clk_div:div_clk|clock_1Hz  ; 6.573 ; 6.392 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[4]      ; clk_div:div_clk|clock_1Hz  ; 6.369 ; 6.204 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[5]      ; clk_div:div_clk|clock_1Hz  ; 6.732 ; 6.505 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[6]      ; clk_div:div_clk|clock_1Hz  ; 6.964 ; 6.758 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display7[*]       ; clk_div:div_clk|clock_1Hz  ; 6.170 ; 6.126 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[0]      ; clk_div:div_clk|clock_1Hz  ; 6.334 ; 6.437 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[1]      ; clk_div:div_clk|clock_1Hz  ; 6.427 ; 6.312 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[2]      ; clk_div:div_clk|clock_1Hz  ; 6.170 ; 6.248 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[3]      ; clk_div:div_clk|clock_1Hz  ; 6.377 ; 6.277 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[4]      ; clk_div:div_clk|clock_1Hz  ; 6.384 ; 6.126 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[5]      ; clk_div:div_clk|clock_1Hz  ; 6.984 ; 6.875 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[6]      ; clk_div:div_clk|clock_1Hz  ; 7.252 ; 7.119 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display8[*]       ; clk_div:div_clk|clock_1Hz  ; 6.842 ; 6.578 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[0]      ; clk_div:div_clk|clock_1Hz  ; 8.290 ; 8.768 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[1]      ; clk_div:div_clk|clock_1Hz  ; 9.573 ; 9.127 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[2]      ; clk_div:div_clk|clock_1Hz  ; 7.676 ; 7.308 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[3]      ; clk_div:div_clk|clock_1Hz  ; 7.153 ; 6.858 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[4]      ; clk_div:div_clk|clock_1Hz  ; 7.009 ; 6.772 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[5]      ; clk_div:div_clk|clock_1Hz  ; 9.344 ; 8.868 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[6]      ; clk_div:div_clk|clock_1Hz  ; 6.842 ; 6.578 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display1[*]       ; swapButton                 ; 5.979 ; 6.037 ; Fall       ; swapButton                 ;
;  o_display1[0]      ; swapButton                 ; 5.979 ; 6.037 ; Fall       ; swapButton                 ;
;  o_display1[1]      ; swapButton                 ; 6.327 ; 6.220 ; Fall       ; swapButton                 ;
;  o_display1[2]      ; swapButton                 ; 6.534 ; 6.418 ; Fall       ; swapButton                 ;
;  o_display1[3]      ; swapButton                 ; 6.698 ; 6.537 ; Fall       ; swapButton                 ;
;  o_display1[4]      ; swapButton                 ; 6.393 ; 6.284 ; Fall       ; swapButton                 ;
;  o_display1[5]      ; swapButton                 ; 6.355 ; 6.274 ; Fall       ; swapButton                 ;
;  o_display1[6]      ; swapButton                 ; 6.546 ; 6.422 ; Fall       ; swapButton                 ;
; o_display2[*]       ; swapButton                 ; 6.054 ; 6.045 ; Fall       ; swapButton                 ;
;  o_display2[0]      ; swapButton                 ; 6.054 ; 6.104 ; Fall       ; swapButton                 ;
;  o_display2[1]      ; swapButton                 ; 6.419 ; 6.285 ; Fall       ; swapButton                 ;
;  o_display2[2]      ; swapButton                 ; 6.378 ; 6.233 ; Fall       ; swapButton                 ;
;  o_display2[3]      ; swapButton                 ; 6.145 ; 6.045 ; Fall       ; swapButton                 ;
;  o_display2[4]      ; swapButton                 ; 6.362 ; 6.218 ; Fall       ; swapButton                 ;
;  o_display2[5]      ; swapButton                 ; 7.219 ; 7.071 ; Fall       ; swapButton                 ;
;  o_display2[6]      ; swapButton                 ; 6.159 ; 6.090 ; Fall       ; swapButton                 ;
; o_display3[*]       ; swapButton                 ; 6.241 ; 6.014 ; Fall       ; swapButton                 ;
;  o_display3[0]      ; swapButton                 ; 6.241 ; 6.708 ; Fall       ; swapButton                 ;
;  o_display3[1]      ; swapButton                 ; 7.687 ; 7.167 ; Fall       ; swapButton                 ;
;  o_display3[2]      ; swapButton                 ; 6.823 ; 6.328 ; Fall       ; swapButton                 ;
;  o_display3[3]      ; swapButton                 ; 6.457 ; 6.014 ; Fall       ; swapButton                 ;
;  o_display3[4]      ; swapButton                 ; 6.465 ; 6.021 ; Fall       ; swapButton                 ;
;  o_display3[5]      ; swapButton                 ; 6.467 ; 6.025 ; Fall       ; swapButton                 ;
;  o_display3[6]      ; swapButton                 ; 6.553 ; 6.104 ; Fall       ; swapButton                 ;
; o_display4[*]       ; swapButton                 ; 6.322 ; 5.905 ; Fall       ; swapButton                 ;
;  o_display4[0]      ; swapButton                 ; 6.521 ; 7.034 ; Fall       ; swapButton                 ;
;  o_display4[1]      ; swapButton                 ; 6.813 ; 6.318 ; Fall       ; swapButton                 ;
;  o_display4[2]      ; swapButton                 ; 6.599 ; 6.155 ; Fall       ; swapButton                 ;
;  o_display4[3]      ; swapButton                 ; 6.561 ; 6.129 ; Fall       ; swapButton                 ;
;  o_display4[4]      ; swapButton                 ; 6.407 ; 5.989 ; Fall       ; swapButton                 ;
;  o_display4[5]      ; swapButton                 ; 6.432 ; 6.017 ; Fall       ; swapButton                 ;
;  o_display4[6]      ; swapButton                 ; 6.322 ; 5.905 ; Fall       ; swapButton                 ;
; o_display5[*]       ; swapButton                 ; 5.437 ; 5.154 ; Fall       ; swapButton                 ;
;  o_display5[0]      ; swapButton                 ; 5.749 ; 6.139 ; Fall       ; swapButton                 ;
;  o_display5[1]      ; swapButton                 ; 6.329 ; 5.938 ; Fall       ; swapButton                 ;
;  o_display5[2]      ; swapButton                 ; 6.595 ; 6.240 ; Fall       ; swapButton                 ;
;  o_display5[3]      ; swapButton                 ; 5.475 ; 5.195 ; Fall       ; swapButton                 ;
;  o_display5[4]      ; swapButton                 ; 5.470 ; 5.188 ; Fall       ; swapButton                 ;
;  o_display5[5]      ; swapButton                 ; 5.461 ; 5.172 ; Fall       ; swapButton                 ;
;  o_display5[6]      ; swapButton                 ; 5.437 ; 5.154 ; Fall       ; swapButton                 ;
; o_display6[*]       ; swapButton                 ; 5.475 ; 5.174 ; Fall       ; swapButton                 ;
;  o_display6[0]      ; swapButton                 ; 6.184 ; 6.677 ; Fall       ; swapButton                 ;
;  o_display6[1]      ; swapButton                 ; 6.677 ; 6.204 ; Fall       ; swapButton                 ;
;  o_display6[2]      ; swapButton                 ; 7.136 ; 6.619 ; Fall       ; swapButton                 ;
;  o_display6[3]      ; swapButton                 ; 7.141 ; 6.638 ; Fall       ; swapButton                 ;
;  o_display6[4]      ; swapButton                 ; 7.058 ; 6.546 ; Fall       ; swapButton                 ;
;  o_display6[5]      ; swapButton                 ; 7.310 ; 6.757 ; Fall       ; swapButton                 ;
;  o_display6[6]      ; swapButton                 ; 5.475 ; 5.174 ; Fall       ; swapButton                 ;
; o_display7[*]       ; swapButton                 ; 4.941 ; 4.705 ; Fall       ; swapButton                 ;
;  o_display7[0]      ; swapButton                 ; 4.945 ; 5.206 ; Fall       ; swapButton                 ;
;  o_display7[1]      ; swapButton                 ; 5.111 ; 4.845 ; Fall       ; swapButton                 ;
;  o_display7[2]      ; swapButton                 ; 4.941 ; 4.705 ; Fall       ; swapButton                 ;
;  o_display7[3]      ; swapButton                 ; 5.152 ; 4.893 ; Fall       ; swapButton                 ;
;  o_display7[4]      ; swapButton                 ; 4.980 ; 4.737 ; Fall       ; swapButton                 ;
;  o_display7[5]      ; swapButton                 ; 5.668 ; 5.408 ; Fall       ; swapButton                 ;
;  o_display7[6]      ; swapButton                 ; 6.025 ; 5.732 ; Fall       ; swapButton                 ;
; o_display8[*]       ; swapButton                 ; 5.766 ; 5.424 ; Fall       ; swapButton                 ;
;  o_display8[0]      ; swapButton                 ; 8.512 ; 9.292 ; Fall       ; swapButton                 ;
;  o_display8[1]      ; swapButton                 ; 9.856 ; 9.130 ; Fall       ; swapButton                 ;
;  o_display8[2]      ; swapButton                 ; 7.926 ; 7.285 ; Fall       ; swapButton                 ;
;  o_display8[3]      ; swapButton                 ; 7.212 ; 6.678 ; Fall       ; swapButton                 ;
;  o_display8[4]      ; swapButton                 ; 5.766 ; 5.424 ; Fall       ; swapButton                 ;
;  o_display8[5]      ; swapButton                 ; 7.058 ; 6.643 ; Fall       ; swapButton                 ;
;  o_display8[6]      ; swapButton                 ; 7.404 ; 6.829 ; Fall       ; swapButton                 ;
+---------------------+----------------------------+-------+-------+------------+----------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+----------------+---------------+-------+-------+-------+-------+
; Input Port     ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+----------------+---------------+-------+-------+-------+-------+
; ValueSelect[0] ; MuxOut[0]     ; 5.581 ; 5.785 ; 6.260 ; 6.426 ;
; ValueSelect[0] ; MuxOut[1]     ; 5.254 ; 5.460 ; 5.960 ; 6.089 ;
; ValueSelect[0] ; MuxOut[2]     ; 6.041 ; 6.171 ; 6.597 ; 6.780 ;
; ValueSelect[0] ; MuxOut[3]     ; 6.576 ; 6.814 ; 7.177 ; 7.396 ;
; ValueSelect[0] ; MuxOut[4]     ; 6.531 ; 6.724 ; 7.074 ; 7.350 ;
; ValueSelect[0] ; MuxOut[5]     ; 6.329 ; 6.561 ; 6.931 ; 7.144 ;
; ValueSelect[0] ; MuxOut[6]     ; 6.245 ; 6.461 ; 6.847 ; 7.044 ;
; ValueSelect[0] ; MuxOut[7]     ; 5.974 ; 6.237 ; 6.653 ; 6.848 ;
; ValueSelect[0] ; o_display1[0] ; 6.651 ; 6.773 ; 7.233 ; 7.355 ;
; ValueSelect[0] ; o_display1[1] ; 6.811 ; 6.771 ; 7.393 ; 7.353 ;
; ValueSelect[0] ; o_display1[2] ; 7.169 ; 7.133 ; 7.778 ; 7.715 ;
; ValueSelect[0] ; o_display1[3] ; 7.228 ; 7.042 ; 7.810 ; 7.624 ;
; ValueSelect[0] ; o_display1[4] ; 7.112 ; 6.999 ; 7.694 ; 7.581 ;
; ValueSelect[0] ; o_display1[5] ; 7.101 ; 6.956 ; 7.683 ; 7.538 ;
; ValueSelect[0] ; o_display1[6] ; 7.301 ; 7.130 ; 7.883 ; 7.712 ;
; ValueSelect[0] ; o_display2[0] ; 7.509 ; 7.614 ; 8.135 ; 8.240 ;
; ValueSelect[0] ; o_display2[1] ; 7.921 ; 7.598 ; 8.547 ; 8.141 ;
; ValueSelect[0] ; o_display2[2] ; 7.874 ; 7.542 ; 8.500 ; 8.085 ;
; ValueSelect[0] ; o_display2[3] ; 7.546 ; 7.455 ; 8.172 ; 8.081 ;
; ValueSelect[0] ; o_display2[4] ; 7.665 ; 7.698 ; 8.208 ; 8.324 ;
; ValueSelect[0] ; o_display2[5] ; 8.813 ; 8.596 ; 9.439 ; 9.222 ;
; ValueSelect[0] ; o_display2[6] ; 7.750 ; 7.610 ; 8.376 ; 8.236 ;
; ValueSelect[1] ; MuxOut[0]     ; 5.780 ; 5.896 ; 6.366 ; 6.658 ;
; ValueSelect[1] ; MuxOut[1]     ; 5.591 ; 5.548 ; 6.049 ; 6.438 ;
; ValueSelect[1] ; MuxOut[2]     ; 6.191 ; 6.321 ; 6.749 ; 7.004 ;
; ValueSelect[1] ; MuxOut[3]     ; 7.030 ; 6.964 ; 7.329 ; 8.044 ;
; ValueSelect[1] ; MuxOut[4]     ; 6.735 ; 6.874 ; 7.226 ; 7.741 ;
; ValueSelect[1] ; MuxOut[5]     ; 6.671 ; 6.711 ; 7.083 ; 7.613 ;
; ValueSelect[1] ; MuxOut[6]     ; 6.625 ; 6.611 ; 6.999 ; 7.599 ;
; ValueSelect[1] ; MuxOut[7]     ; 6.175 ; 6.389 ; 6.801 ; 7.081 ;
; ValueSelect[1] ; o_display1[0] ; 6.978 ; 7.047 ; 7.881 ; 8.003 ;
; ValueSelect[1] ; o_display1[1] ; 7.163 ; 7.026 ; 8.041 ; 8.001 ;
; ValueSelect[1] ; o_display1[2] ; 7.594 ; 7.283 ; 8.002 ; 8.363 ;
; ValueSelect[1] ; o_display1[3] ; 7.492 ; 7.363 ; 8.458 ; 8.272 ;
; ValueSelect[1] ; o_display1[4] ; 7.449 ; 7.254 ; 8.342 ; 8.229 ;
; ValueSelect[1] ; o_display1[5] ; 7.373 ; 7.267 ; 8.331 ; 8.186 ;
; ValueSelect[1] ; o_display1[6] ; 7.595 ; 7.422 ; 8.531 ; 8.360 ;
; ValueSelect[1] ; o_display2[0] ; 7.659 ; 7.764 ; 8.526 ; 8.631 ;
; ValueSelect[1] ; o_display2[1] ; 8.071 ; 7.802 ; 8.938 ; 8.346 ;
; ValueSelect[1] ; o_display2[2] ; 8.024 ; 7.746 ; 8.891 ; 8.311 ;
; ValueSelect[1] ; o_display2[3] ; 7.696 ; 7.605 ; 8.563 ; 8.472 ;
; ValueSelect[1] ; o_display2[4] ; 7.869 ; 7.848 ; 8.437 ; 8.715 ;
; ValueSelect[1] ; o_display2[5] ; 8.963 ; 8.746 ; 9.830 ; 9.613 ;
; ValueSelect[1] ; o_display2[6] ; 7.900 ; 7.760 ; 8.767 ; 8.627 ;
; ValueSelect[2] ; MuxOut[0]     ; 5.213 ; 5.749 ; 6.181 ; 6.013 ;
; ValueSelect[2] ; MuxOut[1]     ; 4.893 ; 5.529 ; 5.992 ; 5.662 ;
; ValueSelect[2] ; MuxOut[2]     ; 5.703 ; 6.095 ; 6.506 ; 6.558 ;
; ValueSelect[2] ; MuxOut[3]     ; 6.212 ; 7.135 ; 7.431 ; 7.115 ;
; ValueSelect[2] ; MuxOut[4]     ; 6.188 ; 6.832 ; 7.136 ; 7.108 ;
; ValueSelect[2] ; MuxOut[5]     ; 5.963 ; 6.704 ; 7.072 ; 6.860 ;
; ValueSelect[2] ; MuxOut[6]     ; 5.879 ; 6.690 ; 7.026 ; 6.760 ;
; ValueSelect[2] ; MuxOut[7]     ; 5.384 ; 6.183 ; 6.576 ; 6.213 ;
; ValueSelect[2] ; o_display1[0] ; 6.972 ; 7.094 ; 7.379 ; 7.448 ;
; ValueSelect[2] ; o_display1[1] ; 7.132 ; 7.092 ; 7.564 ; 7.427 ;
; ValueSelect[2] ; o_display1[2] ; 7.093 ; 7.454 ; 7.995 ; 7.434 ;
; ValueSelect[2] ; o_display1[3] ; 7.549 ; 7.363 ; 7.893 ; 7.764 ;
; ValueSelect[2] ; o_display1[4] ; 7.433 ; 7.320 ; 7.850 ; 7.655 ;
; ValueSelect[2] ; o_display1[5] ; 7.422 ; 7.277 ; 7.774 ; 7.668 ;
; ValueSelect[2] ; o_display1[6] ; 7.622 ; 7.451 ; 7.996 ; 7.823 ;
; ValueSelect[2] ; o_display2[0] ; 7.617 ; 7.722 ; 7.942 ; 8.028 ;
; ValueSelect[2] ; o_display2[1] ; 8.029 ; 7.437 ; 8.305 ; 8.203 ;
; ValueSelect[2] ; o_display2[2] ; 7.982 ; 7.402 ; 8.258 ; 8.147 ;
; ValueSelect[2] ; o_display2[3] ; 7.654 ; 7.563 ; 7.960 ; 7.887 ;
; ValueSelect[2] ; o_display2[4] ; 7.528 ; 7.806 ; 8.270 ; 8.082 ;
; ValueSelect[2] ; o_display2[5] ; 8.921 ; 8.704 ; 9.227 ; 9.028 ;
; ValueSelect[2] ; o_display2[6] ; 7.858 ; 7.718 ; 8.163 ; 8.042 ;
+----------------+---------------+-------+-------+-------+-------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+----------------+---------------+-------+-------+-------+-------+
; Input Port     ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+----------------+---------------+-------+-------+-------+-------+
; ValueSelect[0] ; MuxOut[0]     ; 5.284 ; 5.545 ; 6.008 ; 6.095 ;
; ValueSelect[0] ; MuxOut[1]     ; 4.908 ; 5.211 ; 5.703 ; 5.695 ;
; ValueSelect[0] ; MuxOut[2]     ; 5.286 ; 5.431 ; 5.918 ; 6.101 ;
; ValueSelect[0] ; MuxOut[3]     ; 5.997 ; 6.136 ; 6.551 ; 6.855 ;
; ValueSelect[0] ; MuxOut[4]     ; 5.686 ; 5.847 ; 6.262 ; 6.548 ;
; ValueSelect[0] ; MuxOut[5]     ; 5.701 ; 5.726 ; 6.176 ; 6.550 ;
; ValueSelect[0] ; MuxOut[6]     ; 5.683 ; 5.741 ; 6.177 ; 6.545 ;
; ValueSelect[0] ; MuxOut[7]     ; 5.691 ; 5.759 ; 6.196 ; 6.549 ;
; ValueSelect[0] ; o_display1[0] ; 5.390 ; 5.470 ; 6.099 ; 6.194 ;
; ValueSelect[0] ; o_display1[1] ; 5.613 ; 5.485 ; 6.301 ; 6.209 ;
; ValueSelect[0] ; o_display1[2] ; 5.986 ; 5.820 ; 6.686 ; 6.544 ;
; ValueSelect[0] ; o_display1[3] ; 5.943 ; 5.802 ; 6.667 ; 6.511 ;
; ValueSelect[0] ; o_display1[4] ; 5.823 ; 5.710 ; 6.547 ; 6.400 ;
; ValueSelect[0] ; o_display1[5] ; 5.780 ; 5.677 ; 6.504 ; 6.386 ;
; ValueSelect[0] ; o_display1[6] ; 5.982 ; 5.831 ; 6.706 ; 6.540 ;
; ValueSelect[0] ; o_display2[0] ; 6.146 ; 6.226 ; 6.631 ; 6.718 ;
; ValueSelect[0] ; o_display2[1] ; 6.523 ; 6.398 ; 7.016 ; 6.884 ;
; ValueSelect[0] ; o_display2[2] ; 6.495 ; 6.344 ; 6.970 ; 6.892 ;
; ValueSelect[0] ; o_display2[3] ; 6.157 ; 6.088 ; 6.649 ; 6.573 ;
; ValueSelect[0] ; o_display2[4] ; 6.455 ; 6.333 ; 6.990 ; 6.808 ;
; ValueSelect[0] ; o_display2[5] ; 7.415 ; 7.224 ; 7.908 ; 7.710 ;
; ValueSelect[0] ; o_display2[6] ; 6.360 ; 6.247 ; 6.852 ; 6.732 ;
; ValueSelect[1] ; MuxOut[0]     ; 5.492 ; 5.556 ; 6.036 ; 6.291 ;
; ValueSelect[1] ; MuxOut[1]     ; 5.188 ; 5.156 ; 5.660 ; 5.956 ;
; ValueSelect[1] ; MuxOut[2]     ; 5.875 ; 5.597 ; 6.052 ; 6.676 ;
; ValueSelect[1] ; MuxOut[3]     ; 6.429 ; 6.258 ; 6.678 ; 7.226 ;
; ValueSelect[1] ; MuxOut[4]     ; 6.340 ; 5.969 ; 6.389 ; 7.122 ;
; ValueSelect[1] ; MuxOut[5]     ; 6.164 ; 5.848 ; 6.303 ; 6.936 ;
; ValueSelect[1] ; MuxOut[6]     ; 6.110 ; 5.863 ; 6.304 ; 6.888 ;
; ValueSelect[1] ; MuxOut[7]     ; 5.907 ; 5.881 ; 6.323 ; 6.769 ;
; ValueSelect[1] ; o_display1[0] ; 5.560 ; 5.659 ; 6.142 ; 6.222 ;
; ValueSelect[1] ; o_display1[1] ; 5.762 ; 5.693 ; 6.365 ; 6.237 ;
; ValueSelect[1] ; o_display1[2] ; 6.147 ; 6.028 ; 6.738 ; 6.572 ;
; ValueSelect[1] ; o_display1[3] ; 6.133 ; 5.972 ; 6.695 ; 6.554 ;
; ValueSelect[1] ; o_display1[4] ; 6.031 ; 5.861 ; 6.575 ; 6.462 ;
; ValueSelect[1] ; o_display1[5] ; 5.969 ; 5.847 ; 6.532 ; 6.429 ;
; ValueSelect[1] ; o_display1[6] ; 6.171 ; 6.001 ; 6.734 ; 6.583 ;
; ValueSelect[1] ; o_display2[0] ; 6.268 ; 6.348 ; 6.758 ; 6.845 ;
; ValueSelect[1] ; o_display2[1] ; 6.645 ; 6.520 ; 7.143 ; 7.011 ;
; ValueSelect[1] ; o_display2[2] ; 6.670 ; 6.466 ; 7.097 ; 7.019 ;
; ValueSelect[1] ; o_display2[3] ; 6.279 ; 6.210 ; 6.776 ; 6.700 ;
; ValueSelect[1] ; o_display2[4] ; 6.577 ; 6.490 ; 7.117 ; 6.935 ;
; ValueSelect[1] ; o_display2[5] ; 7.537 ; 7.346 ; 8.035 ; 7.837 ;
; ValueSelect[1] ; o_display2[6] ; 6.482 ; 6.369 ; 6.979 ; 6.859 ;
; ValueSelect[2] ; MuxOut[0]     ; 5.029 ; 5.400 ; 5.852 ; 5.817 ;
; ValueSelect[2] ; MuxOut[1]     ; 4.723 ; 5.000 ; 5.476 ; 5.480 ;
; ValueSelect[2] ; MuxOut[2]     ; 4.930 ; 5.646 ; 6.053 ; 5.709 ;
; ValueSelect[2] ; MuxOut[3]     ; 5.553 ; 6.159 ; 6.634 ; 6.390 ;
; ValueSelect[2] ; MuxOut[4]     ; 5.262 ; 5.918 ; 6.297 ; 6.099 ;
; ValueSelect[2] ; MuxOut[5]     ; 5.175 ; 5.867 ; 6.323 ; 5.977 ;
; ValueSelect[2] ; MuxOut[6]     ; 5.229 ; 5.819 ; 6.312 ; 6.041 ;
; ValueSelect[2] ; MuxOut[7]     ; 5.195 ; 5.854 ; 6.259 ; 6.009 ;
; ValueSelect[2] ; o_display1[0] ; 5.135 ; 5.215 ; 5.821 ; 5.920 ;
; ValueSelect[2] ; o_display1[1] ; 5.428 ; 5.230 ; 6.023 ; 6.053 ;
; ValueSelect[2] ; o_display1[2] ; 5.801 ; 5.565 ; 6.408 ; 6.377 ;
; ValueSelect[2] ; o_display1[3] ; 5.688 ; 5.547 ; 6.394 ; 6.233 ;
; ValueSelect[2] ; o_display1[4] ; 5.568 ; 5.525 ; 6.391 ; 6.122 ;
; ValueSelect[2] ; o_display1[5] ; 5.525 ; 5.422 ; 6.230 ; 6.108 ;
; ValueSelect[2] ; o_display1[6] ; 5.727 ; 5.576 ; 6.432 ; 6.262 ;
; ValueSelect[2] ; o_display2[0] ; 5.630 ; 5.717 ; 6.397 ; 6.477 ;
; ValueSelect[2] ; o_display2[1] ; 6.015 ; 5.883 ; 6.774 ; 6.649 ;
; ValueSelect[2] ; o_display2[2] ; 5.969 ; 5.944 ; 6.848 ; 6.595 ;
; ValueSelect[2] ; o_display2[3] ; 5.648 ; 5.572 ; 6.408 ; 6.339 ;
; ValueSelect[2] ; o_display2[4] ; 6.042 ; 5.807 ; 6.706 ; 6.668 ;
; ValueSelect[2] ; o_display2[5] ; 6.907 ; 6.709 ; 7.666 ; 7.475 ;
; ValueSelect[2] ; o_display2[6] ; 5.851 ; 5.731 ; 6.611 ; 6.498 ;
+----------------+---------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+-----------------------------------+----------+--------+----------+---------+---------------------+
; Clock                             ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                  ; -12.113  ; -0.436 ; N/A      ; N/A     ; -3.000              ;
;  GClock                           ; -0.948   ; -0.127 ; N/A      ; N/A     ; -3.000              ;
;  clk_div:div_clk|clock_100Khz_int ; -0.585   ; -0.393 ; N/A      ; N/A     ; -1.285              ;
;  clk_div:div_clk|clock_100hz_int  ; -0.567   ; -0.160 ; N/A      ; N/A     ; -1.285              ;
;  clk_div:div_clk|clock_10Hz       ; -9.975   ; 0.273  ; N/A      ; N/A     ; -2.693              ;
;  clk_div:div_clk|clock_10Hz_int   ; -0.243   ; 0.181  ; N/A      ; N/A     ; -1.285              ;
;  clk_div:div_clk|clock_10Khz_int  ; -0.582   ; -0.352 ; N/A      ; N/A     ; -1.285              ;
;  clk_div:div_clk|clock_1Hz        ; -12.113  ; -0.040 ; N/A      ; N/A     ; -2.693              ;
;  clk_div:div_clk|clock_1Khz_int   ; -0.588   ; -0.436 ; N/A      ; N/A     ; -1.285              ;
;  clk_div:div_clk|clock_1Mhz_int   ; -0.587   ; -0.378 ; N/A      ; N/A     ; -1.285              ;
;  swapButton                       ; 0.210    ; 0.206  ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                   ; -805.638 ; -1.787 ; 0.0      ; 0.0     ; -151.82             ;
;  GClock                           ; -4.715   ; -0.127 ; N/A      ; N/A     ; -13.280             ;
;  clk_div:div_clk|clock_100Khz_int ; -1.038   ; -0.393 ; N/A      ; N/A     ; -5.140              ;
;  clk_div:div_clk|clock_100hz_int  ; -1.073   ; -0.160 ; N/A      ; N/A     ; -5.140              ;
;  clk_div:div_clk|clock_10Hz       ; -32.832  ; 0.000  ; N/A      ; N/A     ; -10.772             ;
;  clk_div:div_clk|clock_10Hz_int   ; -0.675   ; 0.000  ; N/A      ; N/A     ; -5.140              ;
;  clk_div:div_clk|clock_10Khz_int  ; -1.030   ; -0.352 ; N/A      ; N/A     ; -5.140              ;
;  clk_div:div_clk|clock_1Hz        ; -762.086 ; -0.180 ; N/A      ; N/A     ; -92.643             ;
;  clk_div:div_clk|clock_1Khz_int   ; -1.044   ; -0.436 ; N/A      ; N/A     ; -5.140              ;
;  clk_div:div_clk|clock_1Mhz_int   ; -1.145   ; -0.378 ; N/A      ; N/A     ; -5.140              ;
;  swapButton                       ; 0.000    ; 0.000  ; N/A      ; N/A     ; -4.285              ;
+-----------------------------------+----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+---------------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port           ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+---------------------+----------------------------+--------+--------+------------+----------------------------+
; MuxOut[*]           ; clk_div:div_clk|clock_10Hz ; 15.085 ; 14.925 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[0]          ; clk_div:div_clk|clock_10Hz ; 15.078 ; 14.925 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[1]          ; clk_div:div_clk|clock_10Hz ; 13.771 ; 13.721 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[2]          ; clk_div:div_clk|clock_10Hz ; 13.512 ; 13.364 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[3]          ; clk_div:div_clk|clock_10Hz ; 15.085 ; 14.850 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[4]          ; clk_div:div_clk|clock_10Hz ; 14.505 ; 14.429 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[5]          ; clk_div:div_clk|clock_10Hz ; 13.788 ; 13.665 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[6]          ; clk_div:div_clk|clock_10Hz ; 13.630 ; 13.508 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[7]          ; clk_div:div_clk|clock_10Hz ; 14.566 ; 14.439 ; Rise       ; clk_div:div_clk|clock_10Hz ;
; o_display1[*]       ; clk_div:div_clk|clock_10Hz ; 16.284 ; 16.311 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[0]      ; clk_div:div_clk|clock_10Hz ; 15.395 ; 15.359 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[1]      ; clk_div:div_clk|clock_10Hz ; 15.391 ; 15.568 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[2]      ; clk_div:div_clk|clock_10Hz ; 16.187 ; 16.273 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[3]      ; clk_div:div_clk|clock_10Hz ; 16.053 ; 16.114 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[4]      ; clk_div:div_clk|clock_10Hz ; 16.003 ; 15.927 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[5]      ; clk_div:div_clk|clock_10Hz ; 15.880 ; 15.963 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[6]      ; clk_div:div_clk|clock_10Hz ; 16.284 ; 16.311 ; Rise       ; clk_div:div_clk|clock_10Hz ;
; o_display2[*]       ; clk_div:div_clk|clock_10Hz ; 18.019 ; 17.947 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[0]      ; clk_div:div_clk|clock_10Hz ; 16.340 ; 16.225 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[1]      ; clk_div:div_clk|clock_10Hz ; 16.685 ; 16.848 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[2]      ; clk_div:div_clk|clock_10Hz ; 16.600 ; 16.693 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[3]      ; clk_div:div_clk|clock_10Hz ; 16.078 ; 16.229 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[4]      ; clk_div:div_clk|clock_10Hz ; 16.584 ; 16.612 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[5]      ; clk_div:div_clk|clock_10Hz ; 18.019 ; 17.947 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[6]      ; clk_div:div_clk|clock_10Hz ; 16.421 ; 16.506 ; Rise       ; clk_div:div_clk|clock_10Hz ;
; BranchOut           ; clk_div:div_clk|clock_1Hz  ; 15.665 ; 15.660 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; InstructionOut[*]   ; clk_div:div_clk|clock_1Hz  ; 12.863 ; 12.796 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[0]  ; clk_div:div_clk|clock_1Hz  ; 11.140 ; 11.005 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[1]  ; clk_div:div_clk|clock_1Hz  ; 11.114 ; 10.998 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[2]  ; clk_div:div_clk|clock_1Hz  ; 11.270 ; 11.159 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[3]  ; clk_div:div_clk|clock_1Hz  ; 10.887 ; 10.850 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[4]  ; clk_div:div_clk|clock_1Hz  ; 11.685 ; 11.640 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[5]  ; clk_div:div_clk|clock_1Hz  ; 11.874 ; 11.773 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[6]  ; clk_div:div_clk|clock_1Hz  ; 11.561 ; 11.517 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[7]  ; clk_div:div_clk|clock_1Hz  ; 11.613 ; 11.445 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[8]  ; clk_div:div_clk|clock_1Hz  ; 11.676 ; 11.603 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[9]  ; clk_div:div_clk|clock_1Hz  ; 11.819 ; 11.794 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[10] ; clk_div:div_clk|clock_1Hz  ; 12.093 ; 11.983 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[11] ; clk_div:div_clk|clock_1Hz  ; 11.182 ; 11.144 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[12] ; clk_div:div_clk|clock_1Hz  ; 11.308 ; 11.206 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[13] ; clk_div:div_clk|clock_1Hz  ; 11.979 ; 11.883 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[14] ; clk_div:div_clk|clock_1Hz  ; 11.955 ; 11.868 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[15] ; clk_div:div_clk|clock_1Hz  ; 11.672 ; 11.604 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[16] ; clk_div:div_clk|clock_1Hz  ; 11.260 ; 11.213 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[17] ; clk_div:div_clk|clock_1Hz  ; 11.885 ; 11.872 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[18] ; clk_div:div_clk|clock_1Hz  ; 12.420 ; 12.448 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[19] ; clk_div:div_clk|clock_1Hz  ; 11.261 ; 11.247 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[20] ; clk_div:div_clk|clock_1Hz  ; 12.539 ; 12.429 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[21] ; clk_div:div_clk|clock_1Hz  ; 11.934 ; 11.811 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[22] ; clk_div:div_clk|clock_1Hz  ; 11.246 ; 11.141 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[23] ; clk_div:div_clk|clock_1Hz  ; 11.958 ; 11.873 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[24] ; clk_div:div_clk|clock_1Hz  ; 12.863 ; 12.796 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[25] ; clk_div:div_clk|clock_1Hz  ; 11.276 ; 11.218 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[26] ; clk_div:div_clk|clock_1Hz  ; 11.870 ; 11.794 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[27] ; clk_div:div_clk|clock_1Hz  ; 12.147 ; 12.072 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[28] ; clk_div:div_clk|clock_1Hz  ; 11.686 ; 11.503 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[29] ; clk_div:div_clk|clock_1Hz  ; 11.379 ; 11.374 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[30] ; clk_div:div_clk|clock_1Hz  ; 10.760 ; 10.763 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[31] ; clk_div:div_clk|clock_1Hz  ; 11.793 ; 11.665 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; MemWriteOut         ; clk_div:div_clk|clock_1Hz  ; 17.270 ; 17.263 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; MuxOut[*]           ; clk_div:div_clk|clock_1Hz  ; 22.054 ; 21.970 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[0]          ; clk_div:div_clk|clock_1Hz  ; 22.054 ; 21.970 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[1]          ; clk_div:div_clk|clock_1Hz  ; 18.861 ; 18.922 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[2]          ; clk_div:div_clk|clock_1Hz  ; 19.586 ; 19.508 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[3]          ; clk_div:div_clk|clock_1Hz  ; 21.129 ; 20.969 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[4]          ; clk_div:div_clk|clock_1Hz  ; 20.678 ; 20.603 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[5]          ; clk_div:div_clk|clock_1Hz  ; 20.463 ; 20.299 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[6]          ; clk_div:div_clk|clock_1Hz  ; 20.289 ; 20.254 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[7]          ; clk_div:div_clk|clock_1Hz  ; 21.640 ; 21.536 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; RegWriteOut         ; clk_div:div_clk|clock_1Hz  ; 15.667 ; 15.610 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; ZeroOut             ; clk_div:div_clk|clock_1Hz  ; 24.451 ; 24.354 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display1[*]       ; clk_div:div_clk|clock_1Hz  ; 23.272 ; 23.287 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[0]      ; clk_div:div_clk|clock_1Hz  ; 22.371 ; 22.347 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[1]      ; clk_div:div_clk|clock_1Hz  ; 22.436 ; 22.544 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[2]      ; clk_div:div_clk|clock_1Hz  ; 23.232 ; 23.249 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[3]      ; clk_div:div_clk|clock_1Hz  ; 23.041 ; 23.090 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[4]      ; clk_div:div_clk|clock_1Hz  ; 22.979 ; 22.972 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[5]      ; clk_div:div_clk|clock_1Hz  ; 22.868 ; 22.939 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[6]      ; clk_div:div_clk|clock_1Hz  ; 23.272 ; 23.287 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display2[*]       ; clk_div:div_clk|clock_1Hz  ; 24.764 ; 24.644 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[0]      ; clk_div:div_clk|clock_1Hz  ; 23.060 ; 22.982 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[1]      ; clk_div:div_clk|clock_1Hz  ; 23.426 ; 23.537 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[2]      ; clk_div:div_clk|clock_1Hz  ; 23.381 ; 23.400 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[3]      ; clk_div:div_clk|clock_1Hz  ; 22.828 ; 22.926 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[4]      ; clk_div:div_clk|clock_1Hz  ; 23.296 ; 23.366 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[5]      ; clk_div:div_clk|clock_1Hz  ; 24.764 ; 24.644 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[6]      ; clk_div:div_clk|clock_1Hz  ; 23.185 ; 23.217 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display3[*]       ; clk_div:div_clk|clock_1Hz  ; 14.941 ; 14.936 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[0]      ; clk_div:div_clk|clock_1Hz  ; 13.555 ; 13.489 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[1]      ; clk_div:div_clk|clock_1Hz  ; 14.941 ; 14.936 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[2]      ; clk_div:div_clk|clock_1Hz  ; 13.342 ; 13.421 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[3]      ; clk_div:div_clk|clock_1Hz  ; 12.683 ; 12.709 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[4]      ; clk_div:div_clk|clock_1Hz  ; 12.686 ; 12.788 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[5]      ; clk_div:div_clk|clock_1Hz  ; 12.675 ; 12.710 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[6]      ; clk_div:div_clk|clock_1Hz  ; 12.831 ; 12.934 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display4[*]       ; clk_div:div_clk|clock_1Hz  ; 14.144 ; 14.066 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[0]      ; clk_div:div_clk|clock_1Hz  ; 14.144 ; 14.066 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[1]      ; clk_div:div_clk|clock_1Hz  ; 13.284 ; 13.393 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[2]      ; clk_div:div_clk|clock_1Hz  ; 12.908 ; 12.964 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[3]      ; clk_div:div_clk|clock_1Hz  ; 13.097 ; 13.174 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[4]      ; clk_div:div_clk|clock_1Hz  ; 12.804 ; 12.859 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[5]      ; clk_div:div_clk|clock_1Hz  ; 12.657 ; 12.745 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[6]      ; clk_div:div_clk|clock_1Hz  ; 12.805 ; 12.866 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display5[*]       ; clk_div:div_clk|clock_1Hz  ; 16.342 ; 16.344 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[0]      ; clk_div:div_clk|clock_1Hz  ; 15.897 ; 15.876 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[1]      ; clk_div:div_clk|clock_1Hz  ; 16.273 ; 16.344 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[2]      ; clk_div:div_clk|clock_1Hz  ; 16.342 ; 16.306 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[3]      ; clk_div:div_clk|clock_1Hz  ; 14.693 ; 14.789 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[4]      ; clk_div:div_clk|clock_1Hz  ; 14.608 ; 14.675 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[5]      ; clk_div:div_clk|clock_1Hz  ; 14.784 ; 14.715 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[6]      ; clk_div:div_clk|clock_1Hz  ; 14.569 ; 14.630 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display6[*]       ; clk_div:div_clk|clock_1Hz  ; 15.162 ; 15.431 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[0]      ; clk_div:div_clk|clock_1Hz  ; 13.337 ; 13.283 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[1]      ; clk_div:div_clk|clock_1Hz  ; 13.334 ; 13.422 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[2]      ; clk_div:div_clk|clock_1Hz  ; 14.388 ; 14.537 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[3]      ; clk_div:div_clk|clock_1Hz  ; 14.435 ; 14.657 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[4]      ; clk_div:div_clk|clock_1Hz  ; 14.022 ; 14.201 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[5]      ; clk_div:div_clk|clock_1Hz  ; 14.720 ; 14.800 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[6]      ; clk_div:div_clk|clock_1Hz  ; 15.162 ; 15.431 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display7[*]       ; clk_div:div_clk|clock_1Hz  ; 16.491 ; 16.501 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[0]      ; clk_div:div_clk|clock_1Hz  ; 15.396 ; 15.297 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[1]      ; clk_div:div_clk|clock_1Hz  ; 15.304 ; 15.363 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[2]      ; clk_div:div_clk|clock_1Hz  ; 14.836 ; 14.917 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[3]      ; clk_div:div_clk|clock_1Hz  ; 15.189 ; 15.296 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[4]      ; clk_div:div_clk|clock_1Hz  ; 14.836 ; 14.968 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[5]      ; clk_div:div_clk|clock_1Hz  ; 16.031 ; 15.963 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[6]      ; clk_div:div_clk|clock_1Hz  ; 16.491 ; 16.501 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display8[*]       ; clk_div:div_clk|clock_1Hz  ; 19.647 ; 19.840 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[0]      ; clk_div:div_clk|clock_1Hz  ; 18.501 ; 18.426 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[1]      ; clk_div:div_clk|clock_1Hz  ; 19.647 ; 19.840 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[2]      ; clk_div:div_clk|clock_1Hz  ; 16.530 ; 16.464 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[3]      ; clk_div:div_clk|clock_1Hz  ; 15.557 ; 15.560 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[4]      ; clk_div:div_clk|clock_1Hz  ; 15.353 ; 15.525 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[5]      ; clk_div:div_clk|clock_1Hz  ; 19.200 ; 19.351 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[6]      ; clk_div:div_clk|clock_1Hz  ; 15.007 ; 15.004 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display1[*]       ; swapButton                 ; 12.740 ; 12.835 ; Fall       ; swapButton                 ;
;  o_display1[0]      ; swapButton                 ; 11.640 ; 11.613 ; Fall       ; swapButton                 ;
;  o_display1[1]      ; swapButton                 ; 12.133 ; 12.287 ; Fall       ; swapButton                 ;
;  o_display1[2]      ; swapButton                 ; 12.507 ; 12.524 ; Fall       ; swapButton                 ;
;  o_display1[3]      ; swapButton                 ; 12.740 ; 12.835 ; Fall       ; swapButton                 ;
;  o_display1[4]      ; swapButton                 ; 12.261 ; 12.268 ; Fall       ; swapButton                 ;
;  o_display1[5]      ; swapButton                 ; 12.143 ; 12.215 ; Fall       ; swapButton                 ;
;  o_display1[6]      ; swapButton                 ; 12.523 ; 12.553 ; Fall       ; swapButton                 ;
; o_display2[*]       ; swapButton                 ; 13.421 ; 13.331 ; Fall       ; swapButton                 ;
;  o_display2[0]      ; swapButton                 ; 11.897 ; 11.777 ; Fall       ; swapButton                 ;
;  o_display2[1]      ; swapButton                 ; 12.248 ; 12.406 ; Fall       ; swapButton                 ;
;  o_display2[2]      ; swapButton                 ; 12.181 ; 12.268 ; Fall       ; swapButton                 ;
;  o_display2[3]      ; swapButton                 ; 11.775 ; 11.966 ; Fall       ; swapButton                 ;
;  o_display2[4]      ; swapButton                 ; 12.148 ; 12.250 ; Fall       ; swapButton                 ;
;  o_display2[5]      ; swapButton                 ; 13.421 ; 13.331 ; Fall       ; swapButton                 ;
;  o_display2[6]      ; swapButton                 ; 11.825 ; 11.890 ; Fall       ; swapButton                 ;
; o_display3[*]       ; swapButton                 ; 13.584 ; 13.501 ; Fall       ; swapButton                 ;
;  o_display3[0]      ; swapButton                 ; 12.160 ; 12.134 ; Fall       ; swapButton                 ;
;  o_display3[1]      ; swapButton                 ; 13.584 ; 13.501 ; Fall       ; swapButton                 ;
;  o_display3[2]      ; swapButton                 ; 12.342 ; 12.302 ; Fall       ; swapButton                 ;
;  o_display3[3]      ; swapButton                 ; 11.643 ; 11.623 ; Fall       ; swapButton                 ;
;  o_display3[4]      ; swapButton                 ; 11.667 ; 11.644 ; Fall       ; swapButton                 ;
;  o_display3[5]      ; swapButton                 ; 11.673 ; 11.651 ; Fall       ; swapButton                 ;
;  o_display3[6]      ; swapButton                 ; 11.822 ; 11.830 ; Fall       ; swapButton                 ;
; o_display4[*]       ; swapButton                 ; 12.771 ; 12.759 ; Fall       ; swapButton                 ;
;  o_display4[0]      ; swapButton                 ; 12.771 ; 12.759 ; Fall       ; swapButton                 ;
;  o_display4[1]      ; swapButton                 ; 12.323 ; 12.291 ; Fall       ; swapButton                 ;
;  o_display4[2]      ; swapButton                 ; 11.929 ; 11.920 ; Fall       ; swapButton                 ;
;  o_display4[3]      ; swapButton                 ; 11.890 ; 11.885 ; Fall       ; swapButton                 ;
;  o_display4[4]      ; swapButton                 ; 11.674 ; 11.691 ; Fall       ; swapButton                 ;
;  o_display4[5]      ; swapButton                 ; 11.685 ; 11.704 ; Fall       ; swapButton                 ;
;  o_display4[6]      ; swapButton                 ; 11.509 ; 11.502 ; Fall       ; swapButton                 ;
; o_display5[*]       ; swapButton                 ; 11.658 ; 11.652 ; Fall       ; swapButton                 ;
;  o_display5[0]      ; swapButton                 ; 11.207 ; 11.190 ; Fall       ; swapButton                 ;
;  o_display5[1]      ; swapButton                 ; 11.586 ; 11.652 ; Fall       ; swapButton                 ;
;  o_display5[2]      ; swapButton                 ; 11.658 ; 11.616 ; Fall       ; swapButton                 ;
;  o_display5[3]      ; swapButton                 ; 10.009 ; 10.099 ; Fall       ; swapButton                 ;
;  o_display5[4]      ; swapButton                 ; 9.924  ; 9.985  ; Fall       ; swapButton                 ;
;  o_display5[5]      ; swapButton                 ; 9.937  ; 9.993  ; Fall       ; swapButton                 ;
;  o_display5[6]      ; swapButton                 ; 9.887  ; 9.943  ; Fall       ; swapButton                 ;
; o_display6[*]       ; swapButton                 ; 13.267 ; 13.258 ; Fall       ; swapButton                 ;
;  o_display6[0]      ; swapButton                 ; 12.020 ; 12.044 ; Fall       ; swapButton                 ;
;  o_display6[1]      ; swapButton                 ; 12.122 ; 12.109 ; Fall       ; swapButton                 ;
;  o_display6[2]      ; swapButton                 ; 12.935 ; 13.025 ; Fall       ; swapButton                 ;
;  o_display6[3]      ; swapButton                 ; 12.955 ; 13.090 ; Fall       ; swapButton                 ;
;  o_display6[4]      ; swapButton                 ; 12.775 ; 12.878 ; Fall       ; swapButton                 ;
;  o_display6[5]      ; swapButton                 ; 13.267 ; 13.258 ; Fall       ; swapButton                 ;
;  o_display6[6]      ; swapButton                 ; 9.954  ; 10.080 ; Fall       ; swapButton                 ;
; o_display7[*]       ; swapButton                 ; 10.684 ; 10.677 ; Fall       ; swapButton                 ;
;  o_display7[0]      ; swapButton                 ; 9.609  ; 9.535  ; Fall       ; swapButton                 ;
;  o_display7[1]      ; swapButton                 ; 9.336  ; 9.409  ; Fall       ; swapButton                 ;
;  o_display7[2]      ; swapButton                 ; 9.005  ; 9.088  ; Fall       ; swapButton                 ;
;  o_display7[3]      ; swapButton                 ; 9.367  ; 9.457  ; Fall       ; swapButton                 ;
;  o_display7[4]      ; swapButton                 ; 9.057  ; 9.141  ; Fall       ; swapButton                 ;
;  o_display7[5]      ; swapButton                 ; 10.067 ; 10.026 ; Fall       ; swapButton                 ;
;  o_display7[6]      ; swapButton                 ; 10.684 ; 10.677 ; Fall       ; swapButton                 ;
; o_display8[*]       ; swapButton                 ; 17.536 ; 17.656 ; Fall       ; swapButton                 ;
;  o_display8[0]      ; swapButton                 ; 16.880 ; 16.934 ; Fall       ; swapButton                 ;
;  o_display8[1]      ; swapButton                 ; 17.536 ; 17.656 ; Fall       ; swapButton                 ;
;  o_display8[2]      ; swapButton                 ; 14.368 ; 14.279 ; Fall       ; swapButton                 ;
;  o_display8[3]      ; swapButton                 ; 13.016 ; 13.022 ; Fall       ; swapButton                 ;
;  o_display8[4]      ; swapButton                 ; 10.531 ; 10.539 ; Fall       ; swapButton                 ;
;  o_display8[5]      ; swapButton                 ; 12.466 ; 12.513 ; Fall       ; swapButton                 ;
;  o_display8[6]      ; swapButton                 ; 13.549 ; 13.403 ; Fall       ; swapButton                 ;
+---------------------+----------------------------+--------+--------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+---------------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port           ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+---------------------+----------------------------+-------+-------+------------+----------------------------+
; MuxOut[*]           ; clk_div:div_clk|clock_10Hz ; 6.221 ; 6.470 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[0]          ; clk_div:div_clk|clock_10Hz ; 6.932 ; 7.254 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[1]          ; clk_div:div_clk|clock_10Hz ; 6.328 ; 6.590 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[2]          ; clk_div:div_clk|clock_10Hz ; 6.221 ; 6.470 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[3]          ; clk_div:div_clk|clock_10Hz ; 6.986 ; 7.291 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[4]          ; clk_div:div_clk|clock_10Hz ; 6.704 ; 7.016 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[5]          ; clk_div:div_clk|clock_10Hz ; 6.375 ; 6.623 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[6]          ; clk_div:div_clk|clock_10Hz ; 6.332 ; 6.580 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  MuxOut[7]          ; clk_div:div_clk|clock_10Hz ; 6.744 ; 7.052 ; Rise       ; clk_div:div_clk|clock_10Hz ;
; o_display1[*]       ; clk_div:div_clk|clock_10Hz ; 6.618 ; 6.702 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[0]      ; clk_div:div_clk|clock_10Hz ; 6.618 ; 6.702 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[1]      ; clk_div:div_clk|clock_10Hz ; 6.804 ; 6.712 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[2]      ; clk_div:div_clk|clock_10Hz ; 7.189 ; 7.047 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[3]      ; clk_div:div_clk|clock_10Hz ; 7.179 ; 7.033 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[4]      ; clk_div:div_clk|clock_10Hz ; 7.059 ; 6.922 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[5]      ; clk_div:div_clk|clock_10Hz ; 7.214 ; 6.904 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display1[6]      ; clk_div:div_clk|clock_10Hz ; 7.216 ; 7.061 ; Rise       ; clk_div:div_clk|clock_10Hz ;
; o_display2[*]       ; clk_div:div_clk|clock_10Hz ; 6.830 ; 6.766 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[0]      ; clk_div:div_clk|clock_10Hz ; 6.830 ; 6.911 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[1]      ; clk_div:div_clk|clock_10Hz ; 7.206 ; 7.083 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[2]      ; clk_div:div_clk|clock_10Hz ; 7.169 ; 7.047 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[3]      ; clk_div:div_clk|clock_10Hz ; 6.848 ; 6.766 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[4]      ; clk_div:div_clk|clock_10Hz ; 7.145 ; 6.998 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[5]      ; clk_div:div_clk|clock_10Hz ; 8.107 ; 7.897 ; Rise       ; clk_div:div_clk|clock_10Hz ;
;  o_display2[6]      ; clk_div:div_clk|clock_10Hz ; 7.051 ; 6.931 ; Rise       ; clk_div:div_clk|clock_10Hz ;
; BranchOut           ; clk_div:div_clk|clock_1Hz  ; 6.869 ; 7.203 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; InstructionOut[*]   ; clk_div:div_clk|clock_1Hz  ; 5.041 ; 5.156 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[0]  ; clk_div:div_clk|clock_1Hz  ; 5.219 ; 5.311 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[1]  ; clk_div:div_clk|clock_1Hz  ; 5.178 ; 5.278 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[2]  ; clk_div:div_clk|clock_1Hz  ; 5.283 ; 5.398 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[3]  ; clk_div:div_clk|clock_1Hz  ; 5.087 ; 5.187 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[4]  ; clk_div:div_clk|clock_1Hz  ; 5.494 ; 5.654 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[5]  ; clk_div:div_clk|clock_1Hz  ; 5.584 ; 5.737 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[6]  ; clk_div:div_clk|clock_1Hz  ; 5.405 ; 5.562 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[7]  ; clk_div:div_clk|clock_1Hz  ; 5.413 ; 5.537 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[8]  ; clk_div:div_clk|clock_1Hz  ; 5.509 ; 5.649 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[9]  ; clk_div:div_clk|clock_1Hz  ; 5.557 ; 5.746 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[10] ; clk_div:div_clk|clock_1Hz  ; 5.637 ; 5.809 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[11] ; clk_div:div_clk|clock_1Hz  ; 5.234 ; 5.358 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[12] ; clk_div:div_clk|clock_1Hz  ; 5.322 ; 5.439 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[13] ; clk_div:div_clk|clock_1Hz  ; 5.627 ; 5.789 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[14] ; clk_div:div_clk|clock_1Hz  ; 5.598 ; 5.768 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[15] ; clk_div:div_clk|clock_1Hz  ; 5.489 ; 5.639 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[16] ; clk_div:div_clk|clock_1Hz  ; 5.293 ; 5.417 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[17] ; clk_div:div_clk|clock_1Hz  ; 5.563 ; 5.742 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[18] ; clk_div:div_clk|clock_1Hz  ; 5.845 ; 6.074 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[19] ; clk_div:div_clk|clock_1Hz  ; 5.268 ; 5.406 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[20] ; clk_div:div_clk|clock_1Hz  ; 5.840 ; 6.047 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[21] ; clk_div:div_clk|clock_1Hz  ; 5.618 ; 5.768 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[22] ; clk_div:div_clk|clock_1Hz  ; 5.291 ; 5.397 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[23] ; clk_div:div_clk|clock_1Hz  ; 5.643 ; 5.823 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[24] ; clk_div:div_clk|clock_1Hz  ; 6.023 ; 6.267 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[25] ; clk_div:div_clk|clock_1Hz  ; 5.289 ; 5.431 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[26] ; clk_div:div_clk|clock_1Hz  ; 5.561 ; 5.752 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[27] ; clk_div:div_clk|clock_1Hz  ; 5.695 ; 5.869 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[28] ; clk_div:div_clk|clock_1Hz  ; 5.420 ; 5.529 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[29] ; clk_div:div_clk|clock_1Hz  ; 5.352 ; 5.492 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[30] ; clk_div:div_clk|clock_1Hz  ; 5.041 ; 5.156 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  InstructionOut[31] ; clk_div:div_clk|clock_1Hz  ; 5.538 ; 5.673 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; MemWriteOut         ; clk_div:div_clk|clock_1Hz  ; 7.659 ; 8.113 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; MuxOut[*]           ; clk_div:div_clk|clock_1Hz  ; 5.000 ; 5.207 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[0]          ; clk_div:div_clk|clock_1Hz  ; 5.485 ; 5.766 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[1]          ; clk_div:div_clk|clock_1Hz  ; 5.000 ; 5.207 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[2]          ; clk_div:div_clk|clock_1Hz  ; 5.090 ; 5.370 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[3]          ; clk_div:div_clk|clock_1Hz  ; 5.603 ; 5.906 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[4]          ; clk_div:div_clk|clock_1Hz  ; 5.624 ; 5.973 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[5]          ; clk_div:div_clk|clock_1Hz  ; 5.341 ; 5.590 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[6]          ; clk_div:div_clk|clock_1Hz  ; 5.161 ; 5.422 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  MuxOut[7]          ; clk_div:div_clk|clock_1Hz  ; 5.532 ; 5.823 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; RegWriteOut         ; clk_div:div_clk|clock_1Hz  ; 6.855 ; 7.107 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; ZeroOut             ; clk_div:div_clk|clock_1Hz  ; 7.575 ; 7.973 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display1[*]       ; clk_div:div_clk|clock_1Hz  ; 5.487 ; 5.571 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[0]      ; clk_div:div_clk|clock_1Hz  ; 5.487 ; 5.571 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[1]      ; clk_div:div_clk|clock_1Hz  ; 5.673 ; 5.581 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[2]      ; clk_div:div_clk|clock_1Hz  ; 6.058 ; 5.916 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[3]      ; clk_div:div_clk|clock_1Hz  ; 6.048 ; 5.902 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[4]      ; clk_div:div_clk|clock_1Hz  ; 5.928 ; 5.785 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[5]      ; clk_div:div_clk|clock_1Hz  ; 5.896 ; 5.773 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display1[6]      ; clk_div:div_clk|clock_1Hz  ; 6.085 ; 5.930 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display2[*]       ; clk_div:div_clk|clock_1Hz  ; 5.672 ; 5.595 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[0]      ; clk_div:div_clk|clock_1Hz  ; 5.672 ; 5.740 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[1]      ; clk_div:div_clk|clock_1Hz  ; 6.035 ; 5.916 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[2]      ; clk_div:div_clk|clock_1Hz  ; 6.025 ; 5.876 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[3]      ; clk_div:div_clk|clock_1Hz  ; 5.687 ; 5.595 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[4]      ; clk_div:div_clk|clock_1Hz  ; 5.974 ; 5.827 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[5]      ; clk_div:div_clk|clock_1Hz  ; 6.903 ; 6.726 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display2[6]      ; clk_div:div_clk|clock_1Hz  ; 5.843 ; 5.753 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display3[*]       ; clk_div:div_clk|clock_1Hz  ; 5.759 ; 5.696 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[0]      ; clk_div:div_clk|clock_1Hz  ; 6.013 ; 6.110 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[1]      ; clk_div:div_clk|clock_1Hz  ; 7.086 ; 6.936 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[2]      ; clk_div:div_clk|clock_1Hz  ; 6.108 ; 5.995 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[3]      ; clk_div:div_clk|clock_1Hz  ; 5.759 ; 5.697 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[4]      ; clk_div:div_clk|clock_1Hz  ; 5.759 ; 5.696 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[5]      ; clk_div:div_clk|clock_1Hz  ; 5.861 ; 5.696 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display3[6]      ; clk_div:div_clk|clock_1Hz  ; 5.834 ; 5.768 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display4[*]       ; clk_div:div_clk|clock_1Hz  ; 5.857 ; 5.784 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[0]      ; clk_div:div_clk|clock_1Hz  ; 6.362 ; 6.534 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[1]      ; clk_div:div_clk|clock_1Hz  ; 6.201 ; 6.052 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[2]      ; clk_div:div_clk|clock_1Hz  ; 6.029 ; 5.986 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[3]      ; clk_div:div_clk|clock_1Hz  ; 6.122 ; 6.008 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[4]      ; clk_div:div_clk|clock_1Hz  ; 5.981 ; 5.838 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[5]      ; clk_div:div_clk|clock_1Hz  ; 5.857 ; 5.784 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display4[6]      ; clk_div:div_clk|clock_1Hz  ; 5.916 ; 5.821 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display5[*]       ; clk_div:div_clk|clock_1Hz  ; 6.036 ; 5.970 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[0]      ; clk_div:div_clk|clock_1Hz  ; 6.565 ; 6.741 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[1]      ; clk_div:div_clk|clock_1Hz  ; 6.934 ; 6.763 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[2]      ; clk_div:div_clk|clock_1Hz  ; 7.199 ; 7.062 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[3]      ; clk_div:div_clk|clock_1Hz  ; 6.076 ; 6.016 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[4]      ; clk_div:div_clk|clock_1Hz  ; 6.078 ; 6.004 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[5]      ; clk_div:div_clk|clock_1Hz  ; 6.150 ; 6.067 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display5[6]      ; clk_div:div_clk|clock_1Hz  ; 6.036 ; 5.970 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display6[*]       ; clk_div:div_clk|clock_1Hz  ; 5.840 ; 5.865 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[0]      ; clk_div:div_clk|clock_1Hz  ; 5.840 ; 5.985 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[1]      ; clk_div:div_clk|clock_1Hz  ; 6.006 ; 5.865 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[2]      ; clk_div:div_clk|clock_1Hz  ; 6.553 ; 6.445 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[3]      ; clk_div:div_clk|clock_1Hz  ; 6.573 ; 6.392 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[4]      ; clk_div:div_clk|clock_1Hz  ; 6.369 ; 6.204 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[5]      ; clk_div:div_clk|clock_1Hz  ; 6.732 ; 6.505 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display6[6]      ; clk_div:div_clk|clock_1Hz  ; 6.964 ; 6.758 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display7[*]       ; clk_div:div_clk|clock_1Hz  ; 6.170 ; 6.126 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[0]      ; clk_div:div_clk|clock_1Hz  ; 6.334 ; 6.437 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[1]      ; clk_div:div_clk|clock_1Hz  ; 6.427 ; 6.312 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[2]      ; clk_div:div_clk|clock_1Hz  ; 6.170 ; 6.248 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[3]      ; clk_div:div_clk|clock_1Hz  ; 6.377 ; 6.277 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[4]      ; clk_div:div_clk|clock_1Hz  ; 6.384 ; 6.126 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[5]      ; clk_div:div_clk|clock_1Hz  ; 6.984 ; 6.875 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display7[6]      ; clk_div:div_clk|clock_1Hz  ; 7.252 ; 7.119 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display8[*]       ; clk_div:div_clk|clock_1Hz  ; 6.842 ; 6.578 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[0]      ; clk_div:div_clk|clock_1Hz  ; 8.290 ; 8.768 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[1]      ; clk_div:div_clk|clock_1Hz  ; 9.573 ; 9.127 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[2]      ; clk_div:div_clk|clock_1Hz  ; 7.676 ; 7.308 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[3]      ; clk_div:div_clk|clock_1Hz  ; 7.153 ; 6.858 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[4]      ; clk_div:div_clk|clock_1Hz  ; 7.009 ; 6.772 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[5]      ; clk_div:div_clk|clock_1Hz  ; 9.344 ; 8.868 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
;  o_display8[6]      ; clk_div:div_clk|clock_1Hz  ; 6.842 ; 6.578 ; Rise       ; clk_div:div_clk|clock_1Hz  ;
; o_display1[*]       ; swapButton                 ; 5.979 ; 6.037 ; Fall       ; swapButton                 ;
;  o_display1[0]      ; swapButton                 ; 5.979 ; 6.037 ; Fall       ; swapButton                 ;
;  o_display1[1]      ; swapButton                 ; 6.327 ; 6.220 ; Fall       ; swapButton                 ;
;  o_display1[2]      ; swapButton                 ; 6.534 ; 6.418 ; Fall       ; swapButton                 ;
;  o_display1[3]      ; swapButton                 ; 6.698 ; 6.537 ; Fall       ; swapButton                 ;
;  o_display1[4]      ; swapButton                 ; 6.393 ; 6.284 ; Fall       ; swapButton                 ;
;  o_display1[5]      ; swapButton                 ; 6.355 ; 6.274 ; Fall       ; swapButton                 ;
;  o_display1[6]      ; swapButton                 ; 6.546 ; 6.422 ; Fall       ; swapButton                 ;
; o_display2[*]       ; swapButton                 ; 6.054 ; 6.045 ; Fall       ; swapButton                 ;
;  o_display2[0]      ; swapButton                 ; 6.054 ; 6.104 ; Fall       ; swapButton                 ;
;  o_display2[1]      ; swapButton                 ; 6.419 ; 6.285 ; Fall       ; swapButton                 ;
;  o_display2[2]      ; swapButton                 ; 6.378 ; 6.233 ; Fall       ; swapButton                 ;
;  o_display2[3]      ; swapButton                 ; 6.145 ; 6.045 ; Fall       ; swapButton                 ;
;  o_display2[4]      ; swapButton                 ; 6.362 ; 6.218 ; Fall       ; swapButton                 ;
;  o_display2[5]      ; swapButton                 ; 7.219 ; 7.071 ; Fall       ; swapButton                 ;
;  o_display2[6]      ; swapButton                 ; 6.159 ; 6.090 ; Fall       ; swapButton                 ;
; o_display3[*]       ; swapButton                 ; 6.241 ; 6.014 ; Fall       ; swapButton                 ;
;  o_display3[0]      ; swapButton                 ; 6.241 ; 6.708 ; Fall       ; swapButton                 ;
;  o_display3[1]      ; swapButton                 ; 7.687 ; 7.167 ; Fall       ; swapButton                 ;
;  o_display3[2]      ; swapButton                 ; 6.823 ; 6.328 ; Fall       ; swapButton                 ;
;  o_display3[3]      ; swapButton                 ; 6.457 ; 6.014 ; Fall       ; swapButton                 ;
;  o_display3[4]      ; swapButton                 ; 6.465 ; 6.021 ; Fall       ; swapButton                 ;
;  o_display3[5]      ; swapButton                 ; 6.467 ; 6.025 ; Fall       ; swapButton                 ;
;  o_display3[6]      ; swapButton                 ; 6.553 ; 6.104 ; Fall       ; swapButton                 ;
; o_display4[*]       ; swapButton                 ; 6.322 ; 5.905 ; Fall       ; swapButton                 ;
;  o_display4[0]      ; swapButton                 ; 6.521 ; 7.034 ; Fall       ; swapButton                 ;
;  o_display4[1]      ; swapButton                 ; 6.813 ; 6.318 ; Fall       ; swapButton                 ;
;  o_display4[2]      ; swapButton                 ; 6.599 ; 6.155 ; Fall       ; swapButton                 ;
;  o_display4[3]      ; swapButton                 ; 6.561 ; 6.129 ; Fall       ; swapButton                 ;
;  o_display4[4]      ; swapButton                 ; 6.407 ; 5.989 ; Fall       ; swapButton                 ;
;  o_display4[5]      ; swapButton                 ; 6.432 ; 6.017 ; Fall       ; swapButton                 ;
;  o_display4[6]      ; swapButton                 ; 6.322 ; 5.905 ; Fall       ; swapButton                 ;
; o_display5[*]       ; swapButton                 ; 5.437 ; 5.154 ; Fall       ; swapButton                 ;
;  o_display5[0]      ; swapButton                 ; 5.749 ; 6.139 ; Fall       ; swapButton                 ;
;  o_display5[1]      ; swapButton                 ; 6.329 ; 5.938 ; Fall       ; swapButton                 ;
;  o_display5[2]      ; swapButton                 ; 6.595 ; 6.240 ; Fall       ; swapButton                 ;
;  o_display5[3]      ; swapButton                 ; 5.475 ; 5.195 ; Fall       ; swapButton                 ;
;  o_display5[4]      ; swapButton                 ; 5.470 ; 5.188 ; Fall       ; swapButton                 ;
;  o_display5[5]      ; swapButton                 ; 5.461 ; 5.172 ; Fall       ; swapButton                 ;
;  o_display5[6]      ; swapButton                 ; 5.437 ; 5.154 ; Fall       ; swapButton                 ;
; o_display6[*]       ; swapButton                 ; 5.475 ; 5.174 ; Fall       ; swapButton                 ;
;  o_display6[0]      ; swapButton                 ; 6.184 ; 6.677 ; Fall       ; swapButton                 ;
;  o_display6[1]      ; swapButton                 ; 6.677 ; 6.204 ; Fall       ; swapButton                 ;
;  o_display6[2]      ; swapButton                 ; 7.136 ; 6.619 ; Fall       ; swapButton                 ;
;  o_display6[3]      ; swapButton                 ; 7.141 ; 6.638 ; Fall       ; swapButton                 ;
;  o_display6[4]      ; swapButton                 ; 7.058 ; 6.546 ; Fall       ; swapButton                 ;
;  o_display6[5]      ; swapButton                 ; 7.310 ; 6.757 ; Fall       ; swapButton                 ;
;  o_display6[6]      ; swapButton                 ; 5.475 ; 5.174 ; Fall       ; swapButton                 ;
; o_display7[*]       ; swapButton                 ; 4.941 ; 4.705 ; Fall       ; swapButton                 ;
;  o_display7[0]      ; swapButton                 ; 4.945 ; 5.206 ; Fall       ; swapButton                 ;
;  o_display7[1]      ; swapButton                 ; 5.111 ; 4.845 ; Fall       ; swapButton                 ;
;  o_display7[2]      ; swapButton                 ; 4.941 ; 4.705 ; Fall       ; swapButton                 ;
;  o_display7[3]      ; swapButton                 ; 5.152 ; 4.893 ; Fall       ; swapButton                 ;
;  o_display7[4]      ; swapButton                 ; 4.980 ; 4.737 ; Fall       ; swapButton                 ;
;  o_display7[5]      ; swapButton                 ; 5.668 ; 5.408 ; Fall       ; swapButton                 ;
;  o_display7[6]      ; swapButton                 ; 6.025 ; 5.732 ; Fall       ; swapButton                 ;
; o_display8[*]       ; swapButton                 ; 5.766 ; 5.424 ; Fall       ; swapButton                 ;
;  o_display8[0]      ; swapButton                 ; 8.512 ; 9.292 ; Fall       ; swapButton                 ;
;  o_display8[1]      ; swapButton                 ; 9.856 ; 9.130 ; Fall       ; swapButton                 ;
;  o_display8[2]      ; swapButton                 ; 7.926 ; 7.285 ; Fall       ; swapButton                 ;
;  o_display8[3]      ; swapButton                 ; 7.212 ; 6.678 ; Fall       ; swapButton                 ;
;  o_display8[4]      ; swapButton                 ; 5.766 ; 5.424 ; Fall       ; swapButton                 ;
;  o_display8[5]      ; swapButton                 ; 7.058 ; 6.643 ; Fall       ; swapButton                 ;
;  o_display8[6]      ; swapButton                 ; 7.404 ; 6.829 ; Fall       ; swapButton                 ;
+---------------------+----------------------------+-------+-------+------------+----------------------------+


+--------------------------------------------------------------------+
; Progagation Delay                                                  ;
+----------------+---------------+--------+--------+--------+--------+
; Input Port     ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+----------------+---------------+--------+--------+--------+--------+
; ValueSelect[0] ; MuxOut[0]     ; 10.927 ; 10.921 ; 11.367 ; 11.295 ;
; ValueSelect[0] ; MuxOut[1]     ; 10.194 ; 10.333 ; 10.690 ; 10.680 ;
; ValueSelect[0] ; MuxOut[2]     ; 11.763 ; 11.660 ; 12.122 ; 12.117 ;
; ValueSelect[0] ; MuxOut[3]     ; 12.797 ; 12.725 ; 13.225 ; 13.116 ;
; ValueSelect[0] ; MuxOut[4]     ; 12.743 ; 12.727 ; 13.077 ; 13.212 ;
; ValueSelect[0] ; MuxOut[5]     ; 12.352 ; 12.371 ; 12.780 ; 12.762 ;
; ValueSelect[0] ; MuxOut[6]     ; 12.101 ; 12.104 ; 12.529 ; 12.495 ;
; ValueSelect[0] ; MuxOut[7]     ; 11.734 ; 11.727 ; 12.185 ; 12.046 ;
; ValueSelect[0] ; o_display1[0] ; 12.857 ; 12.891 ; 13.267 ; 13.282 ;
; ValueSelect[0] ; o_display1[1] ; 12.930 ; 13.112 ; 13.358 ; 13.503 ;
; ValueSelect[0] ; o_display1[2] ; 13.716 ; 13.797 ; 14.144 ; 14.188 ;
; ValueSelect[0] ; o_display1[3] ; 13.595 ; 13.564 ; 13.986 ; 13.955 ;
; ValueSelect[0] ; o_display1[4] ; 13.477 ; 13.553 ; 13.903 ; 13.944 ;
; ValueSelect[0] ; o_display1[5] ; 13.415 ; 13.431 ; 13.806 ; 13.822 ;
; ValueSelect[0] ; o_display1[6] ; 13.808 ; 13.809 ; 14.199 ; 14.200 ;
; ValueSelect[0] ; o_display2[0] ; 14.578 ; 14.499 ; 15.062 ; 14.984 ;
; ValueSelect[0] ; o_display2[1] ; 14.983 ; 15.086 ; 15.468 ; 15.420 ;
; ValueSelect[0] ; o_display2[2] ; 14.898 ; 14.931 ; 15.383 ; 15.265 ;
; ValueSelect[0] ; o_display2[3] ; 14.353 ; 14.467 ; 14.838 ; 14.952 ;
; ValueSelect[0] ; o_display2[4] ; 14.822 ; 14.910 ; 15.156 ; 15.395 ;
; ValueSelect[0] ; o_display2[5] ; 16.295 ; 16.186 ; 16.780 ; 16.671 ;
; ValueSelect[0] ; o_display2[6] ; 14.700 ; 14.745 ; 15.185 ; 15.230 ;
; ValueSelect[1] ; MuxOut[0]     ; 11.351 ; 11.151 ; 11.625 ; 11.780 ;
; ValueSelect[1] ; MuxOut[1]     ; 10.915 ; 10.514 ; 10.915 ; 11.415 ;
; ValueSelect[1] ; MuxOut[2]     ; 12.099 ; 11.975 ; 12.432 ; 12.444 ;
; ValueSelect[1] ; MuxOut[3]     ; 13.904 ; 13.040 ; 13.535 ; 14.318 ;
; ValueSelect[1] ; MuxOut[4]     ; 13.355 ; 13.042 ; 13.387 ; 13.877 ;
; ValueSelect[1] ; MuxOut[5]     ; 13.251 ; 12.686 ; 13.090 ; 13.582 ;
; ValueSelect[1] ; MuxOut[6]     ; 13.065 ; 12.419 ; 12.839 ; 13.505 ;
; ValueSelect[1] ; MuxOut[7]     ; 12.162 ; 12.043 ; 12.498 ; 12.533 ;
; ValueSelect[1] ; o_display1[0] ; 13.946 ; 13.868 ; 14.450 ; 14.484 ;
; ValueSelect[1] ; o_display1[1] ; 14.037 ; 14.061 ; 14.497 ; 14.705 ;
; ValueSelect[1] ; o_display1[2] ; 14.823 ; 14.112 ; 14.454 ; 15.390 ;
; ValueSelect[1] ; o_display1[3] ; 14.553 ; 14.634 ; 15.188 ; 15.157 ;
; ValueSelect[1] ; o_display1[4] ; 14.582 ; 14.503 ; 15.070 ; 15.146 ;
; ValueSelect[1] ; o_display1[5] ; 14.386 ; 14.483 ; 15.008 ; 15.024 ;
; ValueSelect[1] ; o_display1[6] ; 14.825 ; 14.822 ; 15.401 ; 15.402 ;
; ValueSelect[1] ; o_display2[0] ; 15.190 ; 15.075 ; 15.727 ; 15.649 ;
; ValueSelect[1] ; o_display2[1] ; 15.298 ; 15.698 ; 16.133 ; 15.730 ;
; ValueSelect[1] ; o_display2[2] ; 15.213 ; 15.543 ; 16.048 ; 15.575 ;
; ValueSelect[1] ; o_display2[3] ; 14.928 ; 15.079 ; 15.503 ; 15.617 ;
; ValueSelect[1] ; o_display2[4] ; 15.434 ; 15.225 ; 15.466 ; 16.060 ;
; ValueSelect[1] ; o_display2[5] ; 16.869 ; 16.797 ; 17.445 ; 17.336 ;
; ValueSelect[1] ; o_display2[6] ; 15.271 ; 15.356 ; 15.850 ; 15.895 ;
; ValueSelect[2] ; MuxOut[0]     ; 10.202 ; 10.868 ; 11.301 ; 10.503 ;
; ValueSelect[2] ; MuxOut[1]     ; 9.491  ; 10.503 ; 10.865 ; 9.864  ;
; ValueSelect[2] ; MuxOut[2]     ; 11.250 ; 11.532 ; 12.049 ; 11.577 ;
; ValueSelect[2] ; MuxOut[3]     ; 12.193 ; 13.406 ; 13.854 ; 12.458 ;
; ValueSelect[2] ; MuxOut[4]     ; 12.227 ; 12.965 ; 13.305 ; 12.640 ;
; ValueSelect[2] ; MuxOut[5]     ; 11.747 ; 12.670 ; 13.201 ; 12.102 ;
; ValueSelect[2] ; MuxOut[6]     ; 11.495 ; 12.593 ; 13.015 ; 11.835 ;
; ValueSelect[2] ; MuxOut[7]     ; 10.467 ; 11.679 ; 12.112 ; 10.759 ;
; ValueSelect[2] ; o_display1[0] ; 13.538 ; 13.572 ; 13.896 ; 13.818 ;
; ValueSelect[2] ; o_display1[1] ; 13.585 ; 13.793 ; 13.987 ; 14.011 ;
; ValueSelect[2] ; o_display1[2] ; 13.442 ; 14.478 ; 14.773 ; 13.928 ;
; ValueSelect[2] ; o_display1[3] ; 14.276 ; 14.245 ; 14.503 ; 14.584 ;
; ValueSelect[2] ; o_display1[4] ; 14.158 ; 14.234 ; 14.532 ; 14.453 ;
; ValueSelect[2] ; o_display1[5] ; 14.096 ; 14.112 ; 14.336 ; 14.433 ;
; ValueSelect[2] ; o_display1[6] ; 14.489 ; 14.490 ; 14.775 ; 14.772 ;
; ValueSelect[2] ; o_display2[0] ; 14.815 ; 14.737 ; 15.140 ; 15.025 ;
; ValueSelect[2] ; o_display2[1] ; 15.221 ; 14.570 ; 14.896 ; 15.648 ;
; ValueSelect[2] ; o_display2[2] ; 15.136 ; 14.415 ; 14.811 ; 15.493 ;
; ValueSelect[2] ; o_display2[3] ; 14.591 ; 14.705 ; 14.878 ; 15.029 ;
; ValueSelect[2] ; o_display2[4] ; 14.306 ; 15.148 ; 15.384 ; 14.823 ;
; ValueSelect[2] ; o_display2[5] ; 16.533 ; 16.424 ; 16.819 ; 16.747 ;
; ValueSelect[2] ; o_display2[6] ; 14.938 ; 14.983 ; 15.221 ; 15.306 ;
+----------------+---------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Progagation Delay                                      ;
+----------------+---------------+-------+-------+-------+-------+
; Input Port     ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+----------------+---------------+-------+-------+-------+-------+
; ValueSelect[0] ; MuxOut[0]     ; 5.284 ; 5.545 ; 6.008 ; 6.095 ;
; ValueSelect[0] ; MuxOut[1]     ; 4.908 ; 5.211 ; 5.703 ; 5.695 ;
; ValueSelect[0] ; MuxOut[2]     ; 5.286 ; 5.431 ; 5.918 ; 6.101 ;
; ValueSelect[0] ; MuxOut[3]     ; 5.997 ; 6.136 ; 6.551 ; 6.855 ;
; ValueSelect[0] ; MuxOut[4]     ; 5.686 ; 5.847 ; 6.262 ; 6.548 ;
; ValueSelect[0] ; MuxOut[5]     ; 5.701 ; 5.726 ; 6.176 ; 6.550 ;
; ValueSelect[0] ; MuxOut[6]     ; 5.683 ; 5.741 ; 6.177 ; 6.545 ;
; ValueSelect[0] ; MuxOut[7]     ; 5.691 ; 5.759 ; 6.196 ; 6.549 ;
; ValueSelect[0] ; o_display1[0] ; 5.390 ; 5.470 ; 6.099 ; 6.194 ;
; ValueSelect[0] ; o_display1[1] ; 5.613 ; 5.485 ; 6.301 ; 6.209 ;
; ValueSelect[0] ; o_display1[2] ; 5.986 ; 5.820 ; 6.686 ; 6.544 ;
; ValueSelect[0] ; o_display1[3] ; 5.943 ; 5.802 ; 6.667 ; 6.511 ;
; ValueSelect[0] ; o_display1[4] ; 5.823 ; 5.710 ; 6.547 ; 6.400 ;
; ValueSelect[0] ; o_display1[5] ; 5.780 ; 5.677 ; 6.504 ; 6.386 ;
; ValueSelect[0] ; o_display1[6] ; 5.982 ; 5.831 ; 6.706 ; 6.540 ;
; ValueSelect[0] ; o_display2[0] ; 6.146 ; 6.226 ; 6.631 ; 6.718 ;
; ValueSelect[0] ; o_display2[1] ; 6.523 ; 6.398 ; 7.016 ; 6.884 ;
; ValueSelect[0] ; o_display2[2] ; 6.495 ; 6.344 ; 6.970 ; 6.892 ;
; ValueSelect[0] ; o_display2[3] ; 6.157 ; 6.088 ; 6.649 ; 6.573 ;
; ValueSelect[0] ; o_display2[4] ; 6.455 ; 6.333 ; 6.990 ; 6.808 ;
; ValueSelect[0] ; o_display2[5] ; 7.415 ; 7.224 ; 7.908 ; 7.710 ;
; ValueSelect[0] ; o_display2[6] ; 6.360 ; 6.247 ; 6.852 ; 6.732 ;
; ValueSelect[1] ; MuxOut[0]     ; 5.492 ; 5.556 ; 6.036 ; 6.291 ;
; ValueSelect[1] ; MuxOut[1]     ; 5.188 ; 5.156 ; 5.660 ; 5.956 ;
; ValueSelect[1] ; MuxOut[2]     ; 5.875 ; 5.597 ; 6.052 ; 6.676 ;
; ValueSelect[1] ; MuxOut[3]     ; 6.429 ; 6.258 ; 6.678 ; 7.226 ;
; ValueSelect[1] ; MuxOut[4]     ; 6.340 ; 5.969 ; 6.389 ; 7.122 ;
; ValueSelect[1] ; MuxOut[5]     ; 6.164 ; 5.848 ; 6.303 ; 6.936 ;
; ValueSelect[1] ; MuxOut[6]     ; 6.110 ; 5.863 ; 6.304 ; 6.888 ;
; ValueSelect[1] ; MuxOut[7]     ; 5.907 ; 5.881 ; 6.323 ; 6.769 ;
; ValueSelect[1] ; o_display1[0] ; 5.560 ; 5.659 ; 6.142 ; 6.222 ;
; ValueSelect[1] ; o_display1[1] ; 5.762 ; 5.693 ; 6.365 ; 6.237 ;
; ValueSelect[1] ; o_display1[2] ; 6.147 ; 6.028 ; 6.738 ; 6.572 ;
; ValueSelect[1] ; o_display1[3] ; 6.133 ; 5.972 ; 6.695 ; 6.554 ;
; ValueSelect[1] ; o_display1[4] ; 6.031 ; 5.861 ; 6.575 ; 6.462 ;
; ValueSelect[1] ; o_display1[5] ; 5.969 ; 5.847 ; 6.532 ; 6.429 ;
; ValueSelect[1] ; o_display1[6] ; 6.171 ; 6.001 ; 6.734 ; 6.583 ;
; ValueSelect[1] ; o_display2[0] ; 6.268 ; 6.348 ; 6.758 ; 6.845 ;
; ValueSelect[1] ; o_display2[1] ; 6.645 ; 6.520 ; 7.143 ; 7.011 ;
; ValueSelect[1] ; o_display2[2] ; 6.670 ; 6.466 ; 7.097 ; 7.019 ;
; ValueSelect[1] ; o_display2[3] ; 6.279 ; 6.210 ; 6.776 ; 6.700 ;
; ValueSelect[1] ; o_display2[4] ; 6.577 ; 6.490 ; 7.117 ; 6.935 ;
; ValueSelect[1] ; o_display2[5] ; 7.537 ; 7.346 ; 8.035 ; 7.837 ;
; ValueSelect[1] ; o_display2[6] ; 6.482 ; 6.369 ; 6.979 ; 6.859 ;
; ValueSelect[2] ; MuxOut[0]     ; 5.029 ; 5.400 ; 5.852 ; 5.817 ;
; ValueSelect[2] ; MuxOut[1]     ; 4.723 ; 5.000 ; 5.476 ; 5.480 ;
; ValueSelect[2] ; MuxOut[2]     ; 4.930 ; 5.646 ; 6.053 ; 5.709 ;
; ValueSelect[2] ; MuxOut[3]     ; 5.553 ; 6.159 ; 6.634 ; 6.390 ;
; ValueSelect[2] ; MuxOut[4]     ; 5.262 ; 5.918 ; 6.297 ; 6.099 ;
; ValueSelect[2] ; MuxOut[5]     ; 5.175 ; 5.867 ; 6.323 ; 5.977 ;
; ValueSelect[2] ; MuxOut[6]     ; 5.229 ; 5.819 ; 6.312 ; 6.041 ;
; ValueSelect[2] ; MuxOut[7]     ; 5.195 ; 5.854 ; 6.259 ; 6.009 ;
; ValueSelect[2] ; o_display1[0] ; 5.135 ; 5.215 ; 5.821 ; 5.920 ;
; ValueSelect[2] ; o_display1[1] ; 5.428 ; 5.230 ; 6.023 ; 6.053 ;
; ValueSelect[2] ; o_display1[2] ; 5.801 ; 5.565 ; 6.408 ; 6.377 ;
; ValueSelect[2] ; o_display1[3] ; 5.688 ; 5.547 ; 6.394 ; 6.233 ;
; ValueSelect[2] ; o_display1[4] ; 5.568 ; 5.525 ; 6.391 ; 6.122 ;
; ValueSelect[2] ; o_display1[5] ; 5.525 ; 5.422 ; 6.230 ; 6.108 ;
; ValueSelect[2] ; o_display1[6] ; 5.727 ; 5.576 ; 6.432 ; 6.262 ;
; ValueSelect[2] ; o_display2[0] ; 5.630 ; 5.717 ; 6.397 ; 6.477 ;
; ValueSelect[2] ; o_display2[1] ; 6.015 ; 5.883 ; 6.774 ; 6.649 ;
; ValueSelect[2] ; o_display2[2] ; 5.969 ; 5.944 ; 6.848 ; 6.595 ;
; ValueSelect[2] ; o_display2[3] ; 5.648 ; 5.572 ; 6.408 ; 6.339 ;
; ValueSelect[2] ; o_display2[4] ; 6.042 ; 5.807 ; 6.706 ; 6.668 ;
; ValueSelect[2] ; o_display2[5] ; 6.907 ; 6.709 ; 7.666 ; 7.475 ;
; ValueSelect[2] ; o_display2[6] ; 5.851 ; 5.731 ; 6.611 ; 6.498 ;
+----------------+---------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; MuxOut[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MuxOut[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MuxOut[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MuxOut[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MuxOut[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MuxOut[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MuxOut[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MuxOut[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[17] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[18] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[19] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[20] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[21] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[22] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[23] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[24] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[25] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[26] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[27] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[28] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[29] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[30] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[31] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BranchOut          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ZeroOut            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MemWriteOut        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RegWriteOut        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display1[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display1[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display1[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display1[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display1[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display1[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display1[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display2[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display2[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display2[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display2[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display2[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display2[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display2[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display3[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display3[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display3[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display3[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display3[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display3[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display3[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display4[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display4[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display4[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display4[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display4[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display4[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display4[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display5[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display5[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display5[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display5[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display5[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display5[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display5[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display6[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display6[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display6[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display6[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display6[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display6[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display6[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display7[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display7[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display7[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display7[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display7[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display7[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display7[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display8[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display8[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display8[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display8[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display8[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display8[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display8[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; memClock                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ValueSelect[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ValueSelect[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ValueSelect[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GReset                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; swapButton              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GClock                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MuxOut[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MuxOut[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MuxOut[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MuxOut[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MuxOut[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MuxOut[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MuxOut[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MuxOut[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; BranchOut          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ZeroOut            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MemWriteOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; RegWriteOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; o_display2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; o_display3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display4[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display4[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display4[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display4[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display4[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display5[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; o_display5[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display5[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display5[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display5[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display6[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; o_display7[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; o_display8[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display8[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; o_display8[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display8[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; o_display8[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MuxOut[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; BranchOut          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ZeroOut            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MemWriteOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; RegWriteOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; o_display2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; o_display3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; o_display5[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; o_display7[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; o_display8[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; o_display8[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; o_display8[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MuxOut[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BranchOut          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ZeroOut            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MemWriteOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RegWriteOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; o_display2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; o_display3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display5[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; o_display5[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display6[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display6[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display6[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display6[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display6[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display6[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display7[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display7[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display7[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display7[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display7[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; o_display7[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; o_display8[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; o_display8[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; o_display8[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                 ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; clk_div:div_clk|clock_1Hz        ; clk_div:div_clk|clock_1Hz        ; 58708    ; 6        ; 0        ; 0        ;
; clk_div:div_clk|clock_10Hz       ; clk_div:div_clk|clock_1Hz        ; 64       ; 0        ; 0        ; 0        ;
; clk_div:div_clk|clock_1Khz_int   ; clk_div:div_clk|clock_1Khz_int   ; 11       ; 0        ; 0        ; 0        ;
; clk_div:div_clk|clock_100hz_int  ; clk_div:div_clk|clock_1Khz_int   ; 1        ; 1        ; 0        ; 0        ;
; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int   ; 11       ; 0        ; 0        ; 0        ;
; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int   ; 1        ; 1        ; 0        ; 0        ;
; clk_div:div_clk|clock_1Hz        ; clk_div:div_clk|clock_10Hz       ; 8192     ; 0        ; 0        ; 0        ;
; clk_div:div_clk|clock_10Hz_int   ; clk_div:div_clk|clock_10Hz_int   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:div_clk|clock_1Khz_int   ; clk_div:div_clk|clock_10Khz_int  ; 1        ; 1        ; 0        ; 0        ;
; clk_div:div_clk|clock_10Khz_int  ; clk_div:div_clk|clock_10Khz_int  ; 11       ; 0        ; 0        ; 0        ;
; clk_div:div_clk|clock_10Hz_int   ; clk_div:div_clk|clock_100hz_int  ; 1        ; 1        ; 0        ; 0        ;
; clk_div:div_clk|clock_100hz_int  ; clk_div:div_clk|clock_100hz_int  ; 11       ; 0        ; 0        ; 0        ;
; clk_div:div_clk|clock_10Khz_int  ; clk_div:div_clk|clock_100Khz_int ; 1        ; 1        ; 0        ; 0        ;
; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 11       ; 0        ; 0        ; 0        ;
; clk_div:div_clk|clock_10Hz_int   ; GClock                           ; 2        ; 1        ; 0        ; 0        ;
; GClock                           ; GClock                           ; 28       ; 0        ; 0        ; 0        ;
; swapButton                       ; swapButton                       ; 0        ; 0        ; 0        ; 1        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                  ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; clk_div:div_clk|clock_1Hz        ; clk_div:div_clk|clock_1Hz        ; 58708    ; 6        ; 0        ; 0        ;
; clk_div:div_clk|clock_10Hz       ; clk_div:div_clk|clock_1Hz        ; 64       ; 0        ; 0        ; 0        ;
; clk_div:div_clk|clock_1Khz_int   ; clk_div:div_clk|clock_1Khz_int   ; 11       ; 0        ; 0        ; 0        ;
; clk_div:div_clk|clock_100hz_int  ; clk_div:div_clk|clock_1Khz_int   ; 1        ; 1        ; 0        ; 0        ;
; clk_div:div_clk|clock_1Mhz_int   ; clk_div:div_clk|clock_1Mhz_int   ; 11       ; 0        ; 0        ; 0        ;
; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_1Mhz_int   ; 1        ; 1        ; 0        ; 0        ;
; clk_div:div_clk|clock_1Hz        ; clk_div:div_clk|clock_10Hz       ; 8192     ; 0        ; 0        ; 0        ;
; clk_div:div_clk|clock_10Hz_int   ; clk_div:div_clk|clock_10Hz_int   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:div_clk|clock_1Khz_int   ; clk_div:div_clk|clock_10Khz_int  ; 1        ; 1        ; 0        ; 0        ;
; clk_div:div_clk|clock_10Khz_int  ; clk_div:div_clk|clock_10Khz_int  ; 11       ; 0        ; 0        ; 0        ;
; clk_div:div_clk|clock_10Hz_int   ; clk_div:div_clk|clock_100hz_int  ; 1        ; 1        ; 0        ; 0        ;
; clk_div:div_clk|clock_100hz_int  ; clk_div:div_clk|clock_100hz_int  ; 11       ; 0        ; 0        ; 0        ;
; clk_div:div_clk|clock_10Khz_int  ; clk_div:div_clk|clock_100Khz_int ; 1        ; 1        ; 0        ; 0        ;
; clk_div:div_clk|clock_100Khz_int ; clk_div:div_clk|clock_100Khz_int ; 11       ; 0        ; 0        ; 0        ;
; clk_div:div_clk|clock_10Hz_int   ; GClock                           ; 2        ; 1        ; 0        ; 0        ;
; GClock                           ; GClock                           ; 28       ; 0        ; 0        ; 0        ;
; swapButton                       ; swapButton                       ; 0        ; 0        ; 0        ; 1        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 136   ; 136  ;
; Unconstrained Output Ports      ; 100   ; 100  ;
; Unconstrained Output Port Paths ; 1596  ; 1596 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Fri Apr 05 12:16:22 2024
Info: Command: quartus_sta CEG_3156_Lab3 -c CEG_3156_Lab3
Info: qsta_default_script.tcl version: #1
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CEG_3156_Lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_div:div_clk|clock_1Hz clk_div:div_clk|clock_1Hz
    Info (332105): create_clock -period 1.000 -name GClock GClock
    Info (332105): create_clock -period 1.000 -name clk_div:div_clk|clock_10Hz_int clk_div:div_clk|clock_10Hz_int
    Info (332105): create_clock -period 1.000 -name clk_div:div_clk|clock_100hz_int clk_div:div_clk|clock_100hz_int
    Info (332105): create_clock -period 1.000 -name clk_div:div_clk|clock_1Khz_int clk_div:div_clk|clock_1Khz_int
    Info (332105): create_clock -period 1.000 -name clk_div:div_clk|clock_10Khz_int clk_div:div_clk|clock_10Khz_int
    Info (332105): create_clock -period 1.000 -name clk_div:div_clk|clock_100Khz_int clk_div:div_clk|clock_100Khz_int
    Info (332105): create_clock -period 1.000 -name clk_div:div_clk|clock_1Mhz_int clk_div:div_clk|clock_1Mhz_int
    Info (332105): create_clock -period 1.000 -name clk_div:div_clk|clock_10Hz clk_div:div_clk|clock_10Hz
    Info (332105): create_clock -period 1.000 -name swapButton swapButton
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.113
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.113      -762.086 clk_div:div_clk|clock_1Hz 
    Info (332119):    -9.975       -32.832 clk_div:div_clk|clock_10Hz 
    Info (332119):    -0.948        -4.715 GClock 
    Info (332119):    -0.588        -1.044 clk_div:div_clk|clock_1Khz_int 
    Info (332119):    -0.587        -1.145 clk_div:div_clk|clock_1Mhz_int 
    Info (332119):    -0.585        -1.038 clk_div:div_clk|clock_100Khz_int 
    Info (332119):    -0.582        -1.030 clk_div:div_clk|clock_10Khz_int 
    Info (332119):    -0.567        -1.073 clk_div:div_clk|clock_100hz_int 
    Info (332119):    -0.243        -0.675 clk_div:div_clk|clock_10Hz_int 
    Info (332119):     0.210         0.000 swapButton 
Info (332146): Worst-case hold slack is -0.436
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.436        -0.436 clk_div:div_clk|clock_1Khz_int 
    Info (332119):    -0.393        -0.393 clk_div:div_clk|clock_100Khz_int 
    Info (332119):    -0.378        -0.378 clk_div:div_clk|clock_1Mhz_int 
    Info (332119):    -0.352        -0.352 clk_div:div_clk|clock_10Khz_int 
    Info (332119):    -0.114        -0.114 clk_div:div_clk|clock_100hz_int 
    Info (332119):    -0.086        -0.086 GClock 
    Info (332119):     0.082         0.000 clk_div:div_clk|clock_1Hz 
    Info (332119):     0.403         0.000 clk_div:div_clk|clock_10Hz_int 
    Info (332119):     0.445         0.000 swapButton 
    Info (332119):     0.640         0.000 clk_div:div_clk|clock_10Hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -13.280 GClock 
    Info (332119):    -3.000        -4.285 swapButton 
    Info (332119):    -2.693       -92.643 clk_div:div_clk|clock_1Hz 
    Info (332119):    -2.693       -10.772 clk_div:div_clk|clock_10Hz 
    Info (332119):    -1.285        -5.140 clk_div:div_clk|clock_100Khz_int 
    Info (332119):    -1.285        -5.140 clk_div:div_clk|clock_100hz_int 
    Info (332119):    -1.285        -5.140 clk_div:div_clk|clock_10Hz_int 
    Info (332119):    -1.285        -5.140 clk_div:div_clk|clock_10Khz_int 
    Info (332119):    -1.285        -5.140 clk_div:div_clk|clock_1Khz_int 
    Info (332119):    -1.285        -5.140 clk_div:div_clk|clock_1Mhz_int 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.986
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.986      -690.492 clk_div:div_clk|clock_1Hz 
    Info (332119):    -9.038       -29.736 clk_div:div_clk|clock_10Hz 
    Info (332119):    -0.744        -3.473 GClock 
    Info (332119):    -0.426        -0.589 clk_div:div_clk|clock_1Khz_int 
    Info (332119):    -0.425        -0.632 clk_div:div_clk|clock_1Mhz_int 
    Info (332119):    -0.424        -0.579 clk_div:div_clk|clock_100Khz_int 
    Info (332119):    -0.422        -0.579 clk_div:div_clk|clock_10Khz_int 
    Info (332119):    -0.422        -0.577 clk_div:div_clk|clock_100hz_int 
    Info (332119):    -0.119        -0.305 clk_div:div_clk|clock_10Hz_int 
    Info (332119):     0.297         0.000 swapButton 
Info (332146): Worst-case hold slack is -0.313
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.313        -0.313 clk_div:div_clk|clock_1Khz_int 
    Info (332119):    -0.266        -0.266 clk_div:div_clk|clock_1Mhz_int 
    Info (332119):    -0.265        -0.265 clk_div:div_clk|clock_100Khz_int 
    Info (332119):    -0.228        -0.228 clk_div:div_clk|clock_10Khz_int 
    Info (332119):    -0.027        -0.027 clk_div:div_clk|clock_100hz_int 
    Info (332119):    -0.012        -0.012 GClock 
    Info (332119):     0.172         0.000 clk_div:div_clk|clock_1Hz 
    Info (332119):     0.354         0.000 clk_div:div_clk|clock_10Hz_int 
    Info (332119):     0.398         0.000 swapButton 
    Info (332119):     0.585         0.000 clk_div:div_clk|clock_10Hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -13.280 GClock 
    Info (332119):    -3.000        -4.285 swapButton 
    Info (332119):    -2.649       -92.599 clk_div:div_clk|clock_1Hz 
    Info (332119):    -2.649       -10.596 clk_div:div_clk|clock_10Hz 
    Info (332119):    -1.285        -5.140 clk_div:div_clk|clock_100Khz_int 
    Info (332119):    -1.285        -5.140 clk_div:div_clk|clock_100hz_int 
    Info (332119):    -1.285        -5.140 clk_div:div_clk|clock_10Hz_int 
    Info (332119):    -1.285        -5.140 clk_div:div_clk|clock_10Khz_int 
    Info (332119):    -1.285        -5.140 clk_div:div_clk|clock_1Khz_int 
    Info (332119):    -1.285        -5.140 clk_div:div_clk|clock_1Mhz_int 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.252
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.252      -325.733 clk_div:div_clk|clock_1Hz 
    Info (332119):    -4.226       -13.460 clk_div:div_clk|clock_10Hz 
    Info (332119):     0.053         0.000 GClock 
    Info (332119):     0.161         0.000 clk_div:div_clk|clock_100hz_int 
    Info (332119):     0.222         0.000 clk_div:div_clk|clock_1Khz_int 
    Info (332119):     0.223         0.000 clk_div:div_clk|clock_1Mhz_int 
    Info (332119):     0.225         0.000 clk_div:div_clk|clock_100Khz_int 
    Info (332119):     0.227         0.000 clk_div:div_clk|clock_10Khz_int 
    Info (332119):     0.386         0.000 clk_div:div_clk|clock_10Hz_int 
    Info (332119):     0.624         0.000 swapButton 
Info (332146): Worst-case hold slack is -0.364
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.364        -0.364 clk_div:div_clk|clock_100Khz_int 
    Info (332119):    -0.334        -0.334 clk_div:div_clk|clock_10Khz_int 
    Info (332119):    -0.331        -0.331 clk_div:div_clk|clock_1Khz_int 
    Info (332119):    -0.291        -0.291 clk_div:div_clk|clock_1Mhz_int 
    Info (332119):    -0.160        -0.160 clk_div:div_clk|clock_100hz_int 
    Info (332119):    -0.127        -0.127 GClock 
    Info (332119):    -0.040        -0.180 clk_div:div_clk|clock_1Hz 
    Info (332119):     0.181         0.000 clk_div:div_clk|clock_10Hz_int 
    Info (332119):     0.206         0.000 swapButton 
    Info (332119):     0.273         0.000 clk_div:div_clk|clock_10Hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -11.487 GClock 
    Info (332119):    -3.000        -4.130 swapButton 
    Info (332119):    -1.000       -71.000 clk_div:div_clk|clock_1Hz 
    Info (332119):    -1.000        -4.000 clk_div:div_clk|clock_100Khz_int 
    Info (332119):    -1.000        -4.000 clk_div:div_clk|clock_100hz_int 
    Info (332119):    -1.000        -4.000 clk_div:div_clk|clock_10Hz 
    Info (332119):    -1.000        -4.000 clk_div:div_clk|clock_10Hz_int 
    Info (332119):    -1.000        -4.000 clk_div:div_clk|clock_10Khz_int 
    Info (332119):    -1.000        -4.000 clk_div:div_clk|clock_1Khz_int 
    Info (332119):    -1.000        -4.000 clk_div:div_clk|clock_1Mhz_int 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 4679 megabytes
    Info: Processing ended: Fri Apr 05 12:16:28 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


