

================================================================
== Vitis HLS Report for 'MatStream2AxiStream_2_s'
================================================================
* Date:           Fri Sep  6 14:01:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histoframe_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.404 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |       10|   921609|  33.330 ns|  3.072 ms|   10|  921609|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%filled_V_1_loc = alloca i64 1"   --->   Operation 7 'alloca' 'filled_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%localbuffer_V_3_loc = alloca i64 1"   --->   Operation 8 'alloca' 'localbuffer_V_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.21ns)   --->   "%cols_bound_per_npc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %cols_bound_per_npc"   --->   Operation 9 'read' 'cols_bound_per_npc_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (1.21ns)   --->   "%rows_int16 = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %rows"   --->   Operation 10 'read' 'rows_int16' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%strideBased_cols_bound_per_npc_V = trunc i32 %cols_bound_per_npc_read"   --->   Operation 11 'trunc' 'strideBased_cols_bound_per_npc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%cast = zext i16 %rows_int16"   --->   Operation 12 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cast1 = zext i16 %strideBased_cols_bound_per_npc_V"   --->   Operation 13 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [4/4] (0.53ns) (root node of the DSP)   --->   "%bound = mul i32 %cast, i32 %cast1"   --->   Operation 14 'mul' 'bound' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.53>
ST_2 : Operation 15 [3/4] (0.53ns) (root node of the DSP)   --->   "%bound = mul i32 %cast, i32 %cast1"   --->   Operation 15 'mul' 'bound' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 16 [1/1] (1.21ns)   --->   "%last_blk_width_read = read i4 @_ssdm_op_Read.ap_auto.volatile.i4P0A, i4 %last_blk_width"   --->   Operation 16 'read' 'last_blk_width_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 17 [2/4] (0.53ns) (root node of the DSP)   --->   "%bound = mul i32 %cast, i32 %cast1"   --->   Operation 17 'mul' 'bound' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.01>
ST_4 : Operation 18 [1/1] (1.01ns)   --->   "%op2_assign = add i32 %cols_bound_per_npc_read, i32 4294967295"   --->   Operation 18 'add' 'op2_assign' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 19 [1/4] (0.00ns) (root node of the DSP)   --->   "%bound = mul i32 %cast, i32 %cast1"   --->   Operation 19 'mul' 'bound' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 20 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln214 = call void @MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol, i32 %bound, i16 %strideBased_cols_bound_per_npc_V, i32 %op2_assign, i4 %last_blk_width_read, i32 %cols_bound_per_npc_read, i24 %out_mat_data2, i128 %ldata1, i128 %localbuffer_V_3_loc, i8 %filled_V_1_loc"   --->   Operation 21 'call' 'call_ln214' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln214 = call void @MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol, i32 %bound, i16 %strideBased_cols_bound_per_npc_V, i32 %op2_assign, i4 %last_blk_width_read, i32 %cols_bound_per_npc_read, i24 %out_mat_data2, i128 %ldata1, i128 %localbuffer_V_3_loc, i8 %filled_V_1_loc"   --->   Operation 22 'call' 'call_ln214' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.06>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_bound_per_npc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_mat_data2, void @empty_11, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ldata1, void @empty_11, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%localbuffer_V_3_loc_load = load i128 %localbuffer_V_3_loc"   --->   Operation 27 'load' 'localbuffer_V_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%filled_V_1_loc_load = load i8 %filled_V_1_loc"   --->   Operation 28 'load' 'filled_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%empty_65 = wait i32 @_ssdm_op_Wait"   --->   Operation 29 'wait' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.84ns)   --->   "%icmp_ln1023 = icmp_eq  i8 %filled_V_1_loc_load, i8 0"   --->   Operation 30 'icmp' 'icmp_ln1023' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln1293 = br i1 %icmp_ln1023, void %if.then40, void %if.end41" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1293]   --->   Operation 31 'br' 'br_ln1293' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (1.21ns)   --->   "%write_ln1294 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %ldata1, i128 %localbuffer_V_3_loc_load" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1294]   --->   Operation 32 'write' 'write_ln1294' <Predicate = (!icmp_ln1023)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln1295 = br void %if.end41" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1295]   --->   Operation 33 'br' 'br_ln1295' <Predicate = (!icmp_ln1023)> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln1296 = ret" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1296]   --->   Operation 34 'ret' 'ret_ln1296' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.75ns
The critical path consists of the following:
	fifo read operation ('cols_bound_per_npc_read') on port 'cols_bound_per_npc' [10]  (1.22 ns)
	'mul' operation of DSP[19] ('bound') [19]  (0.535 ns)

 <State 2>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[19] ('bound') [19]  (0.535 ns)

 <State 3>: 1.22ns
The critical path consists of the following:
	wire read operation ('last_blk_width_read') on port 'last_blk_width' [8]  (1.22 ns)

 <State 4>: 1.02ns
The critical path consists of the following:
	'add' operation ('op2_assign') [16]  (1.02 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 2.07ns
The critical path consists of the following:
	'load' operation ('localbuffer_V_3_loc_load') on local variable 'localbuffer_V_3_loc' [22]  (0 ns)
	fifo write operation ('write_ln1294', /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1294) on port 'ldata1' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1294) [28]  (1.22 ns)
	blocking operation 0.849 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
