$date
	Thu Nov 13 22:26:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 32 ! pc_o_pc_1 [31:0] $end
$var wire 32 " pc_o_pc_2 [31:0] $end
$var wire 32 # wb_ds1_o_data_rd [31:0] $end
$var wire 32 $ wb_ds2_o_data_rd [31:0] $end
$var reg 1 % d_clk $end
$var reg 1 & d_i_ce $end
$var reg 1 ' d_rst $end
$scope module d $end
$var wire 1 ( check_pc_o_change_instr $end
$var wire 1 ) d_clk $end
$var wire 1 * d_i_ce $end
$var wire 1 + d_rst $end
$var wire 5 , ds1_o_addr_rd [4:0] $end
$var wire 5 - ds1_o_addr_rs [4:0] $end
$var wire 5 . ds1_o_addr_rt [4:0] $end
$var wire 1 / ds1_o_alu_src $end
$var wire 1 0 ds1_o_branch $end
$var wire 1 1 ds1_o_ce $end
$var wire 32 2 ds1_o_data_rs [31:0] $end
$var wire 32 3 ds1_o_data_rt [31:0] $end
$var wire 6 4 ds1_o_funct [5:0] $end
$var wire 16 5 ds1_o_imm [15:0] $end
$var wire 1 6 ds1_o_jal $end
$var wire 26 7 ds1_o_jal_addr [25:0] $end
$var wire 1 8 ds1_o_jr $end
$var wire 1 9 ds1_o_memtoreg $end
$var wire 1 : ds1_o_memwrite $end
$var wire 6 ; ds1_o_opcode [5:0] $end
$var wire 1 < ds1_o_reg_dst $end
$var wire 1 = ds1_o_reg_write $end
$var wire 5 > ds2_o_addr_rd [4:0] $end
$var wire 5 ? ds2_o_addr_rs [4:0] $end
$var wire 5 @ ds2_o_addr_rt [4:0] $end
$var wire 1 A ds2_o_alu_src $end
$var wire 1 B ds2_o_branch $end
$var wire 1 C ds2_o_ce $end
$var wire 32 D ds2_o_data_rs [31:0] $end
$var wire 32 E ds2_o_data_rt [31:0] $end
$var wire 6 F ds2_o_funct [5:0] $end
$var wire 16 G ds2_o_imm [15:0] $end
$var wire 1 H ds2_o_jal $end
$var wire 26 I ds2_o_jal_addr [25:0] $end
$var wire 1 J ds2_o_jr $end
$var wire 1 K ds2_o_memtoreg $end
$var wire 1 L ds2_o_memwrite $end
$var wire 6 M ds2_o_opcode [5:0] $end
$var wire 1 N ds2_o_reg_dst $end
$var wire 1 O ds2_o_reg_write $end
$var wire 32 P es1_o_alu_pc [31:0] $end
$var wire 32 Q es1_o_alu_value [31:0] $end
$var wire 1 R es1_o_ce $end
$var wire 1 S es1_o_change_pc $end
$var wire 6 T es1_o_opcode [5:0] $end
$var wire 32 U es2_o_alu_pc [31:0] $end
$var wire 32 V es2_o_alu_value [31:0] $end
$var wire 1 W es2_o_ce $end
$var wire 1 X es2_o_change_pc $end
$var wire 6 Y es2_o_opcode [5:0] $end
$var wire 2 Z forwarding1_1 [1:0] $end
$var wire 2 [ forwarding1_2 [1:0] $end
$var wire 1 \ forwarding1_stall $end
$var wire 2 ] forwarding2_1 [1:0] $end
$var wire 2 ^ forwarding2_2 [1:0] $end
$var wire 1 _ forwarding2_stall $end
$var wire 1 ` im_o_ce $end
$var wire 32 a im_o_instr_1 [31:0] $end
$var wire 32 b im_o_instr_2 [31:0] $end
$var wire 32 c m_o_load_data_1 [31:0] $end
$var wire 32 d m_o_load_data_2 [31:0] $end
$var wire 5 e mx1_o_addr_rd [4:0] $end
$var wire 5 f mx2_o_addr_rd [4:0] $end
$var wire 32 g mx_es1_o_data_rs [31:0] $end
$var wire 32 h mx_es1_o_data_rt [31:0] $end
$var wire 32 i mx_es2_o_data_rs [31:0] $end
$var wire 32 j mx_es2_o_data_rt [31:0] $end
$var wire 1 k pc_ds1_o_change_pc $end
$var wire 32 l pc_ds1_o_pc [31:0] $end
$var wire 1 m pc_ds2_o_change_pc $end
$var wire 32 n pc_ds2_o_pc [31:0] $end
$var wire 1 o pc_o_ce $end
$var wire 32 p pc_o_pc_1 [31:0] $end
$var wire 32 q pc_o_pc_2 [31:0] $end
$var wire 32 r tl1_o_load_data [31:0] $end
$var wire 32 s tl2_o_load_data [31:0] $end
$var wire 32 t ts1_ms_o_data_store [31:0] $end
$var wire 4 u ts1_ms_o_mask [3:0] $end
$var wire 32 v ts2_ms_o_data_store [31:0] $end
$var wire 4 w ts2_ms_o_mask [3:0] $end
$var wire 32 x wb_ds1_o_data_rd [31:0] $end
$var wire 32 y wb_ds2_o_data_rd [31:0] $end
$var reg 5 z ds1_es1_o_addr_rd [4:0] $end
$var reg 5 { ds1_es1_o_addr_rs [4:0] $end
$var reg 5 | ds1_es1_o_addr_rt [4:0] $end
$var reg 1 } ds1_es1_o_alu_src $end
$var reg 1 ~ ds1_es1_o_branch $end
$var reg 1 !" ds1_es1_o_ce $end
$var reg 32 "" ds1_es1_o_data_rs [31:0] $end
$var reg 32 #" ds1_es1_o_data_rt [31:0] $end
$var reg 6 $" ds1_es1_o_funct [5:0] $end
$var reg 16 %" ds1_es1_o_imm [15:0] $end
$var reg 1 &" ds1_es1_o_jal $end
$var reg 26 '" ds1_es1_o_jal_addr [25:0] $end
$var reg 1 (" ds1_es1_o_jr $end
$var reg 1 )" ds1_es1_o_memtoreg $end
$var reg 1 *" ds1_es1_o_memwrite $end
$var reg 6 +" ds1_es1_o_opcode [5:0] $end
$var reg 32 ," ds1_es1_o_pc [31:0] $end
$var reg 1 -" ds1_es1_o_reg_dst $end
$var reg 1 ." ds1_es1_o_reg_write $end
$var reg 5 /" ds2_es2_o_addr_rd [4:0] $end
$var reg 5 0" ds2_es2_o_addr_rs [4:0] $end
$var reg 5 1" ds2_es2_o_addr_rt [4:0] $end
$var reg 1 2" ds2_es2_o_alu_src $end
$var reg 1 3" ds2_es2_o_branch $end
$var reg 1 4" ds2_es2_o_ce $end
$var reg 32 5" ds2_es2_o_data_rs [31:0] $end
$var reg 32 6" ds2_es2_o_data_rt [31:0] $end
$var reg 6 7" ds2_es2_o_funct [5:0] $end
$var reg 16 8" ds2_es2_o_imm [15:0] $end
$var reg 1 9" ds2_es2_o_jal $end
$var reg 26 :" ds2_es2_o_jal_addr [25:0] $end
$var reg 1 ;" ds2_es2_o_jr $end
$var reg 1 <" ds2_es2_o_memtoreg $end
$var reg 1 =" ds2_es2_o_memwrite $end
$var reg 6 >" ds2_es2_o_opcode [5:0] $end
$var reg 32 ?" ds2_es2_o_pc [31:0] $end
$var reg 1 @" ds2_es2_o_reg_dst $end
$var reg 1 A" ds2_es2_o_reg_write $end
$var reg 32 B" es1_ctrl1_o_alu_pc [31:0] $end
$var reg 1 C" es1_ctrl1_o_change_pc $end
$var reg 5 D" es1_ms_o_addr_rd [4:0] $end
$var reg 32 E" es1_ms_o_alu_value [31:0] $end
$var reg 1 F" es1_ms_o_ce $end
$var reg 1 G" es1_ms_o_memtoreg $end
$var reg 1 H" es1_ms_o_memwrite $end
$var reg 1 I" es1_ms_o_regwrite $end
$var reg 6 J" es1_tl1_o_opcode [5:0] $end
$var reg 32 K" es2_ctrl2_o_alu_pc [31:0] $end
$var reg 1 L" es2_ctrl2_o_change_pc $end
$var reg 5 M" es2_ms_o_addr_rd [4:0] $end
$var reg 32 N" es2_ms_o_alu_value [31:0] $end
$var reg 1 O" es2_ms_o_ce $end
$var reg 1 P" es2_ms_o_memtoreg $end
$var reg 1 Q" es2_ms_o_memwrite $end
$var reg 1 R" es2_ms_o_regwrite $end
$var reg 6 S" es2_tl2_o_opcode [5:0] $end
$var reg 1 T" im_ds1_o_ce $end
$var reg 32 U" im_ds1_o_instr [31:0] $end
$var reg 32 V" im_ds1_o_pc [31:0] $end
$var reg 1 W" im_ds2_o_ce $end
$var reg 32 X" im_ds2_o_instr [31:0] $end
$var reg 32 Y" im_ds2_o_pc [31:0] $end
$var reg 5 Z" ms_wb1_o_addr_rd [4:0] $end
$var reg 32 [" ms_wb1_o_alu_value [31:0] $end
$var reg 32 \" ms_wb1_o_load_data [31:0] $end
$var reg 1 ]" ms_wb1_o_memtoreg $end
$var reg 1 ^" ms_wb1_o_regwrite $end
$var reg 5 _" ms_wb2_o_addr_rd [4:0] $end
$var reg 32 `" ms_wb2_o_alu_value [31:0] $end
$var reg 32 a" ms_wb2_o_load_data [31:0] $end
$var reg 1 b" ms_wb2_o_memtoreg $end
$var reg 1 c" ms_wb2_o_regwrite $end
$var reg 1 d" pc_im_o_ce $end
$var reg 32 e" pc_im_o_pc_1 [31:0] $end
$var reg 32 f" pc_im_o_pc_2 [31:0] $end
$scope module pc $end
$var wire 1 * pc_i_ce $end
$var wire 1 ( pc_i_change_instr $end
$var wire 1 k pc_i_change_pc_1 $end
$var wire 1 m pc_i_change_pc_2 $end
$var wire 1 ) pc_i_clk $end
$var wire 32 g" pc_i_pc_1 [31:0] $end
$var wire 32 h" pc_i_pc_2 [31:0] $end
$var wire 1 + pc_i_rst $end
$var reg 1 i" pc_o_ce $end
$var reg 32 j" pc_o_pc_1 [31:0] $end
$var reg 32 k" pc_o_pc_2 [31:0] $end
$var reg 32 l" temp_pc [31:0] $end
$var reg 32 m" temp_pc_1 [31:0] $end
$var reg 32 n" temp_pc_2 [31:0] $end
$upscope $end
$scope module im $end
$var wire 1 ) im_clk $end
$var wire 32 o" im_i_addr_1 [31:0] $end
$var wire 32 p" im_i_addr_2 [31:0] $end
$var wire 1 q" im_i_ce $end
$var wire 1 + im_rst $end
$var reg 1 r" im_o_ce $end
$var reg 32 s" im_o_instr_1 [31:0] $end
$var reg 32 t" im_o_instr_2 [31:0] $end
$upscope $end
$scope module ds1 $end
$var wire 5 u" ds_i_addr_rd [4:0] $end
$var wire 1 v" ds_i_ce $end
$var wire 1 ) ds_i_clk $end
$var wire 32 w" ds_i_data_rd [31:0] $end
$var wire 32 x" ds_i_instr [31:0] $end
$var wire 1 y" ds_i_reg_write $end
$var wire 1 + ds_i_rst $end
$var wire 5 z" ds_o_addr_rd [4:0] $end
$var wire 5 {" ds_o_addr_rs [4:0] $end
$var wire 5 |" ds_o_addr_rt [4:0] $end
$var wire 1 / ds_o_alu_src $end
$var wire 1 0 ds_o_branch $end
$var wire 1 1 ds_o_ce $end
$var wire 32 }" ds_o_data_rs [31:0] $end
$var wire 32 ~" ds_o_data_rt [31:0] $end
$var wire 6 !# ds_o_funct [5:0] $end
$var wire 16 "# ds_o_imm [15:0] $end
$var wire 1 6 ds_o_jal $end
$var wire 26 ## ds_o_jal_addr [25:0] $end
$var wire 1 8 ds_o_jr $end
$var wire 1 9 ds_o_memtoreg $end
$var wire 1 : ds_o_memwrite $end
$var wire 6 $# ds_o_opcode [5:0] $end
$var wire 1 < ds_o_reg_dst $end
$var wire 1 = ds_o_reg_write $end
$scope module d $end
$var wire 1 v" d_i_ce $end
$var wire 6 %# d_i_funct [5:0] $end
$var wire 32 &# d_i_instr [31:0] $end
$var wire 6 '# d_i_opcode [5:0] $end
$var wire 6 (# funct [5:0] $end
$var wire 1 )# funct_jr $end
$var wire 16 *# imm [15:0] $end
$var wire 1 +# op_addi $end
$var wire 1 ,# op_addiu $end
$var wire 1 -# op_andi $end
$var wire 1 .# op_beq $end
$var wire 1 /# op_bne $end
$var wire 1 0# op_jal $end
$var wire 1 1# op_load $end
$var wire 1 2# op_ori $end
$var wire 1 3# op_rtype $end
$var wire 1 4# op_slti $end
$var wire 1 5# op_sltiu $end
$var wire 1 6# op_store $end
$var wire 6 7# opcode [5:0] $end
$var wire 5 8# rd [4:0] $end
$var wire 5 9# rs [4:0] $end
$var wire 5 :# rt [4:0] $end
$var wire 26 ;# temp_jal [25:0] $end
$var reg 5 <# d_o_addr_rd [4:0] $end
$var reg 5 =# d_o_addr_rs [4:0] $end
$var reg 5 ># d_o_addr_rt [4:0] $end
$var reg 1 ?# d_o_alu_src $end
$var reg 1 @# d_o_branch $end
$var reg 1 A# d_o_ce $end
$var reg 6 B# d_o_funct [5:0] $end
$var reg 16 C# d_o_imm [15:0] $end
$var reg 1 D# d_o_jal $end
$var reg 26 E# d_o_jal_addr [25:0] $end
$var reg 1 F# d_o_jr $end
$var reg 1 G# d_o_memtoreg $end
$var reg 1 H# d_o_memwrite $end
$var reg 6 I# d_o_opcode [5:0] $end
$var reg 1 J# d_o_reg_dst $end
$var reg 1 K# d_o_reg_wr $end
$upscope $end
$scope module r_eg $end
$var wire 1 ) r_clk $end
$var wire 5 L# r_i_addr_rd [4:0] $end
$var wire 5 M# r_i_addr_rs [4:0] $end
$var wire 5 N# r_i_addr_rt [4:0] $end
$var wire 32 O# r_i_data_rd [31:0] $end
$var wire 32 P# r_o_data_rs [31:0] $end
$var wire 32 Q# r_o_data_rt [31:0] $end
$var wire 1 + r_rst $end
$var wire 1 y" r_wr_en $end
$var integer 32 R# i [31:0] $end
$upscope $end
$upscope $end
$scope module ds2 $end
$var wire 5 S# ds_i_addr_rd [4:0] $end
$var wire 1 T# ds_i_ce $end
$var wire 1 ) ds_i_clk $end
$var wire 32 U# ds_i_data_rd [31:0] $end
$var wire 32 V# ds_i_instr [31:0] $end
$var wire 1 W# ds_i_reg_write $end
$var wire 1 + ds_i_rst $end
$var wire 5 X# ds_o_addr_rd [4:0] $end
$var wire 5 Y# ds_o_addr_rs [4:0] $end
$var wire 5 Z# ds_o_addr_rt [4:0] $end
$var wire 1 A ds_o_alu_src $end
$var wire 1 B ds_o_branch $end
$var wire 1 C ds_o_ce $end
$var wire 32 [# ds_o_data_rs [31:0] $end
$var wire 32 \# ds_o_data_rt [31:0] $end
$var wire 6 ]# ds_o_funct [5:0] $end
$var wire 16 ^# ds_o_imm [15:0] $end
$var wire 1 H ds_o_jal $end
$var wire 26 _# ds_o_jal_addr [25:0] $end
$var wire 1 J ds_o_jr $end
$var wire 1 K ds_o_memtoreg $end
$var wire 1 L ds_o_memwrite $end
$var wire 6 `# ds_o_opcode [5:0] $end
$var wire 1 N ds_o_reg_dst $end
$var wire 1 O ds_o_reg_write $end
$scope module d $end
$var wire 1 T# d_i_ce $end
$var wire 6 a# d_i_funct [5:0] $end
$var wire 32 b# d_i_instr [31:0] $end
$var wire 6 c# d_i_opcode [5:0] $end
$var wire 6 d# funct [5:0] $end
$var wire 1 e# funct_jr $end
$var wire 16 f# imm [15:0] $end
$var wire 1 g# op_addi $end
$var wire 1 h# op_addiu $end
$var wire 1 i# op_andi $end
$var wire 1 j# op_beq $end
$var wire 1 k# op_bne $end
$var wire 1 l# op_jal $end
$var wire 1 m# op_load $end
$var wire 1 n# op_ori $end
$var wire 1 o# op_rtype $end
$var wire 1 p# op_slti $end
$var wire 1 q# op_sltiu $end
$var wire 1 r# op_store $end
$var wire 6 s# opcode [5:0] $end
$var wire 5 t# rd [4:0] $end
$var wire 5 u# rs [4:0] $end
$var wire 5 v# rt [4:0] $end
$var wire 26 w# temp_jal [25:0] $end
$var reg 5 x# d_o_addr_rd [4:0] $end
$var reg 5 y# d_o_addr_rs [4:0] $end
$var reg 5 z# d_o_addr_rt [4:0] $end
$var reg 1 {# d_o_alu_src $end
$var reg 1 |# d_o_branch $end
$var reg 1 }# d_o_ce $end
$var reg 6 ~# d_o_funct [5:0] $end
$var reg 16 !$ d_o_imm [15:0] $end
$var reg 1 "$ d_o_jal $end
$var reg 26 #$ d_o_jal_addr [25:0] $end
$var reg 1 $$ d_o_jr $end
$var reg 1 %$ d_o_memtoreg $end
$var reg 1 &$ d_o_memwrite $end
$var reg 6 '$ d_o_opcode [5:0] $end
$var reg 1 ($ d_o_reg_dst $end
$var reg 1 )$ d_o_reg_wr $end
$upscope $end
$scope module r_eg $end
$var wire 1 ) r_clk $end
$var wire 5 *$ r_i_addr_rd [4:0] $end
$var wire 5 +$ r_i_addr_rs [4:0] $end
$var wire 5 ,$ r_i_addr_rt [4:0] $end
$var wire 32 -$ r_i_data_rd [31:0] $end
$var wire 32 .$ r_o_data_rs [31:0] $end
$var wire 32 /$ r_o_data_rt [31:0] $end
$var wire 1 + r_rst $end
$var wire 1 W# r_wr_en $end
$var integer 32 0$ i [31:0] $end
$upscope $end
$upscope $end
$scope module ch1 $end
$var wire 1 0 i_branch $end
$var wire 32 1$ i_data_r1 [31:0] $end
$var wire 32 2$ i_data_r2 [31:0] $end
$var wire 1 3$ i_es_o_change_pc $end
$var wire 32 4$ i_es_o_pc [31:0] $end
$var wire 16 5$ i_imm [15:0] $end
$var wire 6 6$ i_opcode [5:0] $end
$var wire 32 7$ i_pc [31:0] $end
$var wire 32 8$ o_imm [31:0] $end
$var reg 1 9$ o_compare $end
$var reg 32 :$ o_pc [31:0] $end
$upscope $end
$scope module ch2 $end
$var wire 1 B i_branch $end
$var wire 32 ;$ i_data_r1 [31:0] $end
$var wire 32 <$ i_data_r2 [31:0] $end
$var wire 1 =$ i_es_o_change_pc $end
$var wire 32 >$ i_es_o_pc [31:0] $end
$var wire 16 ?$ i_imm [15:0] $end
$var wire 6 @$ i_opcode [5:0] $end
$var wire 32 A$ i_pc [31:0] $end
$var wire 32 B$ o_imm [31:0] $end
$var reg 1 C$ o_compare $end
$var reg 32 D$ o_pc [31:0] $end
$upscope $end
$scope module m1 $end
$var wire 5 E$ mx_i_addr_rd [4:0] $end
$var wire 5 F$ mx_i_addr_rt [4:0] $end
$var wire 1 G$ mx_i_reg_dst $end
$var wire 5 H$ mx_o_addr_rd [4:0] $end
$upscope $end
$scope module m2 $end
$var wire 5 I$ mx_i_addr_rd [4:0] $end
$var wire 5 J$ mx_i_addr_rt [4:0] $end
$var wire 1 K$ mx_i_reg_dst $end
$var wire 5 L$ mx_o_addr_rd [4:0] $end
$upscope $end
$scope module mux1 $end
$var wire 32 M$ alu_value [31:0] $end
$var wire 32 N$ data [31:0] $end
$var wire 32 O$ data_out [31:0] $end
$var wire 2 P$ forwarding [1:0] $end
$var wire 32 Q$ write_back_data [31:0] $end
$upscope $end
$scope module mux2 $end
$var wire 32 R$ alu_value [31:0] $end
$var wire 32 S$ data [31:0] $end
$var wire 32 T$ data_out [31:0] $end
$var wire 2 U$ forwarding [1:0] $end
$var wire 32 V$ write_back_data [31:0] $end
$upscope $end
$scope module mux3 $end
$var wire 32 W$ alu_value [31:0] $end
$var wire 32 X$ data [31:0] $end
$var wire 32 Y$ data_out [31:0] $end
$var wire 2 Z$ forwarding [1:0] $end
$var wire 32 [$ write_back_data [31:0] $end
$upscope $end
$scope module mux4 $end
$var wire 32 \$ alu_value [31:0] $end
$var wire 32 ]$ data [31:0] $end
$var wire 32 ^$ data_out [31:0] $end
$var wire 2 _$ forwarding [1:0] $end
$var wire 32 `$ write_back_data [31:0] $end
$upscope $end
$scope module es1 $end
$var wire 5 a$ alu_control [4:0] $end
$var wire 32 b$ alu_pc [31:0] $end
$var wire 32 c$ alu_value [31:0] $end
$var wire 1 d$ change_pc $end
$var wire 6 e$ es_i_alu_funct [5:0] $end
$var wire 6 f$ es_i_alu_op [5:0] $end
$var wire 1 g$ es_i_alu_src $end
$var wire 1 h$ es_i_ce $end
$var wire 32 i$ es_i_data_rs [31:0] $end
$var wire 32 j$ es_i_data_rt [31:0] $end
$var wire 16 k$ es_i_imm [15:0] $end
$var wire 1 l$ es_i_jal $end
$var wire 26 m$ es_i_jal_addr [25:0] $end
$var wire 1 n$ es_i_jr $end
$var wire 32 o$ es_i_pc [31:0] $end
$var wire 32 p$ es_o_alu_pc [31:0] $end
$var wire 1 S es_o_change_pc $end
$var wire 1 q$ take_jal $end
$var wire 1 r$ take_jr $end
$var wire 32 s$ temp_alu_value [31:0] $end
$var wire 1 t$ temp_jal_change_pc $end
$var wire 32 u$ temp_pc [31:0] $end
$var wire 32 v$ temp_ra [31:0] $end
$var reg 32 w$ es_o_alu_value [31:0] $end
$var reg 1 x$ es_o_ce $end
$var reg 6 y$ es_o_opcode [5:0] $end
$scope module ac $end
$var wire 6 z$ ac_i_funct [5:0] $end
$var wire 6 {$ ac_i_opcode [5:0] $end
$var reg 5 |$ ac_o_control [4:0] $end
$upscope $end
$scope module a $end
$var wire 1 g$ a_i_alu_src $end
$var wire 32 }$ a_i_data_rs [31:0] $end
$var wire 32 ~$ a_i_data_rt [31:0] $end
$var wire 5 !% a_i_funct [4:0] $end
$var wire 16 "% a_i_imm [15:0] $end
$var wire 32 #% a_i_pc [31:0] $end
$var wire 32 $% a_imm [31:0] $end
$var wire 32 %% a_o_data_2 [31:0] $end
$var wire 1 &% funct_add $end
$var wire 1 '% funct_addu $end
$var wire 1 (% funct_and $end
$var wire 1 )% funct_eq $end
$var wire 1 *% funct_ge $end
$var wire 1 +% funct_geu $end
$var wire 1 ,% funct_jr $end
$var wire 1 -% funct_lui $end
$var wire 1 .% funct_neq $end
$var wire 1 /% funct_nor $end
$var wire 1 0% funct_or $end
$var wire 1 1% funct_sll $end
$var wire 1 2% funct_slt $end
$var wire 1 3% funct_sltu $end
$var wire 1 4% funct_sra $end
$var wire 1 5% funct_srl $end
$var wire 1 6% funct_sub $end
$var wire 1 7% funct_subu $end
$var reg 1 8% a_o_change_pc $end
$var reg 32 9% alu_pc [31:0] $end
$var reg 32 :% alu_value [31:0] $end
$upscope $end
$scope module tj $end
$var wire 32 ;% temp_jumpaddr [31:0] $end
$var wire 1 l$ tj_i_jal $end
$var wire 26 <% tj_i_jal_addr [25:0] $end
$var wire 32 =% tj_i_pc [31:0] $end
$var reg 1 >% tj_o_change_pc $end
$var reg 32 ?% tj_o_pc [31:0] $end
$var reg 32 @% tj_o_ra [31:0] $end
$upscope $end
$upscope $end
$scope module es2 $end
$var wire 5 A% alu_control [4:0] $end
$var wire 32 B% alu_pc [31:0] $end
$var wire 32 C% alu_value [31:0] $end
$var wire 1 D% change_pc $end
$var wire 6 E% es_i_alu_funct [5:0] $end
$var wire 6 F% es_i_alu_op [5:0] $end
$var wire 1 G% es_i_alu_src $end
$var wire 1 H% es_i_ce $end
$var wire 32 I% es_i_data_rs [31:0] $end
$var wire 32 J% es_i_data_rt [31:0] $end
$var wire 16 K% es_i_imm [15:0] $end
$var wire 1 L% es_i_jal $end
$var wire 26 M% es_i_jal_addr [25:0] $end
$var wire 1 N% es_i_jr $end
$var wire 32 O% es_i_pc [31:0] $end
$var wire 32 P% es_o_alu_pc [31:0] $end
$var wire 1 X es_o_change_pc $end
$var wire 1 Q% take_jal $end
$var wire 1 R% take_jr $end
$var wire 32 S% temp_alu_value [31:0] $end
$var wire 1 T% temp_jal_change_pc $end
$var wire 32 U% temp_pc [31:0] $end
$var wire 32 V% temp_ra [31:0] $end
$var reg 32 W% es_o_alu_value [31:0] $end
$var reg 1 X% es_o_ce $end
$var reg 6 Y% es_o_opcode [5:0] $end
$scope module ac $end
$var wire 6 Z% ac_i_funct [5:0] $end
$var wire 6 [% ac_i_opcode [5:0] $end
$var reg 5 \% ac_o_control [4:0] $end
$upscope $end
$scope module a $end
$var wire 1 G% a_i_alu_src $end
$var wire 32 ]% a_i_data_rs [31:0] $end
$var wire 32 ^% a_i_data_rt [31:0] $end
$var wire 5 _% a_i_funct [4:0] $end
$var wire 16 `% a_i_imm [15:0] $end
$var wire 32 a% a_i_pc [31:0] $end
$var wire 32 b% a_imm [31:0] $end
$var wire 32 c% a_o_data_2 [31:0] $end
$var wire 1 d% funct_add $end
$var wire 1 e% funct_addu $end
$var wire 1 f% funct_and $end
$var wire 1 g% funct_eq $end
$var wire 1 h% funct_ge $end
$var wire 1 i% funct_geu $end
$var wire 1 j% funct_jr $end
$var wire 1 k% funct_lui $end
$var wire 1 l% funct_neq $end
$var wire 1 m% funct_nor $end
$var wire 1 n% funct_or $end
$var wire 1 o% funct_sll $end
$var wire 1 p% funct_slt $end
$var wire 1 q% funct_sltu $end
$var wire 1 r% funct_sra $end
$var wire 1 s% funct_srl $end
$var wire 1 t% funct_sub $end
$var wire 1 u% funct_subu $end
$var reg 1 v% a_o_change_pc $end
$var reg 32 w% alu_pc [31:0] $end
$var reg 32 x% alu_value [31:0] $end
$upscope $end
$scope module tj $end
$var wire 32 y% temp_jumpaddr [31:0] $end
$var wire 1 L% tj_i_jal $end
$var wire 26 z% tj_i_jal_addr [25:0] $end
$var wire 32 {% tj_i_pc [31:0] $end
$var reg 1 |% tj_o_change_pc $end
$var reg 32 }% tj_o_pc [31:0] $end
$var reg 32 ~% tj_o_ra [31:0] $end
$upscope $end
$upscope $end
$scope module ts1 $end
$var wire 6 !& ts_i_opcode [5:0] $end
$var wire 32 "& ts_i_store_data [31:0] $end
$var reg 32 #& ts_o_store_data [31:0] $end
$var reg 4 $& ts_o_store_mask [3:0] $end
$upscope $end
$scope module ts2 $end
$var wire 6 %& ts_i_opcode [5:0] $end
$var wire 32 && ts_i_store_data [31:0] $end
$var reg 32 '& ts_o_store_data [31:0] $end
$var reg 4 (& ts_o_store_mask [3:0] $end
$upscope $end
$scope module m $end
$var wire 1 ) m_clk $end
$var wire 32 )& m_i_alu_value_1 [31:0] $end
$var wire 32 *& m_i_alu_value_2 [31:0] $end
$var wire 1 +& m_i_ce_1 $end
$var wire 1 ,& m_i_ce_2 $end
$var wire 32 -& m_i_data_rs_1 [31:0] $end
$var wire 32 .& m_i_data_rs_2 [31:0] $end
$var wire 4 /& m_i_mask_1 [3:0] $end
$var wire 4 0& m_i_mask_2 [3:0] $end
$var wire 1 1& m_i_wr_en_1 $end
$var wire 1 1& m_i_wr_en_2 $end
$var wire 32 2& m_o_load_data_1 [31:0] $end
$var wire 32 3& m_o_load_data_2 [31:0] $end
$var wire 1 + m_rst $end
$var integer 32 4& i [31:0] $end
$upscope $end
$scope module tl1 $end
$var wire 32 5& tl_i_load_data [31:0] $end
$var wire 6 6& tl_i_opcode [5:0] $end
$var reg 32 7& tl_o_load_data [31:0] $end
$upscope $end
$scope module tl2 $end
$var wire 32 8& tl_i_load_data [31:0] $end
$var wire 6 9& tl_i_opcode [5:0] $end
$var reg 32 :& tl_o_load_data [31:0] $end
$upscope $end
$scope module f1 $end
$var wire 5 ;& ds_es_i_addr_rs1 [4:0] $end
$var wire 5 <& ds_es_i_addr_rs2 [4:0] $end
$var wire 6 =& ds_es_i_opcode [5:0] $end
$var wire 1 >& ds_es_op_load $end
$var wire 5 ?& es_ms_i_addr_rd [4:0] $end
$var wire 1 @& es_ms_i_regwrite $end
$var wire 5 A& ms_wb_i_addr_rd [4:0] $end
$var wire 1 y" ms_wb_i_regwrite $end
$var reg 2 B& f_o_control_rs1 [1:0] $end
$var reg 2 C& f_o_control_rs2 [1:0] $end
$var reg 1 D& f_o_stall $end
$upscope $end
$scope module f2 $end
$var wire 5 E& ds_es_i_addr_rs1 [4:0] $end
$var wire 5 F& ds_es_i_addr_rs2 [4:0] $end
$var wire 6 G& ds_es_i_opcode [5:0] $end
$var wire 1 H& ds_es_op_load $end
$var wire 5 I& es_ms_i_addr_rd [4:0] $end
$var wire 1 J& es_ms_i_regwrite $end
$var wire 5 K& ms_wb_i_addr_rd [4:0] $end
$var wire 1 W# ms_wb_i_regwrite $end
$var reg 2 L& f_o_control_rs1 [1:0] $end
$var reg 2 M& f_o_control_rs2 [1:0] $end
$var reg 1 N& f_o_stall $end
$upscope $end
$upscope $end
$scope task reset $end
$var integer 32 O& counter [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 O&
0N&
b0 M&
b0 L&
b0 K&
0J&
b0 I&
0H&
b0 G&
b0 F&
b0 E&
0D&
b0 C&
b0 B&
b0 A&
0@&
b0 ?&
0>&
b0 =&
b0 <&
b0 ;&
b0 :&
b0 9&
b0 8&
b0 7&
b0 6&
b0 5&
b100000 4&
b0 3&
b0 2&
01&
b0 0&
b0 /&
b0 .&
b0 -&
0,&
0+&
b0 *&
b0 )&
b0 (&
b0 '&
b0 &&
b0 %&
b0 $&
b0 #&
b0 "&
b0 !&
b0 ~%
b0 }%
0|%
b0 {%
b0 z%
b0 y%
b0 x%
b0 w%
0v%
0u%
0t%
0s%
0r%
0q%
0p%
1o%
0n%
0m%
0l%
0k%
0j%
0i%
0h%
0g%
0f%
0e%
0d%
b0 c%
b0 b%
b0 a%
b0 `%
b111 _%
b0 ^%
b0 ]%
b111 \%
b0 [%
b0 Z%
b0 Y%
0X%
b0 W%
b0 V%
b0 U%
0T%
b0 S%
0R%
0Q%
b0 P%
b0 O%
0N%
b0 M%
0L%
b0 K%
b0 J%
b0 I%
0H%
0G%
b0 F%
b0 E%
0D%
b0 C%
b0 B%
b111 A%
b0 @%
b0 ?%
0>%
b0 =%
b0 <%
b0 ;%
b0 :%
b0 9%
08%
07%
06%
05%
04%
03%
02%
11%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
b0 %%
b0 $%
b0 #%
b0 "%
b111 !%
b0 ~$
b0 }$
b111 |$
b0 {$
b0 z$
b0 y$
0x$
b0 w$
b0 v$
b0 u$
0t$
b0 s$
0r$
0q$
b0 p$
b0 o$
0n$
b0 m$
0l$
b0 k$
b0 j$
b0 i$
0h$
0g$
b0 f$
b0 e$
0d$
b0 c$
b0 b$
b111 a$
b0 `$
b0 _$
b0 ^$
b0 ]$
b0 \$
b0 [$
b0 Z$
b0 Y$
b0 X$
b0 W$
b0 V$
b0 U$
b0 T$
b0 S$
b0 R$
b0 Q$
b0 P$
b0 O$
b0 N$
b0 M$
b0 L$
0K$
b0 J$
b0 I$
b0 H$
0G$
b0 F$
b0 E$
b0 D$
0C$
b0 B$
b0 A$
b0 @$
b0 ?$
b0 >$
0=$
b0 <$
b0 ;$
b0 :$
09$
b0 8$
b0 7$
b0 6$
b0 5$
b0 4$
03$
b0 2$
b0 1$
b100000 0$
b0 /$
b0 .$
b0 -$
b0 ,$
b0 +$
b0 *$
0)$
0($
b0 '$
0&$
0%$
0$$
b0 #$
0"$
b0 !$
b0 ~#
0}#
0|#
0{#
b0 z#
b0 y#
b0 x#
b0 w#
b0 v#
b0 u#
b0 t#
b0 s#
0r#
0q#
0p#
1o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
b0 f#
0e#
b0 d#
b0 c#
b0 b#
b0 a#
b0 `#
b0 _#
b0 ^#
b0 ]#
b0 \#
b0 [#
b0 Z#
b0 Y#
b0 X#
0W#
b0 V#
b0 U#
0T#
b0 S#
b100000 R#
b0 Q#
b0 P#
b0 O#
b0 N#
b0 M#
b0 L#
0K#
0J#
b0 I#
0H#
0G#
0F#
b0 E#
0D#
b0 C#
b0 B#
0A#
0@#
0?#
b0 >#
b0 =#
b0 <#
b0 ;#
b0 :#
b0 9#
b0 8#
b0 7#
06#
05#
04#
13#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
b0 *#
0)#
b0 (#
b0 '#
b0 &#
b0 %#
b0 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
b0 |"
b0 {"
b0 z"
0y"
b0 x"
b0 w"
0v"
b0 u"
b0 t"
b0 s"
0r"
0q"
b0 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
b0 j"
0i"
b0 h"
b0 g"
b0 f"
b0 e"
0d"
0c"
0b"
b0 a"
b0 `"
b0 _"
0^"
0]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
0W"
b0 V"
b0 U"
0T"
b0 S"
0R"
0Q"
0P"
0O"
b0 N"
b0 M"
0L"
b0 K"
b0 J"
0I"
0H"
0G"
0F"
b0 E"
b0 D"
0C"
b0 B"
0A"
0@"
b0 ?"
b0 >"
0="
0<"
0;"
b0 :"
09"
b0 8"
b0 7"
b0 6"
b0 5"
04"
03"
02"
b0 1"
b0 0"
b0 /"
0."
0-"
b0 ,"
b0 +"
0*"
0)"
0("
b0 '"
0&"
b0 %"
b0 $"
b0 #"
b0 ""
0!"
0~
0}
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
0o
b0 n
0m
b0 l
0k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
0`
0_
b0 ^
b0 ]
0\
b0 [
b0 Z
b0 Y
0X
0W
b0 V
b0 U
b0 T
0S
0R
b0 Q
b0 P
0O
0N
b0 M
0L
0K
0J
b0 I
0H
b0 G
b0 F
b0 E
b0 D
0C
0B
0A
b0 @
b0 ?
b0 >
0=
0<
b0 ;
0:
09
08
b0 7
06
b0 5
b0 4
b0 3
b0 2
01
00
0/
b0 .
b0 -
b0 ,
0+
x*
0)
z(
0'
x&
0%
b0 $
b0 #
b0 "
b0 !
$end
#5
1%
1)
#10
b100000 4&
b100000 0$
b100000 R#
0%
0)
#15
1'
1+
1%
1)
#20
0%
0)
#25
b1000 l"
b100 k"
b100 "
b100 q
1i"
1o
1&
1*
1%
1)
#30
0%
0)
#35
b10000 l"
b1100 k"
b1100 "
b1100 q
b1000 j"
b1000 !
b1000 p
b100 n"
b100 f"
b100 p"
1d"
1q"
1%
1)
#40
0%
0)
#45
b100 Y"
b100 A$
b1100 f"
b1100 p"
b1000 e"
b1000 o"
b11001000010100000100000 t"
b11001000010100000100000 b
b1000100001100000100000 s"
b1000100001100000100000 a
1r"
1`
b11000 l"
b10100 k"
b10100 "
b10100 q
b10000 j"
b10000 !
b10000 p
b1100 n"
b1000 m"
1%
1)
#50
0%
0)
#55
b100000 B#
b100000 4
b100000 !#
b11 <#
b11 ,
b11 z"
b10 >#
b10 3
b10 ~"
b10 Q#
b10 2$
b10 .
b10 |"
b10 N#
b1 =#
b1 2
b1 }"
b1 P#
b1 1$
b1 -
b1 {"
b1 M#
b100000 ~#
b100000 F
b100000 ]#
b101 x#
b101 >
b101 X#
b100 z#
b100 E
b100 \#
b100 /$
b100 <$
b100 @
b100 Z#
b100 ,$
b11 y#
b11 D
b11 [#
b11 .$
b11 ;$
b11 ?
b11 Y#
b11 +$
b100000 %#
b1 9#
b10 :#
b11 8#
b1100000100000 *#
b100000 (#
b1000100001100000100000 ;#
1J#
1<
1K#
1=
1A#
11
b100000 a#
b11 u#
b100 v#
b101 t#
b10100000100000 f#
b100000 d#
b11001000010100000100000 w#
1($
1N
1)$
1O
1}#
1C
b100000 l"
b11100 k"
b11100 "
b11100 q
b11000 j"
b11000 !
b11000 p
b10100 n"
b10000 m"
b1000100101000000100101 t"
b1000100101000000100101 b
b100000010000010000000001100100 s"
b100000010000010000000001100100 a
b10100 f"
b10100 p"
b10000 e"
b10000 o"
b1000100001100000100000 U"
b1000100001100000100000 x"
b1000100001100000100000 &#
b1000 V"
b1000 7$
1T"
1v"
b11001000010100000100000 X"
b11001000010100000100000 V#
b11001000010100000100000 b#
b1100 Y"
b1100 A$
1W"
1T#
b100 ?"
b100 O%
b100 a%
b100 {%
1%
1)
#60
0%
0)
#65
b100 j
b100 ^$
b111 W%
b111 V
b11 i
b11 Y$
b10 h
b10 T$
b11 w$
b11 Q
b1 g
b1 O$
b111 S%
b11 s$
b100101 ~#
b100101 F
b100101 ]#
b1010 x#
b1010 >
b1010 X#
b10 z#
b10 E
b10 \#
b10 /$
b10 <$
b10 @
b10 Z#
b10 ,$
b1 y#
b1 D
b1 [#
b1 .$
b1 ;$
b1 ?
b1 Y#
b1 +$
1($
1N
1)$
1O
1}#
1C
b1000 I#
b1000 ;
b1000 $#
b1000 6$
1?#
1/
b1100100 C#
b1100100 8$
b1100100 5
b1100100 "#
b1100100 5$
b0 B#
b0 4
b0 !#
b0 <#
b0 ,
b0 z"
b1 >#
b1 3
b1 ~"
b1 Q#
b1 2$
b1 .
b1 |"
b1 N#
b10 =#
b10 2
b10 }"
b10 P#
b10 1$
b10 -
b10 {"
b10 M#
0J#
0<
1K#
1=
1A#
11
b101 f
b101 L$
b100 c%
b111 x%
b111 C%
b0 \%
1d%
0o%
b0 A%
b0 _%
1X%
1W
b11 e
b11 H$
b10 %%
b11 :%
b11 c$
b0 |$
1&%
01%
b0 a$
b0 !%
1x$
1R
b100101 a#
b1 u#
b10 v#
b1010 t#
b101000000100101 f#
b100101 d#
b1000100101000000100101 w#
b100100 %#
1+#
03#
b1000 '#
b10 9#
b1 :#
b0 8#
b1100100 *#
b100100 (#
b1000 7#
b10000010000000001100100 ;#
1A"
1@"
1K$
b100 1"
b100 J$
b100 F&
b11 0"
b11 E&
b100 6"
b100 ]$
b100 J%
b100 ^%
b11 5"
b11 X$
b11 I%
b11 ]%
b11 &&
b101 /"
b101 I$
b100000 7"
b100000 E%
b100000 Z%
b1100 ?"
b1100 O%
b1100 a%
b1100 {%
14"
1H%
1."
1-"
1G$
b10 |
b10 F$
b10 <&
b1 {
b1 ;&
b10 #"
b10 S$
b10 j$
b10 ~$
b1 ""
b1 N$
b1 i$
b1 }$
b1 "&
b11 z
b11 E$
b100000 $"
b100000 e$
b100000 z$
b1000 ,"
b1000 o$
b1000 #%
b1000 =%
1!"
1h$
b1000100101000000100101 X"
b1000100101000000100101 V#
b1000100101000000100101 b#
b10100 Y"
b10100 A$
b100000010000010000000001100100 U"
b100000010000010000000001100100 x"
b100000010000010000000001100100 &#
b10000 V"
b10000 7$
b11100 f"
b11100 p"
b11000 e"
b11000 o"
bx t"
bx b
bx s"
bx a
b101000 l"
b100100 k"
b100100 "
b100100 q
b100000 j"
b100000 !
b100000 p
b11100 n"
b11000 m"
1%
1)
#70
0%
0)
#75
b1 h
b1 T$
b10 g
b10 O$
b10 j
b10 ^$
b11 W%
b11 V
1X%
1W
b1 i
b1 Y$
b0 I#
b0 ;
b0 $#
b0 6$
b0 >#
b0 3
b0 ~"
b0 Q#
b0 2$
b0 .
b0 |"
b0 N#
b0 =#
b0 2
b0 }"
b0 P#
b0 1$
b0 -
b0 {"
b0 M#
b0 C#
b0 8$
b0 5
b0 "#
b0 5$
0?#
0/
0K#
0=
0A#
01
b0 ~#
b0 F
b0 ]#
b0 x#
b0 >
b0 X#
b0 z#
b0 E
b0 \#
b0 /$
b0 <$
b0 @
b0 Z#
b0 ,$
b0 y#
b0 D
b0 [#
b0 .$
b0 ;$
b0 ?
b0 Y#
b0 +$
0($
0N
0)$
0O
0}#
0C
b1100110 s$
b11 S%
x)#
bx %#
x.#
x/#
x2#
x0#
x-#
x+#
x4#
x3#
x,#
x5#
x1#
x6#
bx '#
bx 9#
bx :#
bx 8#
bx *#
bx (#
bx 7#
bx ;#
xe#
bx a#
xj#
xk#
xn#
xl#
xi#
xg#
xp#
xo#
xh#
xq#
xm#
xr#
bx c#
bx u#
bx v#
bx t#
bx f#
bx d#
bx s#
bx w#
b1100100 %%
b1 e
b1 H$
b1000 y$
b1000 T
b1100110 w$
b1100110 Q
1x$
1R
b1100110 :%
b1100110 c$
b10 c%
b11 x%
b11 C%
b1010 f
b1010 L$
b11 \%
0d%
1n%
b11 A%
b11 _%
b110000 l"
b101100 k"
b101100 "
b101100 q
b101000 j"
b101000 !
b101000 p
b100100 n"
b100000 m"
b100100 f"
b100100 p"
b100000 e"
b100000 o"
bx U"
bx x"
bx &#
b11000 V"
b11000 7$
bx X"
bx V#
bx b#
b11100 Y"
b11100 A$
1}
1g$
0-"
0G$
b1 |
b1 F$
b1 <&
b10 {
b10 ;&
b1 #"
b1 S$
b1 j$
b1 ~$
b10 ""
b10 N$
b10 i$
b10 }$
b10 "&
b0 z
b0 E$
b1000 +"
b1000 f$
b1000 {$
b1000 !&
b1000 =&
b0 $"
b0 e$
b0 z$
b10000 ,"
b10000 o$
b10000 #%
b10000 =%
b1100100 %"
b1100100 k$
b1100100 "%
b1100100 $%
b10 1"
b10 J$
b10 F&
b1 0"
b1 E&
b10 6"
b10 ]$
b10 J%
b10 ^%
b1 5"
b1 X$
b1 I%
b1 ]%
b1 &&
b1010 /"
b1010 I$
b100101 7"
b100101 E%
b100101 Z%
b10100 ?"
b10100 O%
b10100 a%
b10100 {%
1I"
1@&
b11 E"
b11 M$
b11 R$
b11 )&
b11 c
b11 2&
b11 5&
b11 D"
b11 ?&
1F"
1+&
1R"
1J&
b111 N"
b111 W$
b111 \$
b111 *&
b111 d
b111 3&
b111 8&
b101 M"
b101 I&
1O"
1,&
1%
1)
#80
0%
0)
#85
b0 j
b0 ^$
b0 i
b0 Y$
b0 h
b0 T$
b0 g
b0 O$
b0 S%
b0 s$
b111 $
b111 y
b111 U#
b111 -$
b111 [$
b111 `$
b11 #
b11 x
b11 w"
b11 O#
b11 Q$
b11 V$
b0 c%
b0 x%
b0 C%
b0 f
b0 L$
1o%
b111 \%
0d%
0n%
b111 A%
b111 _%
b0 W%
b0 V
0X%
0W
b0 e
b0 H$
b111 |$
0&%
11%
b111 a$
b111 !%
b0 :%
b0 c$
b0 %%
b0 y$
b0 T
b0 w$
b0 Q
0x$
0R
b111 `"
b11 ["
1c"
1W#
1^"
1y"
b101 _"
b101 S#
b101 *$
b101 K&
b11 Z"
b11 u"
b11 L#
b11 A&
b11 N"
b11 W$
b11 \$
b11 *&
b11 d
b11 3&
b11 8&
b1010 M"
b1010 I&
b1100110 E"
b1100110 M$
b1100110 R$
b1100110 )&
bx c
bx 2&
bx 5&
b1 D"
b1 ?&
b1000 J"
b1000 6&
0A"
0@"
0K$
b0 1"
b0 J$
b0 F&
b0 0"
b0 E&
b0 6"
b0 ]$
b0 J%
b0 ^%
b0 5"
b0 X$
b0 I%
b0 ]%
b0 &&
b0 /"
b0 I$
b0 7"
b0 E%
b0 Z%
b11100 ?"
b11100 O%
b11100 a%
b11100 {%
04"
0H%
0."
0}
0g$
b0 |
b0 F$
b0 <&
b0 {
b0 ;&
b0 #"
b0 S$
b0 j$
b0 ~$
b0 ""
b0 N$
b0 i$
b0 }$
b0 "&
b0 +"
b0 f$
b0 {$
b0 !&
b0 =&
b11000 ,"
b11000 o$
b11000 #%
b11000 =%
b0 %"
b0 k$
b0 "%
b0 $%
0!"
0h$
b100100 Y"
b100100 A$
b100000 V"
b100000 7$
b101100 f"
b101100 p"
b101000 e"
b101000 o"
b111000 l"
b110100 k"
b110100 "
b110100 q
b110000 j"
b110000 !
b110000 p
b101100 n"
b101000 m"
1%
1)
#90
0%
0)
#95
b11 $
b11 y
b11 U#
b11 -$
b11 [$
b11 `$
b1100110 #
b1100110 x
b1100110 w"
b1100110 O#
b1100110 Q$
b1100110 V$
b1000000 l"
b111100 k"
b111100 "
b111100 q
b111000 j"
b111000 !
b111000 p
b110100 n"
b110000 m"
b110100 f"
b110100 p"
b110000 e"
b110000 o"
b101000 V"
b101000 7$
b101100 Y"
b101100 A$
b100000 ,"
b100000 o$
b100000 #%
b100000 =%
b100100 ?"
b100100 O%
b100100 a%
b100100 {%
0I"
0@&
b0 E"
b0 M$
b0 R$
b0 )&
b0 c
b0 2&
b0 5&
b0 D"
b0 ?&
b0 J"
b0 6&
0F"
0+&
0R"
0J&
b0 N"
b0 W$
b0 \$
b0 *&
b0 d
b0 3&
b0 8&
b0 M"
b0 I&
0O"
0,&
b11 `"
b1100110 ["
b1010 _"
b1010 S#
b1010 *$
b1010 K&
b1 Z"
b1 u"
b1 L#
b1 A&
1%
1)
#100
0%
0)
#105
b0 $
b0 y
b0 U#
b0 -$
b0 [$
b0 `$
b0 #
b0 x
b0 w"
b0 O#
b0 Q$
b0 V$
b0 `"
b0 ["
0c"
0W#
0^"
0y"
b0 _"
b0 S#
b0 *$
b0 K&
b0 Z"
b0 u"
b0 L#
b0 A&
b101100 ?"
b101100 O%
b101100 a%
b101100 {%
b101000 ,"
b101000 o$
b101000 #%
b101000 =%
b110100 Y"
b110100 A$
b110000 V"
b110000 7$
b111100 f"
b111100 p"
b111000 e"
b111000 o"
b1001000 l"
b1000100 k"
b1000100 "
b1000100 q
b1000000 j"
b1000000 !
b1000000 p
b111100 n"
b111000 m"
1%
1)
#110
0%
0)
#115
b1010000 l"
b1001100 k"
b1001100 "
b1001100 q
b1001000 j"
b1001000 !
b1001000 p
b1000100 n"
b1000000 m"
b1000100 f"
b1000100 p"
b1000000 e"
b1000000 o"
b111000 V"
b111000 7$
b111100 Y"
b111100 A$
b110000 ,"
b110000 o$
b110000 #%
b110000 =%
b110100 ?"
b110100 O%
b110100 a%
b110100 {%
1%
1)
#120
0%
0)
#125
b111100 ?"
b111100 O%
b111100 a%
b111100 {%
b111000 ,"
b111000 o$
b111000 #%
b111000 =%
b1000100 Y"
b1000100 A$
b1000000 V"
b1000000 7$
b1001100 f"
b1001100 p"
b1001000 e"
b1001000 o"
b1011000 l"
b1010100 k"
b1010100 "
b1010100 q
b1010000 j"
b1010000 !
b1010000 p
b1001100 n"
b1001000 m"
1%
1)
