@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: MT529 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":83:2:83:7|Found inferred clock FourDigitLedController|clock which controls 29 sequential elements including clockCounter[16]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":91:2:91:7|Found inferred clock FourDigitLedController|serialClockIn which controls 46 sequential elements including serialClockCounter[3]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
