
---------- Begin Simulation Statistics ----------
final_tick                                 1356622000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 193958                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406848                       # Number of bytes of host memory used
host_op_rate                                   357100                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.21                       # Real time elapsed on the host
host_tick_rate                               89202128                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2949781                       # Number of instructions simulated
sim_ops                                       5430916                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001357                       # Number of seconds simulated
sim_ticks                                  1356622000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               581594                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24511                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            601088                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             305967                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          581594                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           275627                       # Number of indirect misses.
system.cpu.branchPred.lookups                  656248                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   25773                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12189                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3368873                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2462000                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24627                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     510020                       # Number of branches committed
system.cpu.commit.bw_lim_events                918375                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          904630                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2949781                       # Number of instructions committed
system.cpu.commit.committedOps                5430916                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2981076                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.821797                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.737765                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1209790     40.58%     40.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       266375      8.94%     49.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       268567      9.01%     58.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       317969     10.67%     69.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       918375     30.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2981076                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     177375                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                23725                       # Number of function calls committed.
system.cpu.commit.int_insts                   5293464                       # Number of committed integer instructions.
system.cpu.commit.loads                        724924                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        28716      0.53%      0.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4171363     76.81%     77.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5806      0.11%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37658      0.69%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           6989      0.13%     78.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.02%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6270      0.12%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           27748      0.51%     78.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           28638      0.53%     79.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          43523      0.80%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1316      0.02%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          693254     12.76%     93.03% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         329906      6.07%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        31670      0.58%     99.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        16811      0.31%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5430916                       # Class of committed instruction
system.cpu.commit.refs                        1071641                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2949781                       # Number of Instructions Simulated
system.cpu.committedOps                       5430916                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.149765                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.149765                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8064                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33755                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48798                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4518                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1040423                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                6554666                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   425939                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1643016                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24700                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 93564                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      811248                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2041                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      366771                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           156                       # TLB misses on write requests
system.cpu.fetch.Branches                      656248                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    360565                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2749699                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4694                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3730241                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  143                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           775                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49400                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.193495                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             452319                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             331740                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.099861                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3227642                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.117255                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.917703                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1368767     42.41%     42.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   105676      3.27%     45.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    87479      2.71%     48.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   109773      3.40%     51.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1555947     48.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3227642                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    296511                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   158453                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    307445200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    307445200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    307445200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    307444800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    307444800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    307444800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9458000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9457600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       996400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       996000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       996000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       996000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     11267600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     12057200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     11172000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     11994400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    119278800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    119016000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    119000800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    119070800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     2390427600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          163914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29037                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   541632                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.762173                       # Inst execution rate
system.cpu.iew.exec_refs                      1177851                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     366757                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  693963                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                841744                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                959                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               585                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               377089                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             6335508                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                811094                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34757                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               5976510                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3332                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9957                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24700                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 16265                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           634                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            68468                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          247                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116818                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30371                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             88                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20962                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8075                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   8005833                       # num instructions consuming a value
system.cpu.iew.wb_count                       5954315                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.575475                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4607155                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.755629                       # insts written-back per cycle
system.cpu.iew.wb_sent                        5961310                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  9164162                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4963500                       # number of integer regfile writes
system.cpu.ipc                               0.869743                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.869743                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             35198      0.59%      0.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4611677     76.72%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5848      0.10%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41441      0.69%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                8657      0.14%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1304      0.02%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7046      0.12%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31810      0.53%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                30679      0.51%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               44237      0.74%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2456      0.04%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               783239     13.03%     93.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              351161      5.84%     99.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           38311      0.64%     99.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          18207      0.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6011271                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  196070                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              393607                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       192323                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             241873                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                5780003                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           14875109                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      5761992                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           6998303                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    6334357                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   6011271                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1151                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          904581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18536                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            391                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1335377                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3227642                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.862434                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.658209                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1202048     37.24%     37.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              237572      7.36%     44.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              436653     13.53%     58.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              505083     15.65%     73.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              846286     26.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3227642                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.772423                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      360701                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           386                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             19346                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12332                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               841744                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              377089                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2311569                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          3391556                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  843530                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               6944502                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              168                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  52736                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   478945                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16464                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4252                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              16795550                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                6478929                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             8365178                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1674678                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  77772                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24700                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                185486                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1420650                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            335321                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         10119405                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20303                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                897                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    222083                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            951                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      8398247                       # The number of ROB reads
system.cpu.rob.rob_writes                    12918560                       # The number of ROB writes
system.cpu.timesIdled                            1645                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          447                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38590                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              448                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          743                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            743                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              133                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9563                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23242                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1356622000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12270                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1355                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8208                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1409                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1409                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12270                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       962176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       962176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  962176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13679                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13679    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13679                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11495776                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29690524                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1356622000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17763                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4179                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24126                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1032                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2172                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2172                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17763                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8498                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50024                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58522                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       186624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1269760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1456384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10685                       # Total snoops (count)
system.l2bus.snoopTraffic                       86912                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30617                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.015090                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.122179                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30156     98.49%     98.49% # Request fanout histogram
system.l2bus.snoop_fanout::1                      460      1.50%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30617                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20420397                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.5                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19111503                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3503997                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1356622000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1356622000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       356936                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           356936                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       356936                       # number of overall hits
system.cpu.icache.overall_hits::total          356936                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3628                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3628                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3628                       # number of overall misses
system.cpu.icache.overall_misses::total          3628                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    179613200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    179613200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    179613200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    179613200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       360564                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       360564                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       360564                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       360564                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010062                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010062                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010062                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010062                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49507.497244                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49507.497244                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49507.497244                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49507.497244                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          709                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          709                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          709                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          709                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2919                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2919                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2919                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2919                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    145355200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    145355200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    145355200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    145355200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008096                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008096                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008096                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008096                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49796.231586                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49796.231586                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49796.231586                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49796.231586                       # average overall mshr miss latency
system.cpu.icache.replacements                   2663                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       356936                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          356936                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3628                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3628                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    179613200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    179613200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       360564                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       360564                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010062                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010062                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49507.497244                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49507.497244                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          709                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          709                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2919                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2919                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    145355200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    145355200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008096                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008096                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49796.231586                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49796.231586                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1356622000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1356622000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.960945                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              311092                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2663                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            116.820128                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.960945                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992035                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992035                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            724047                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           724047                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1356622000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1356622000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1356622000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1053508                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1053508                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1053508                       # number of overall hits
system.cpu.dcache.overall_hits::total         1053508                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34836                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34836                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34836                       # number of overall misses
system.cpu.dcache.overall_misses::total         34836                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1684403599                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1684403599                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1684403599                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1684403599                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1088344                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1088344                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1088344                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1088344                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032008                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032008                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032008                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032008                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48352.382564                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48352.382564                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48352.382564                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48352.382564                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29566                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               789                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.472750                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1744                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2824                       # number of writebacks
system.cpu.dcache.writebacks::total              2824                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22153                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22153                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22153                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22153                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12683                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12683                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12683                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4333                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17016                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    580543199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    580543199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    580543199                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    249478971                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    830022170                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011653                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011653                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011653                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015635                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45773.334306                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45773.334306                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45773.334306                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57576.499192                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48778.923954                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15992                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       708997                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          708997                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32622                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32622                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1574407600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1574407600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       741619                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       741619                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.043988                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.043988                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48262.142113                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48262.142113                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22109                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22109                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10513                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10513                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    473952000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    473952000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014176                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014176                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45082.469324                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45082.469324                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       344511                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         344511                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2214                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2214                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    109995999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    109995999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       346725                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       346725                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006385                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006385                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49682.023035                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49682.023035                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2170                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2170                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    106591199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    106591199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006259                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006259                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49120.368203                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49120.368203                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4333                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4333                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    249478971                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    249478971                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57576.499192                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57576.499192                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1356622000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1356622000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           985.897844                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              641069                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15992                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.086856                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   753.006299                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   232.891545                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.735358                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.227433                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.962791                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          227                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          797                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          695                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.221680                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.778320                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2193704                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2193704                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1356622000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             941                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5004                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          894                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6839                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            941                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5004                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          894                       # number of overall hits
system.l2cache.overall_hits::total               6839                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1975                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7679                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3439                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13093                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1975                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7679                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3439                       # number of overall misses
system.l2cache.overall_misses::total            13093                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133916000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    523003600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    239592405                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    896512005                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133916000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    523003600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    239592405                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    896512005                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2916                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12683                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4333                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19932                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2916                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12683                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4333                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19932                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.677298                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.605456                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.793676                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656883                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.677298                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.605456                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.793676                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656883                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67805.569620                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68108.295351                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69669.207618                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68472.619339                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67805.569620                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68108.295351                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69669.207618                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68472.619339                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    3                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1355                       # number of writebacks
system.l2cache.writebacks::total                 1355                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             28                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           17                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            28                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1975                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7668                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3422                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13065                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1975                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7668                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3422                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          614                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13679                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    118116000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    461350000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    211539629                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    791005629                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    118116000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    461350000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    211539629                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     36012993                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    827018622                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.677298                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.604589                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.789753                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.655479                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.677298                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.604589                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.789753                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.686283                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59805.569620                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60165.623370                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61817.542081                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60543.867509                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59805.569620                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60165.623370                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61817.542081                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58653.083062                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60458.997149                       # average overall mshr miss latency
system.l2cache.replacements                      9650                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2824                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2824                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2824                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2824                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          361                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          361                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          614                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          614                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     36012993                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     36012993                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58653.083062                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58653.083062                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          760                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              760                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1412                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1412                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     97678000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     97678000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2172                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2172                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.650092                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.650092                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69177.053824                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69177.053824                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1409                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1409                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     86335200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     86335200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.648711                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.648711                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61274.095103                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61274.095103                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          941                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4244                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          894                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6079                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1975                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6267                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3439                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11681                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133916000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425325600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    239592405                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    798834005                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2916                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10511                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4333                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17760                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.677298                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.596233                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.793676                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.657714                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67805.569620                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67867.496410                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69669.207618                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68387.467255                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1975                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6259                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3422                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11656                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    118116000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    375014800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    211539629                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    704670429                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.677298                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595471                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.789753                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.656306                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59805.569620                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59916.088832                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61817.542081                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60455.596174                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1356622000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1356622000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3785.119721                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26409                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9650                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.736684                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    17.542835                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   426.521357                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2266.437972                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   925.256248                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   149.361309                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.004283                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.104131                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.553330                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.225893                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036465                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.924101                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1153                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2943                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           23                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1086                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           39                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2580                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          228                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.281494                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.718506                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               322362                       # Number of tag accesses
system.l2cache.tags.data_accesses              322362                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1356622000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126400                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          490752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       219008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        39296                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              875456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126400                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126400                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86720                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86720                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1975                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7668                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3422                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          614                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13679                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1355                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1355                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           93172601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          361745571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    161436273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     28966064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              645320509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      93172601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          93172601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        63923481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              63923481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        63923481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          93172601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         361745571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    161436273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     28966064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             709243990                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1390822000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               10457154                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406848                       # Number of bytes of host memory used
host_op_rate                                 19135435                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.29                       # Real time elapsed on the host
host_tick_rate                              118164774                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3025859                       # Number of instructions simulated
sim_ops                                       5538032                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000034                       # Number of seconds simulated
sim_ticks                                    34200000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2811                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                94                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2775                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2332                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2811                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              479                       # Number of indirect misses.
system.cpu.branchPred.lookups                    2864                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      39                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           72                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    154585                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    81906                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                94                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       2451                       # Number of branches committed
system.cpu.commit.bw_lim_events                  6861                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2463                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                76078                       # Number of instructions committed
system.cpu.commit.committedOps                 107116                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        83195                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.287529                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.993700                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         9724     11.69%     11.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        55794     67.06%     78.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         8570     10.30%     89.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2246      2.70%     91.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6861      8.25%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        83195                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        452                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                    106842                       # Number of committed integer instructions.
system.cpu.commit.loads                          4774                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           88      0.08%      0.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            97547     91.07%     91.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2047      1.91%     93.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.05%     93.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             21      0.02%     93.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.03%     93.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              28      0.03%     93.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              47      0.04%     93.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     93.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              56      0.05%     93.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             28      0.03%     93.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            36      0.03%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            4646      4.34%     97.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2291      2.14%     99.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          128      0.12%     99.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.07%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            107116                       # Class of committed instruction
system.cpu.commit.refs                           7137                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       76078                       # Number of Instructions Simulated
system.cpu.committedOps                        107116                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.123847                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.123847                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           11                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           27                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           48                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 47002                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 110290                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     9105                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      7070                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                     94                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 20606                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        4984                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        2404                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        2864                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      6656                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         76548                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    35                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          77976                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     188                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.033497                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               7235                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2371                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.912000                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              83877                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.326275                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.799223                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    52798     62.95%     62.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1144      1.36%     64.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3220      3.84%     68.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3200      3.82%     71.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    23515     28.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                83877                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       949                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      567                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      6568000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      6568000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      6568000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      6568000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      6568000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      6568000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       422000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       421600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        37200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        36800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        36800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        36400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       741200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       742800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       742800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       741600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       43399600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1623                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  109                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     2541                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.269579                       # Inst execution rate
system.cpu.iew.exec_refs                         7383                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2404                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2213                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  5075                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 4                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2426                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              109580                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  4979                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               113                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                108549                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     16                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                     94                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    20                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               43                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          301                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores           64                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect           82                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             27                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    258541                       # num instructions consuming a value
system.cpu.iew.wb_count                        108488                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.373287                       # average fanout of values written-back
system.cpu.iew.wb_producers                     96510                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.268865                       # insts written-back per cycle
system.cpu.iew.wb_sent                         108511                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   234294                       # number of integer regfile reads
system.cpu.int_regfile_writes                  105054                       # number of integer regfile writes
system.cpu.ipc                               0.889801                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.889801                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               163      0.15%      0.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 98521     90.67%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2047      1.88%     92.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    62      0.06%     92.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  49      0.05%     92.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     92.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.03%     92.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     92.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     92.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     92.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     92.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     92.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   46      0.04%     92.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     92.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   98      0.09%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  101      0.09%     93.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  42      0.04%     93.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     93.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     93.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 81      0.07%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 4798      4.42%     97.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                2339      2.15%     99.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             209      0.19%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             73      0.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 108661                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     735                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1476                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          702                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1322                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 107763                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             299791                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       107786                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            110721                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     109559                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    108661                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2463                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                67                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         3618                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         83877                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.295480                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.812423                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                9849     11.74%     11.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               46636     55.60%     67.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               22011     26.24%     93.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                3521      4.20%     97.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1860      2.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           83877                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.270889                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        6656                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 6                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 5075                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2426                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   12437                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            85500                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    6527                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                185973                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  37869                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    15332                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     36                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     7                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                407013                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 110045                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              189645                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     21420                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    100                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                     94                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 40120                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     3673                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1404                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           236896                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            384                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     50463                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       185913                       # The number of ROB reads
system.cpu.rob.rob_writes                      219842                       # The number of ROB writes
system.cpu.timesIdled                              16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           64                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            128                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                6                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           29                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            63                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     34200000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 34                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               28                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            34                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           97                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           97                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     97                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                34                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      34    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  34                       # Request fanout histogram
system.membus.reqLayer2.occupancy               26800                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy              72100                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     34200000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  64                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            14                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                84                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             64                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           93                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     192                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                34                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 98                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.061224                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.240974                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       92     93.88%     93.88% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      6.12%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   98                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               39600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                62794                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               37200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        34200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     34200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         6609                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             6609                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         6609                       # number of overall hits
system.cpu.icache.overall_hits::total            6609                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           47                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             47                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           47                       # number of overall misses
system.cpu.icache.overall_misses::total            47                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1900800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1900800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1900800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1900800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6656                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6656                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6656                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6656                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007061                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007061                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007061                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007061                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40442.553191                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40442.553191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40442.553191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40442.553191                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           32                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1430400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1430400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1430400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1430400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004808                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004808                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004808                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004808                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        44700                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        44700                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        44700                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        44700                       # average overall mshr miss latency
system.cpu.icache.replacements                     31                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         6609                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            6609                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           47                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            47                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1900800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1900800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6656                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6656                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40442.553191                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40442.553191                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1430400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1430400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004808                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004808                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        44700                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        44700                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     34200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     34200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2238                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                31                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             72.193548                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             13343                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            13343                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     34200000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     34200000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     34200000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         7236                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             7236                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         7236                       # number of overall hits
system.cpu.dcache.overall_hits::total            7236                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           67                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             67                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           67                       # number of overall misses
system.cpu.dcache.overall_misses::total            67                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2462800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2462800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2462800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2462800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         7303                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         7303                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         7303                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         7303                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009174                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009174                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009174                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009174                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36758.208955                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36758.208955                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36758.208955                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36758.208955                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           13                       # number of writebacks
system.cpu.dcache.writebacks::total                13                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           37                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           37                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           30                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           30                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1122800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1122800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1122800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        28794                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1151594                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004108                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004108                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004108                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004519                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37426.666667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37426.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37426.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34896.787879                       # average overall mshr miss latency
system.cpu.dcache.replacements                     33                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         4873                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            4873                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           67                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            67                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2462800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2462800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         4940                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         4940                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013563                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013563                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36758.208955                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36758.208955                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           37                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           30                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1122800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1122800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37426.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37426.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         2363                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2363                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         2363                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2363                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        28794                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        28794                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9598                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9598                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     34200000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     34200000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               33370                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                33                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1011.212121                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   800.881556                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   223.118444                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.782111                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.217889                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          223                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          801                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          678                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.217773                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.782227                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             14639                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            14639                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     34200000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              16                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  30                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             11                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             16                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 30                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            20                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            14                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                34                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           20                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           14                       # number of overall misses
system.l2cache.overall_misses::total               34                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1300800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       951200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2252000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1300800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       951200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2252000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           31                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           30                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              64                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           31                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           30                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             64                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.645161                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.466667                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.531250                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.645161                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.466667                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.531250                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        65040                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67942.857143                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66235.294118                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        65040                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67942.857143                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66235.294118                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              1                       # number of writebacks
system.l2cache.writebacks::total                    1                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           20                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           20                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1140800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       839200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1980000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1140800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       839200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1980000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.645161                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.466667                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.531250                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.645161                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.466667                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.531250                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        57040                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59942.857143                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58235.294118                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        57040                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59942.857143                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58235.294118                       # average overall mshr miss latency
system.l2cache.replacements                        34                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           16                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           30                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           20                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           34                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1300800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       951200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2252000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           31                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           64                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.645161                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.466667                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.531250                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        65040                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67942.857143                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66235.294118                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           20                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           34                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1140800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       839200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1980000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.645161                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.466667                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.531250                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        57040                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59942.857143                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58235.294118                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     34200000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     34200000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    109                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   34                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.205882                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    39.070175                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1051.036444                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1863.267415                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   990.625965                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          152                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009539                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.256601                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.454899                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.241852                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.037109                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1143                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2953                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           28                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1071                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           44                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2547                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          240                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.279053                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.720947                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1058                       # Number of tag accesses
system.l2cache.tags.data_accesses                1058                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     34200000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total               64                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               20                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   34                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   1                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           37426901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           26198830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               63625731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      37426901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          37426901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1871345                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1871345                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1871345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          37426901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          26198830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              65497076                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1421093200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               11022436                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412992                       # Number of bytes of host memory used
host_op_rate                                 20201519                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.28                       # Real time elapsed on the host
host_tick_rate                              109138701                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3056207                       # Number of instructions simulated
sim_ops                                       5602802                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000030                       # Number of seconds simulated
sim_ticks                                    30271200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                11046                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               939                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             10651                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4284                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11046                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6762                       # Number of indirect misses.
system.cpu.branchPred.lookups                   11601                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     358                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          793                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     46386                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    29432                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               962                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       8010                       # Number of branches committed
system.cpu.commit.bw_lim_events                 12256                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           18830                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                30348                       # Number of instructions committed
system.cpu.commit.committedOps                  64770                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        47482                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.364096                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.735382                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        26822     56.49%     56.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3471      7.31%     63.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2524      5.32%     69.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2409      5.07%     74.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        12256     25.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        47482                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2804                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  227                       # Number of function calls committed.
system.cpu.commit.int_insts                     63571                       # Number of committed integer instructions.
system.cpu.commit.loads                          8056                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          302      0.47%      0.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            51600     79.67%     80.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              19      0.03%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.35%     80.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.22%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.35%     81.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.17%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             210      0.32%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.48%     82.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.40%     82.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            99      0.15%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            7206     11.13%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2654      4.10%     97.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      1.31%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      0.87%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             64770                       # Class of committed instruction
system.cpu.commit.refs                          11272                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       30348                       # Number of Instructions Simulated
system.cpu.committedOps                         64770                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.493673                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.493673                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          104                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          180                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          352                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             8                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 17141                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  90558                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11400                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     22165                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    971                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1324                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        9864                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            86                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4032                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                       11601                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4209                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         38873                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   383                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          46069                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           144                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1942                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.153294                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12981                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               4642                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.608750                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              53001                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.829588                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.941468                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    27153     51.23%     51.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1066      2.01%     53.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1089      2.05%     55.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1046      1.97%     57.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    22647     42.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                53001                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3929                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2357                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      4072000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      4072000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      4072000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      4072000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      4072000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      4072000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        58800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        58800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       132400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       133600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       132000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       130400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1431600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1434000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1432800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1434800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       30988800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1175                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     8903                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.013809                       # Inst execution rate
system.cpu.iew.exec_refs                        13869                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4024                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    9733                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 10738                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                207                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                28                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4549                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               83589                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  9845                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1382                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 76723                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     34                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    96                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    971                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   157                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              435                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2684                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1333                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             10                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1039                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            136                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     91927                       # num instructions consuming a value
system.cpu.iew.wb_count                         76053                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.616924                       # average fanout of values written-back
system.cpu.iew.wb_producers                     56712                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.004955                       # insts written-back per cycle
system.cpu.iew.wb_sent                          76323                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   106445                       # number of integer regfile reads
system.cpu.int_regfile_writes                   60978                       # number of integer regfile writes
system.cpu.ipc                               0.401015                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.401015                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               633      0.81%      0.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 61077     78.20%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   20      0.03%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   274      0.35%     79.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 200      0.26%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 244      0.31%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  137      0.18%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  329      0.42%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  401      0.51%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 288      0.37%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                166      0.21%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 9004     11.53%     93.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3546      4.54%     97.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1143      1.46%     99.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            640      0.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  78102                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3610                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7258                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3421                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5278                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  73859                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             202312                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        72632                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             97151                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      83267                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     78102                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 322                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           18830                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               362                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            194                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        23200                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         53001                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.473595                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.727509                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               27817     52.48%     52.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3497      6.60%     59.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3885      7.33%     66.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4373      8.25%     74.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               13429     25.34%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           53001                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.032030                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4235                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            60                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               104                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              113                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                10738                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4549                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   32738                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            75678                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   12099                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 80680                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    344                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12293                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    537                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   131                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                222577                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  88151                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              106716                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     22508                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1264                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    971                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2551                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    26061                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5299                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           124962                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2579                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                147                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2606                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            163                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       118826                       # The number of ROB reads
system.cpu.rob.rob_writes                      172752                       # The number of ROB writes
system.cpu.timesIdled                             258                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          779                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           44                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1561                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               44                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          390                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           807                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     30271200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                402                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           31                       # Transaction distribution
system.membus.trans_dist::CleanEvict              359                       # Transaction distribution
system.membus.trans_dist::ReadExReq                15                       # Transaction distribution
system.membus.trans_dist::ReadExResp               15                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           402                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        28672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        28672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   28672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               417                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     417    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 417                       # Request fanout histogram
system.membus.reqLayer2.occupancy              372835                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             901065                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     30271200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 759                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           143                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1065                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 21                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                21                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            760                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1438                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          903                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2341                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        30656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        26432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    57088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               431                       # Total snoops (count)
system.l2bus.snoopTraffic                        1984                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1212                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.037129                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.189155                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1167     96.29%     96.29% # Request fanout histogram
system.l2bus.snoop_fanout::1                       45      3.71%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1212                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              361200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               730349                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              574800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        30271200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     30271200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3624                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3624                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3624                       # number of overall hits
system.cpu.icache.overall_hits::total            3624                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          585                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            585                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          585                       # number of overall misses
system.cpu.icache.overall_misses::total           585                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24316800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24316800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24316800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24316800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4209                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4209                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4209                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4209                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.138988                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.138988                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.138988                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.138988                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41567.179487                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41567.179487                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41567.179487                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41567.179487                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          130                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          130                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          106                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          106                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          479                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          479                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          479                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          479                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     19160800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     19160800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     19160800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     19160800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.113804                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.113804                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.113804                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.113804                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40001.670146                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40001.670146                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40001.670146                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40001.670146                       # average overall mshr miss latency
system.cpu.icache.replacements                    479                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3624                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3624                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          585                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           585                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24316800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24316800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4209                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4209                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.138988                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.138988                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41567.179487                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41567.179487                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          106                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          106                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          479                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          479                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     19160800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     19160800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.113804                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.113804                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40001.670146                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40001.670146                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30271200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     30271200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               57268                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               735                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             77.915646                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8897                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8897                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     30271200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     30271200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     30271200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        12099                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            12099                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        12099                       # number of overall hits
system.cpu.dcache.overall_hits::total           12099                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          521                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            521                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          521                       # number of overall misses
system.cpu.dcache.overall_misses::total           521                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     20872800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     20872800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     20872800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     20872800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        12620                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        12620                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        12620                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        12620                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.041284                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041284                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.041284                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041284                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40062.955854                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40062.955854                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40062.955854                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40062.955854                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           53                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                25                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          112                       # number of writebacks
system.cpu.dcache.writebacks::total               112                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          271                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          271                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          271                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          271                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          250                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          250                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          250                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           51                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          301                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     10096000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10096000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     10096000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2638748                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12734748                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019810                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019810                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019810                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023851                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        40384                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        40384                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        40384                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51740.156863                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42308.132890                       # average overall mshr miss latency
system.cpu.dcache.replacements                    301                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         8898                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            8898                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          500                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           500                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19831600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19831600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         9398                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         9398                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.053203                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.053203                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39663.200000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39663.200000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          271                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          271                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          229                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          229                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9071600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9071600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024367                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024367                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39613.973799                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39613.973799                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3201                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3201                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           21                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           21                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1041200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1041200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3222                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3222                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006518                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006518                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49580.952381                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49580.952381                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           21                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           21                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1024400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1024400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006518                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006518                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48780.952381                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48780.952381                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           51                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           51                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2638748                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2638748                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51740.156863                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 51740.156863                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30271200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     30271200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              415754                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1325                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            313.776604                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   819.330017                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   204.669983                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.800127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.199873                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          186                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          838                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          530                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.181641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             25541                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            25541                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     30271200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             231                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             120                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           14                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 365                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            231                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            120                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           14                       # number of overall hits
system.l2cache.overall_hits::total                365                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           249                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           130                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           37                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               416                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          249                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          130                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           37                       # number of overall misses
system.l2cache.overall_misses::total              416                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16641600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8781200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2489964                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     27912764                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16641600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8781200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2489964                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     27912764                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          480                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          250                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           51                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             781                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          480                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          250                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           51                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            781                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.518750                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.520000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.725490                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.532650                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.518750                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.520000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.725490                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.532650                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66833.734940                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67547.692308                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67296.324324                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67097.990385                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66833.734940                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67547.692308                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67296.324324                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67097.990385                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             31                       # number of writebacks
system.l2cache.writebacks::total                   31                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          249                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          130                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           37                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          416                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          249                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          130                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           37                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          418                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14657600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7741200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2193964                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     24592764                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14657600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7741200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2193964                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       123597                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     24716361                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.518750                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.520000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.725490                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.532650                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.518750                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.520000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.725490                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.535211                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58865.863454                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59547.692308                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59296.324324                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59117.221154                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58865.863454                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59547.692308                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59296.324324                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 61798.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59130.050239                       # average overall mshr miss latency
system.l2cache.replacements                       428                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          112                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          112                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          112                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          112                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            6                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       123597                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       123597                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 61798.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 61798.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            6                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                6                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           15                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             15                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       948800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       948800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           21                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           21                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.714286                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.714286                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 63253.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 63253.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           15                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           15                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       828800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       828800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.714286                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 55253.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 55253.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          231                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          114                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          359                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          249                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          115                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           37                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          401                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16641600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7832400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2489964                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     26963964                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          480                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          229                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           51                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          760                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.518750                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.502183                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.725490                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.527632                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66833.734940                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68107.826087                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67296.324324                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67241.805486                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          249                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          115                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           37                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          401                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14657600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6912400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2193964                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     23763964                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.518750                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.502183                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.725490                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.527632                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58865.863454                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60107.826087                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59296.324324                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59261.755611                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30271200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     30271200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13965                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4524                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.086870                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    43.126444                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1120.704700                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1826.236580                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   961.019806                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   144.912471                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010529                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.273610                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.445859                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.234624                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035379                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1046                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3050                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           51                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          942                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           40                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          375                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2297                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          201                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.255371                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.744629                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12900                       # Number of tag accesses
system.l2cache.tags.data_accesses               12900                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     30271200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15872                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            8320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               26688                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15872                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15872                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1984                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1984                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              248                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              130                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           37                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  417                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            31                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  31                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          524326753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          274848701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     78226169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      4228442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              881630064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     524326753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         524326753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        65540844                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              65540844                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        65540844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         524326753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         274848701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     78226169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      4228442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             947170908                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
