# //  ModelSim SE 10.1b Apr 26 2012 Linux 3.0.80-0.5-default
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -do /data/public/common/software/opprog/do_files/init_simulator.do -lib work ram_tb_behaviour_cfg 
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-13) Recompile work.ram_tb_behaviour_cfg because work.ram_tb(behaviour) has changed.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ramlib(body)
# Loading work.ram_tb_behaviour_cfg#1
# Loading work.ram_tb(behaviour)#1
# Loading work.ram_behaviour_cfg#1
# Loading work.ram(behaviour)#1
# Loading work.rambank(behaviour)#1
# ** Fatal: (vsim-3348) Port length (4) does not match actual length (5) for port '/ram_tb/ram1/rb/gen_reg(3)/regx/d_in'.
#    Time: 0 ns  Iteration: 0  Instance: /ram_tb/ram1/rb/gen_reg(3)/regx File: VHDL/ramword.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
