
ubuntu-preinstalled/dbus-monitor:     file format elf32-littlearm


Disassembly of section .init:

00000f8c <.init>:
 f8c:	push	{r3, lr}
 f90:	bl	190c <__snprintf_chk@plt+0x638>
 f94:	pop	{r3, pc}

Disassembly of section .plt:

00000f98 <raise@plt-0x14>:
     f98:	push	{lr}		; (str lr, [sp, #-4]!)
     f9c:	ldr	lr, [pc, #4]	; fa8 <raise@plt-0x4>
     fa0:	add	lr, pc, lr
     fa4:	ldr	pc, [lr, #8]!
     fa8:	andeq	r2, r1, r4, lsl pc

00000fac <raise@plt>:
     fac:	add	ip, pc, #0, 12
     fb0:	add	ip, ip, #73728	; 0x12000
     fb4:	ldr	pc, [ip, #3860]!	; 0xf14

00000fb8 <dbus_bus_get@plt>:
     fb8:	add	ip, pc, #0, 12
     fbc:	add	ip, ip, #73728	; 0x12000
     fc0:	ldr	pc, [ip, #3852]!	; 0xf0c

00000fc4 <dbus_message_iter_get_basic@plt>:
     fc4:	add	ip, pc, #0, 12
     fc8:	add	ip, ip, #73728	; 0x12000
     fcc:	ldr	pc, [ip, #3844]!	; 0xf04

00000fd0 <dbus_message_iter_init_append@plt>:
     fd0:	add	ip, pc, #0, 12
     fd4:	add	ip, ip, #73728	; 0x12000
     fd8:	ldr	pc, [ip, #3836]!	; 0xefc

00000fdc <dbus_bus_add_match@plt>:
     fdc:	add	ip, pc, #0, 12
     fe0:	add	ip, ip, #73728	; 0x12000
     fe4:	ldr	pc, [ip, #3828]!	; 0xef4

00000fe8 <strcmp@plt>:
     fe8:	add	ip, pc, #0, 12
     fec:	add	ip, ip, #73728	; 0x12000
     ff0:	ldr	pc, [ip, #3820]!	; 0xeec

00000ff4 <__cxa_finalize@plt>:
     ff4:	add	ip, pc, #0, 12
     ff8:	add	ip, ip, #73728	; 0x12000
     ffc:	ldr	pc, [ip, #3812]!	; 0xee4

00001000 <dbus_message_marshal@plt>:
    1000:	add	ip, pc, #0, 12
    1004:	add	ip, ip, #73728	; 0x12000
    1008:	ldr	pc, [ip, #3804]!	; 0xedc

0000100c <dbus_message_get_sender@plt>:
    100c:	add	ip, pc, #0, 12
    1010:	add	ip, ip, #73728	; 0x12000
    1014:	ldr	pc, [ip, #3796]!	; 0xed4

00001018 <dbus_message_iter_append_basic@plt>:
    1018:	add	ip, pc, #0, 12
    101c:	add	ip, ip, #73728	; 0x12000
    1020:	ldr	pc, [ip, #3788]!	; 0xecc

00001024 <dbus_message_get_path@plt>:
    1024:	add	ip, pc, #0, 12
    1028:	add	ip, ip, #73728	; 0x12000
    102c:	ldr	pc, [ip, #3780]!	; 0xec4

00001030 <fflush@plt>:
    1030:	add	ip, pc, #0, 12
    1034:	add	ip, ip, #73728	; 0x12000
    1038:	ldr	pc, [ip, #3772]!	; 0xebc

0000103c <free@plt>:
    103c:	add	ip, pc, #0, 12
    1040:	add	ip, ip, #73728	; 0x12000
    1044:	ldr	pc, [ip, #3764]!	; 0xeb4

00001048 <dbus_message_get_destination@plt>:
    1048:	add	ip, pc, #0, 12
    104c:	add	ip, ip, #73728	; 0x12000
    1050:	ldr	pc, [ip, #3756]!	; 0xeac

00001054 <memcpy@plt>:
    1054:	add	ip, pc, #0, 12
    1058:	add	ip, ip, #73728	; 0x12000
    105c:	ldr	pc, [ip, #3748]!	; 0xea4

00001060 <dbus_message_get_reply_serial@plt>:
    1060:	add	ip, pc, #0, 12
    1064:	add	ip, ip, #73728	; 0x12000
    1068:	ldr	pc, [ip, #3740]!	; 0xe9c

0000106c <__stack_chk_fail@plt>:
    106c:	add	ip, pc, #0, 12
    1070:	add	ip, ip, #73728	; 0x12000
    1074:	ldr	pc, [ip, #3732]!	; 0xe94

00001078 <dbus_message_get_serial@plt>:
    1078:	add	ip, pc, #0, 12
    107c:	add	ip, ip, #73728	; 0x12000
    1080:	ldr	pc, [ip, #3724]!	; 0xe8c

00001084 <dbus_message_unref@plt>:
    1084:	add	ip, pc, #0, 12
    1088:	add	ip, ip, #73728	; 0x12000
    108c:	ldr	pc, [ip, #3716]!	; 0xe84

00001090 <realloc@plt>:
    1090:	add	ip, pc, #0, 12
    1094:	add	ip, ip, #73728	; 0x12000
    1098:	ldr	pc, [ip, #3708]!	; 0xe7c

0000109c <dbus_message_iter_close_container@plt>:
    109c:	add	ip, pc, #0, 12
    10a0:	add	ip, ip, #73728	; 0x12000
    10a4:	ldr	pc, [ip, #3700]!	; 0xe74

000010a8 <dbus_connection_read_write_dispatch@plt>:
    10a8:	add	ip, pc, #0, 12
    10ac:	add	ip, ip, #73728	; 0x12000
    10b0:	ldr	pc, [ip, #3692]!	; 0xe6c

000010b4 <dbus_error_free@plt>:
    10b4:	add	ip, pc, #0, 12
    10b8:	add	ip, ip, #73728	; 0x12000
    10bc:	ldr	pc, [ip, #3684]!	; 0xe64

000010c0 <perror@plt>:
    10c0:	add	ip, pc, #0, 12
    10c4:	add	ip, ip, #73728	; 0x12000
    10c8:	ldr	pc, [ip, #3676]!	; 0xe5c

000010cc <dbus_message_get_error_name@plt>:
    10cc:	add	ip, pc, #0, 12
    10d0:	add	ip, ip, #73728	; 0x12000
    10d4:	ldr	pc, [ip, #3668]!	; 0xe54

000010d8 <__fxstat64@plt>:
    10d8:	add	ip, pc, #0, 12
    10dc:	add	ip, ip, #73728	; 0x12000
    10e0:	ldr	pc, [ip, #3660]!	; 0xe4c

000010e4 <fwrite@plt>:
    10e4:	add	ip, pc, #0, 12
    10e8:	add	ip, ip, #73728	; 0x12000
    10ec:	ldr	pc, [ip, #3652]!	; 0xe44

000010f0 <dbus_connection_send_with_reply_and_block@plt>:
    10f0:	add	ip, pc, #0, 12
    10f4:	add	ip, ip, #73728	; 0x12000
    10f8:	ldr	pc, [ip, #3644]!	; 0xe3c

000010fc <dbus_malloc@plt>:
    10fc:	add	ip, pc, #0, 12
    1100:	add	ip, ip, #73728	; 0x12000
    1104:	ldr	pc, [ip, #3636]!	; 0xe34

00001108 <puts@plt>:
    1108:	add	ip, pc, #0, 12
    110c:	add	ip, ip, #73728	; 0x12000
    1110:	ldr	pc, [ip, #3628]!	; 0xe2c

00001114 <malloc@plt>:
    1114:	add	ip, pc, #0, 12
    1118:	add	ip, ip, #73728	; 0x12000
    111c:	ldr	pc, [ip, #3620]!	; 0xe24

00001120 <__libc_start_main@plt>:
    1120:	add	ip, pc, #0, 12
    1124:	add	ip, ip, #73728	; 0x12000
    1128:	ldr	pc, [ip, #3612]!	; 0xe1c

0000112c <_dbus_get_real_time@plt>:
    112c:	add	ip, pc, #0, 12
    1130:	add	ip, ip, #73728	; 0x12000
    1134:	ldr	pc, [ip, #3604]!	; 0xe14

00001138 <__gmon_start__@plt>:
    1138:	add	ip, pc, #0, 12
    113c:	add	ip, ip, #73728	; 0x12000
    1140:	ldr	pc, [ip, #3596]!	; 0xe0c

00001144 <exit@plt>:
    1144:	add	ip, pc, #0, 12
    1148:	add	ip, ip, #73728	; 0x12000
    114c:	ldr	pc, [ip, #3588]!	; 0xe04

00001150 <strlen@plt>:
    1150:	add	ip, pc, #0, 12
    1154:	add	ip, ip, #73728	; 0x12000
    1158:	ldr	pc, [ip, #3580]!	; 0xdfc

0000115c <dbus_message_new_method_call@plt>:
    115c:	add	ip, pc, #0, 12
    1160:	add	ip, ip, #73728	; 0x12000
    1164:	ldr	pc, [ip, #3572]!	; 0xdf4

00001168 <dbus_message_iter_get_fixed_array@plt>:
    1168:	add	ip, pc, #0, 12
    116c:	add	ip, ip, #73728	; 0x12000
    1170:	ldr	pc, [ip, #3564]!	; 0xdec

00001174 <dbus_message_iter_next@plt>:
    1174:	add	ip, pc, #0, 12
    1178:	add	ip, ip, #73728	; 0x12000
    117c:	ldr	pc, [ip, #3556]!	; 0xde4

00001180 <dbus_message_iter_open_container@plt>:
    1180:	add	ip, pc, #0, 12
    1184:	add	ip, ip, #73728	; 0x12000
    1188:	ldr	pc, [ip, #3548]!	; 0xddc

0000118c <__errno_location@plt>:
    118c:	add	ip, pc, #0, 12
    1190:	add	ip, ip, #73728	; 0x12000
    1194:	ldr	pc, [ip, #3540]!	; 0xdd4

00001198 <setvbuf@plt>:
    1198:	add	ip, pc, #0, 12
    119c:	add	ip, ip, #73728	; 0x12000
    11a0:	ldr	pc, [ip, #3532]!	; 0xdcc

000011a4 <memset@plt>:
    11a4:	add	ip, pc, #0, 12
    11a8:	add	ip, ip, #73728	; 0x12000
    11ac:	ldr	pc, [ip, #3524]!	; 0xdc4

000011b0 <putchar@plt>:
    11b0:			; <UNDEFINED> instruction: 0xe7fd4778
    11b4:	add	ip, pc, #0, 12
    11b8:	add	ip, ip, #73728	; 0x12000
    11bc:	ldr	pc, [ip, #3512]!	; 0xdb8

000011c0 <__printf_chk@plt>:
    11c0:	add	ip, pc, #0, 12
    11c4:	add	ip, ip, #73728	; 0x12000
    11c8:	ldr	pc, [ip, #3504]!	; 0xdb0

000011cc <write@plt>:
    11cc:	add	ip, pc, #0, 12
    11d0:	add	ip, ip, #73728	; 0x12000
    11d4:	ldr	pc, [ip, #3496]!	; 0xda8

000011d8 <__fprintf_chk@plt>:
    11d8:	add	ip, pc, #0, 12
    11dc:	add	ip, ip, #73728	; 0x12000
    11e0:	ldr	pc, [ip, #3488]!	; 0xda0

000011e4 <dbus_message_get_member@plt>:
    11e4:	add	ip, pc, #0, 12
    11e8:	add	ip, ip, #73728	; 0x12000
    11ec:	ldr	pc, [ip, #3480]!	; 0xd98

000011f0 <dbus_error_init@plt>:
    11f0:	add	ip, pc, #0, 12
    11f4:	add	ip, ip, #73728	; 0x12000
    11f8:	ldr	pc, [ip, #3472]!	; 0xd90

000011fc <dbus_message_iter_get_arg_type@plt>:
    11fc:	add	ip, pc, #0, 12
    1200:	add	ip, ip, #73728	; 0x12000
    1204:	ldr	pc, [ip, #3464]!	; 0xd88

00001208 <dbus_bus_register@plt>:
    1208:	add	ip, pc, #0, 12
    120c:	add	ip, ip, #73728	; 0x12000
    1210:	ldr	pc, [ip, #3456]!	; 0xd80

00001214 <dbus_error_is_set@plt>:
    1214:	add	ip, pc, #0, 12
    1218:	add	ip, ip, #73728	; 0x12000
    121c:	ldr	pc, [ip, #3448]!	; 0xd78

00001220 <dbus_connection_open@plt>:
    1220:	add	ip, pc, #0, 12
    1224:	add	ip, ip, #73728	; 0x12000
    1228:	ldr	pc, [ip, #3440]!	; 0xd70

0000122c <dbus_message_iter_recurse@plt>:
    122c:	add	ip, pc, #0, 12
    1230:	add	ip, ip, #73728	; 0x12000
    1234:	ldr	pc, [ip, #3432]!	; 0xd68

00001238 <getsockname@plt>:
    1238:	add	ip, pc, #0, 12
    123c:	add	ip, ip, #73728	; 0x12000
    1240:	ldr	pc, [ip, #3424]!	; 0xd60

00001244 <dbus_message_get_interface@plt>:
    1244:	add	ip, pc, #0, 12
    1248:	add	ip, ip, #73728	; 0x12000
    124c:	ldr	pc, [ip, #3416]!	; 0xd58

00001250 <getpeername@plt>:
    1250:	add	ip, pc, #0, 12
    1254:	add	ip, ip, #73728	; 0x12000
    1258:	ldr	pc, [ip, #3408]!	; 0xd50

0000125c <dbus_message_iter_init@plt>:
    125c:	add	ip, pc, #0, 12
    1260:	add	ip, ip, #73728	; 0x12000
    1264:	ldr	pc, [ip, #3400]!	; 0xd48

00001268 <dbus_connection_set_route_peer_messages@plt>:
    1268:	add	ip, pc, #0, 12
    126c:	add	ip, ip, #73728	; 0x12000
    1270:	ldr	pc, [ip, #3392]!	; 0xd40

00001274 <inet_ntop@plt>:
    1274:	add	ip, pc, #0, 12
    1278:	add	ip, ip, #73728	; 0x12000
    127c:	ldr	pc, [ip, #3384]!	; 0xd38

00001280 <dbus_connection_add_filter@plt>:
    1280:	add	ip, pc, #0, 12
    1284:	add	ip, ip, #73728	; 0x12000
    1288:	ldr	pc, [ip, #3376]!	; 0xd30

0000128c <dbus_error_has_name@plt>:
    128c:	add	ip, pc, #0, 12
    1290:	add	ip, ip, #73728	; 0x12000
    1294:	ldr	pc, [ip, #3368]!	; 0xd28

00001298 <dbus_message_is_signal@plt>:
    1298:	add	ip, pc, #0, 12
    129c:	add	ip, ip, #73728	; 0x12000
    12a0:	ldr	pc, [ip, #3360]!	; 0xd20

000012a4 <dbus_free@plt>:
    12a4:	add	ip, pc, #0, 12
    12a8:	add	ip, ip, #73728	; 0x12000
    12ac:	ldr	pc, [ip, #3352]!	; 0xd18

000012b0 <dbus_message_get_type@plt>:
    12b0:	add	ip, pc, #0, 12
    12b4:	add	ip, ip, #73728	; 0x12000
    12b8:	ldr	pc, [ip, #3344]!	; 0xd10

000012bc <abort@plt>:
    12bc:	add	ip, pc, #0, 12
    12c0:	add	ip, ip, #73728	; 0x12000
    12c4:	ldr	pc, [ip, #3336]!	; 0xd08

000012c8 <close@plt>:
    12c8:	add	ip, pc, #0, 12
    12cc:	add	ip, ip, #73728	; 0x12000
    12d0:	ldr	pc, [ip, #3328]!	; 0xd00

000012d4 <__snprintf_chk@plt>:
    12d4:	add	ip, pc, #0, 12
    12d8:	add	ip, ip, #73728	; 0x12000
    12dc:	ldr	pc, [ip, #3320]!	; 0xcf8

Disassembly of section .text:

000012e0 <.text>:
    12e0:	svcmi	0x00f0e92d
    12e4:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    12e8:	strmi	r8, [pc], -r2, lsl #22
    12ec:	ldrcs	pc, [r8, #-2271]	; 0xfffff721
    12f0:	ldrcc	pc, [r8, #-2271]	; 0xfffff721
    12f4:			; <UNDEFINED> instruction: 0xf8df447a
    12f8:	adcslt	r5, r3, r8, lsl r5
    12fc:	ldrmi	pc, [r4, #-2271]	; 0xfffff721
    1300:	strls	r4, [sl, #-1149]	; 0xfffffb83
    1304:	andcs	r5, r1, #13828096	; 0xd30000
    1308:	teqls	r1, #1769472	; 0x1b0000
    130c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1310:	ldrmi	r2, [r9], -r0, lsl #6
    1314:	stmdavs	r0!, {r2, r3, r5, r8, fp, ip, lr}
    1318:	svc	0x003ef7ff
    131c:	svceq	0x0001f1b8
    1320:	subhi	pc, r2, #64, 6
    1324:	ldrbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    1328:			; <UNDEFINED> instruction: 0xf8df2500
    132c:	strcs	r9, [r1], #-1264	; 0xfffffb10
    1330:	movwls	r4, #29819	; 0x747b
    1334:	strbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1338:			; <UNDEFINED> instruction: 0xf8df44f9
    133c:	ldrbtmi	fp, [fp], #-1256	; 0xfffffb18
    1340:	ldrbtmi	r9, [fp], #1289	; 0x509
    1344:	cfsh32	mvfx9, mvfx8, #8
    1348:	stmib	sp, {r4, r9, fp, ip, sp}^
    134c:	strls	r5, [r4, #-1285]	; 0xfffffafb
    1350:	stccs	0, cr14, [r0, #-28]	; 0xffffffe4
    1354:	eorshi	pc, fp, #64	; 0x40
    1358:	strls	r2, [r4, #-1281]	; 0xfffffaff
    135c:	strmi	r3, [r0, #1025]!	; 0x401
    1360:			; <UNDEFINED> instruction: 0xf857dd19
    1364:	strbmi	r6, [r9], -r4, lsr #32
    1368:	beq	fe13bcac <__snprintf_chk@plt+0xfe13a9d8>
    136c:			; <UNDEFINED> instruction: 0xf7ff4630
    1370:	stmdacs	r0, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
    1374:	ldrbmi	sp, [r9], -sp, ror #1
    1378:			; <UNDEFINED> instruction: 0xf7ff4630
    137c:	stmdacs	r0, {r1, r2, r4, r5, r9, sl, fp, sp, lr, pc}
    1380:	addshi	pc, lr, r0, asr #32
    1384:			; <UNDEFINED> instruction: 0xf0402d00
    1388:	strcc	r8, [r1], #-546	; 0xfffffdde
    138c:	strmi	r9, [r0, #1284]!	; 0x504
    1390:	streq	pc, [r1, #-79]	; 0xffffffb1
    1394:	stcge	12, cr13, [sp, #-916]	; 0xfffffc6c
    1398:			; <UNDEFINED> instruction: 0xf7ff4628
    139c:	blls	17d04c <__snprintf_chk@plt+0x17bd78>
    13a0:	blcs	12c4c <__snprintf_chk@plt+0x11978>
    13a4:	tsthi	r1, r0	; <UNPREDICTABLE>
    13a8:			; <UNDEFINED> instruction: 0xf7ff4618
    13ac:			; <UNDEFINED> instruction: 0x4604ef3a
    13b0:			; <UNDEFINED> instruction: 0xf0002800
    13b4:			; <UNDEFINED> instruction: 0x46298118
    13b8:	svc	0x0026f7ff
    13bc:			; <UNDEFINED> instruction: 0xf0002800
    13c0:	tstcs	r1, r1, lsr r1
    13c4:			; <UNDEFINED> instruction: 0xf7ff4620
    13c8:	stmdbls	r7, {r4, r6, r8, r9, sl, fp, sp, lr, pc}
    13cc:	movwcs	r9, #2566	; 0xa06
    13d0:			; <UNDEFINED> instruction: 0xf7ff4620
    13d4:	stmdacs	r0, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    13d8:	tsthi	r7, r0	; <UNPREDICTABLE>
    13dc:	strbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    13e0:	stmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    13e4:	strbcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    13e8:			; <UNDEFINED> instruction: 0xf8df2700
    13ec:	ldrbtmi	r1, [fp], #-1092	; 0xfffffbbc
    13f0:	strbeq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    13f4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    13f8:	andvc	pc, r8, r9, asr #17
    13fc:			; <UNDEFINED> instruction: 0x26014478
    1400:			; <UNDEFINED> instruction: 0xf8c99711
    1404:			; <UNDEFINED> instruction: 0xf8c97004
    1408:	strls	r7, [ip, -ip]
    140c:	subvs	pc, ip, sp, lsl #17
    1410:	mcr	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1414:	stmdacs	r0, {r7, r9, sl, lr}
    1418:	mvnhi	pc, r0
    141c:	beq	153d858 <__snprintf_chk@plt+0x153c584>
    1420:	ldrbmi	sl, [r1], -r3, lsr #28
    1424:	ldcl	7, cr15, [r4, #1020]	; 0x3fc
    1428:	strcs	pc, [ip], #-2271	; 0xfffff721
    142c:			; <UNDEFINED> instruction: 0x46334650
    1430:	smccs	5194	; 0x144a
    1434:	mcr	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1438:			; <UNDEFINED> instruction: 0xf0002800
    143c:	blls	221ba8 <__snprintf_chk@plt+0x2208d4>
    1440:			; <UNDEFINED> instruction: 0xf8cdb1a3
    1444:			; <UNDEFINED> instruction: 0xf8dd9010
    1448:			; <UNDEFINED> instruction: 0xf8ddb024
    144c:	ldrbmi	r9, [sl], -r0, lsr #32
    1450:			; <UNDEFINED> instruction: 0x46302173
    1454:	stcl	7, cr15, [r0, #1020]!	; 0x3fc
    1458:			; <UNDEFINED> instruction: 0xf0002800
    145c:	strcc	r8, [r1, -r5, asr #3]
    1460:	bleq	13d894 <__snprintf_chk@plt+0x13c5c0>
    1464:	ldrhle	r4, [r2, #89]!	; 0x59
    1468:			; <UNDEFINED> instruction: 0x9010f8dd
    146c:			; <UNDEFINED> instruction: 0x46504631
    1470:	mrc	7, 0, APSR_nzcv, cr4, cr15, {7}
    1474:			; <UNDEFINED> instruction: 0xf0002800
    1478:	bge	321b44 <__snprintf_chk@plt+0x320870>
    147c:	cmncs	r5, r0, asr r6
    1480:	stcl	7, cr15, [sl, #1020]	; 0x3fc
    1484:			; <UNDEFINED> instruction: 0xf0002800
    1488:	strbmi	r8, [fp], -r9, lsr #3
    148c:	rscscc	pc, pc, #79	; 0x4f
    1490:	strtmi	r4, [r0], -r1, asr #12
    1494:	mcr	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1498:			; <UNDEFINED> instruction: 0xf0002800
    149c:			; <UNDEFINED> instruction: 0xf7ff80d5
    14a0:			; <UNDEFINED> instruction: 0x4640edf2
    14a4:	stcl	7, cr15, [lr, #1020]!	; 0x3fc
    14a8:	blcs	a80c8 <__snprintf_chk@plt+0xa6df4>
    14ac:	msrhi	SPSR_s, r0
    14b0:	mvnscc	pc, pc, asr #32
    14b4:			; <UNDEFINED> instruction: 0xf7ff4620
    14b8:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    14bc:	strd	sp, [r2], r8	; <UNPREDICTABLE>
    14c0:	bne	43cd28 <__snprintf_chk@plt+0x43ba54>
    14c4:			; <UNDEFINED> instruction: 0xf7ff4630
    14c8:	stmdblt	r8!, {r4, r7, r8, sl, fp, sp, lr, pc}^
    14cc:	stccs	8, cr6, [r0, #-224]	; 0xffffff20
    14d0:	orrhi	pc, r8, r0, asr #32
    14d4:	strbmi	r3, [r4, #-1025]	; 0xfffffbff
    14d8:	adchi	pc, pc, r0, lsl #5
    14dc:	streq	lr, [sl], -r7, lsl #22
    14e0:	ldmdavs	r3!, {r0, r8, sl, sp}^
    14e4:	ldr	r9, [r9, -r5, lsl #6]!
    14e8:			; <UNDEFINED> instruction: 0x463049d4
    14ec:			; <UNDEFINED> instruction: 0xf7ff4479
    14f0:	stmdacs	r0, {r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    14f4:	adchi	pc, r4, r0
    14f8:			; <UNDEFINED> instruction: 0x463049d1
    14fc:			; <UNDEFINED> instruction: 0xf7ff4479
    1500:			; <UNDEFINED> instruction: 0xb1b8ed74
    1504:	ldrtmi	r4, [r0], -pc, asr #19
    1508:			; <UNDEFINED> instruction: 0xf7ff4479
    150c:	rorslt	lr, lr, #26
    1510:	ldrtmi	r4, [r0], -sp, asr #19
    1514:			; <UNDEFINED> instruction: 0xf7ff4479
    1518:			; <UNDEFINED> instruction: 0xb1a8ed68
    151c:	ldrtmi	r4, [r0], -fp, asr #19
    1520:			; <UNDEFINED> instruction: 0xf7ff4479
    1524:	stmiblt	r8!, {r1, r5, r6, r8, sl, fp, sp, lr, pc}
    1528:	ldrbtmi	r4, [fp], #-3017	; 0xfffff437
    152c:	movwcs	r9, #8967	; 0x2307
    1530:	ldr	r9, [r3, -r6, lsl #6]
    1534:	andls	r4, r6, r7, asr #23
    1538:	movwls	r4, #29819	; 0x747b
    153c:	blmi	ff1bb17c <__snprintf_chk@plt+0xff1b9ea8>
    1540:	ldrbtmi	r9, [fp], #-6
    1544:	str	r9, [r9, -r7, lsl #6]
    1548:	movwls	r2, #25345	; 0x6301
    154c:	ldrbtmi	r4, [fp], #-3011	; 0xfffff43d
    1550:	str	r9, [r3, -r7, lsl #6]
    1554:	ldrtmi	r4, [r0], -r2, asr #19
    1558:			; <UNDEFINED> instruction: 0xf7ff4479
    155c:	stmdacs	r0, {r1, r2, r6, r8, sl, fp, sp, lr, pc}
    1560:	mrcge	4, 7, APSR_nzcv, cr12, cr15, {1}
    1564:	bcs	b5f634 <__snprintf_chk@plt+0xb5e360>
    1568:	blls	235708 <__snprintf_chk@plt+0x234434>
    156c:	movwcc	r4, #5680	; 0x1630
    1570:			; <UNDEFINED> instruction: 0xf7ff9308
    1574:	bls	23cd34 <__snprintf_chk@plt+0x23ba60>
    1578:	swpls	r0, r1, [fp]
    157c:	stmdals	r9, {r0, r1, r9, sl, lr}
    1580:	beq	43d994 <__snprintf_chk@plt+0x43c6c0>
    1584:	stc	7, cr15, [r4, #1020]	; 0x3fc
    1588:	andls	r9, r9, fp, lsl #18
    158c:			; <UNDEFINED> instruction: 0xf0002800
    1590:	ldrbmi	r8, [r0], -r1, lsr #2
    1594:			; <UNDEFINED> instruction: 0xf7ff910b
    1598:	blls	27cc98 <__snprintf_chk@plt+0x27b9c4>
    159c:	ldrmi	r9, [r9], #-2315	; 0xfffff6f5
    15a0:	stceq	8, cr15, [r4], {65}	; 0x41
    15a4:			; <UNDEFINED> instruction: 0xf0002800
    15a8:	bmi	feba1a5c <__snprintf_chk@plt+0xfeba0788>
    15ac:			; <UNDEFINED> instruction: 0xf8df4651
    15b0:			; <UNDEFINED> instruction: 0xf04fc2b8
    15b4:	ldrbtmi	r3, [sl], #-1023	; 0xfffffc01
    15b8:	ldrbtmi	r9, [ip], #1538	; 0x602
    15bc:			; <UNDEFINED> instruction: 0xf8cd9201
    15c0:	andcs	ip, r1, #0
    15c4:	mcr	7, 4, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    15c8:	stmdals	r4, {r3, r6, r7, r9, sl, sp, lr, pc}
    15cc:	ldcl	7, cr15, [r4], #1020	; 0x3fc
    15d0:	stmdacs	r0, {r2, r9, sl, lr}
    15d4:	mrcge	4, 7, APSR_nzcv, cr5, cr15, {3}
    15d8:	blcs	281f0 <__snprintf_chk@plt+0x26f1c>
    15dc:	addshi	pc, r6, r0
    15e0:	ldrbtmi	r4, [fp], #-2978	; 0xfffff45e
    15e4:	bmi	fe8a6200 <__snprintf_chk@plt+0xfe8a4f2c>
    15e8:	stmdals	sl, {r0, r8, sp}
    15ec:	blls	16862c <__snprintf_chk@plt+0x167358>
    15f0:	bmi	fe8177f8 <__snprintf_chk@plt+0xfe816524>
    15f4:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    15f8:			; <UNDEFINED> instruction: 0xf7ff6800
    15fc:	strtmi	lr, [r8], -lr, ror #27
    1600:	ldcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    1604:			; <UNDEFINED> instruction: 0xf7ff2001
    1608:	stcls	13, cr14, [sl], {158}	; 0x9e
    160c:	blmi	fe609e68 <__snprintf_chk@plt+0xfe608b94>
    1610:	ldmmi	r9, {r0, r8, sp}
    1614:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    1618:			; <UNDEFINED> instruction: 0xf7ff681b
    161c:	andcs	lr, r1, r4, ror #26
    1620:	ldc	7, cr15, [r0, #1020]	; 0x3fc
    1624:			; <UNDEFINED> instruction: 0x21014a92
    1628:	stcls	8, cr9, [lr], {10}
    162c:	stmpl	r0, {r0, r2, r8, r9, fp, ip, pc}
    1630:	strls	r4, [r0], #-2706	; 0xfffff56e
    1634:			; <UNDEFINED> instruction: 0xe7df447a
    1638:	tstcs	r1, r8, lsr r8
    163c:	blx	feb3d646 <__snprintf_chk@plt+0xfeb3c372>
    1640:	ldmdavs	r8!, {r0, r9, sl, lr}
    1644:	blx	fea3d64e <__snprintf_chk@plt+0xfea3c37a>
    1648:	strbmi	r4, [r8], -sp, lsl #19
    164c:			; <UNDEFINED> instruction: 0xf7ff4479
    1650:	stmdacs	r0, {r1, r2, r3, r4, r9, sl, fp, sp, lr, pc}
    1654:	bmi	fe1b5b84 <__snprintf_chk@plt+0xfe1b48b0>
    1658:	svcls	0x000a2101
    165c:			; <UNDEFINED> instruction: 0x3011e9dd
    1660:	andlt	pc, r2, r7, asr r8	; <UNPREDICTABLE>
    1664:	andls	r4, r0, r7, lsl #21
    1668:			; <UNDEFINED> instruction: 0xf8db447a
    166c:			; <UNDEFINED> instruction: 0xf7ff0000
    1670:			; <UNDEFINED> instruction: 0x4648edb4
    1674:	ldc	7, cr15, [lr, #-1020]	; 0xfffffc04
    1678:			; <UNDEFINED> instruction: 0xf7ff4640
    167c:	blls	23ca94 <__snprintf_chk@plt+0x23b7c0>
    1680:	suble	r2, r7, r0, lsl #22
    1684:	beq	3d7c8 <__snprintf_chk@plt+0x3c4f4>
    1688:	andslt	pc, r0, sp, asr #17
    168c:	ldrbmi	r9, [r0], r9, lsl #30
    1690:	ldrdlt	pc, [r0], -sp	; <UNPREDICTABLE>
    1694:	strtmi	lr, [r8], -sp
    1698:	ldc	7, cr15, [ip, #1020]!	; 0x3fc
    169c:	cmple	pc, r0, lsl #16
    16a0:	stceq	8, cr15, [r4], {87}	; 0x57
    16a4:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    16a8:	stcl	7, cr15, [r8], {255}	; 0xff
    16ac:			; <UNDEFINED> instruction: 0xf43f45c3
    16b0:	ldmdavs	r9!, {r0, r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}
    16b4:	strtmi	r4, [sl], -r0, lsr #12
    16b8:	ldrbmi	r4, [r1], #-1721	; 0xfffff947
    16bc:			; <UNDEFINED> instruction: 0xf7ff3704
    16c0:	strtmi	lr, [r8], -lr, lsl #25
    16c4:	stc	7, cr15, [r6, #1020]!	; 0x3fc
    16c8:	rscle	r2, r4, r0, lsl #16
    16cc:	movweq	lr, #35418	; 0x8a5a
    16d0:	strtmi	sp, [r8], -r1, ror #3
    16d4:	beq	3fd818 <__snprintf_chk@plt+0x3fc544>
    16d8:	stcl	7, cr15, [ip], #1020	; 0x3fc
    16dc:	stcne	8, cr15, [r4], {87}	; 0x57
    16e0:	strtmi	r4, [r0], -sl, lsr #12
    16e4:			; <UNDEFINED> instruction: 0xf7ff4451
    16e8:			; <UNDEFINED> instruction: 0xe7d4ec7a
    16ec:	rsbscs	r9, r1, #10, 30	; 0x28
    16f0:	tstcs	r1, pc, asr fp
    16f4:			; <UNDEFINED> instruction: 0xf8574864
    16f8:	ldrbtmi	fp, [r8], #-3
    16fc:	ldrdcc	pc, [r0], -fp
    1700:	ldcl	7, cr15, [r0], #1020	; 0x3fc
    1704:			; <UNDEFINED> instruction: 0xf7ff4648
    1708:	sbfx	lr, r6, #25, #22
    170c:	ldrbtmi	r4, [fp], #-2911	; 0xfffff4a1
    1710:	strb	r9, [r8, -r5, lsl #6]!
    1714:			; <UNDEFINED> instruction: 0x4620495e
    1718:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    171c:	mrrc	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    1720:			; <UNDEFINED> instruction: 0xf7ff4628
    1724:	stmdacs	r0, {r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    1728:	mrcge	4, 5, APSR_nzcv, cr14, cr15, {1}
    172c:			; <UNDEFINED> instruction: 0xf7ff4628
    1730:	ldmdbmi	r8, {r1, r6, r7, sl, fp, sp, lr, pc}^
    1734:	strtmi	r4, [sl], -r0, lsr #12
    1738:			; <UNDEFINED> instruction: 0xf7ff4479
    173c:			; <UNDEFINED> instruction: 0x4628ec50
    1740:	stcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
    1744:			; <UNDEFINED> instruction: 0xf43f2800
    1748:	bmi	14ed20c <__snprintf_chk@plt+0x14ebf38>
    174c:			; <UNDEFINED> instruction: 0xf8db2101
    1750:	blls	381758 <__snprintf_chk@plt+0x380484>
    1754:			; <UNDEFINED> instruction: 0xf7ff447a
    1758:	andcs	lr, r1, r0, asr #26
    175c:	ldcl	7, cr15, [r2], #1020	; 0x3fc
    1760:	tstcs	r1, lr, lsl #22
    1764:			; <UNDEFINED> instruction: 0xb010f8dd
    1768:	movwls	r4, #2636	; 0xa4c
    176c:			; <UNDEFINED> instruction: 0xf8d9447a
    1770:			; <UNDEFINED> instruction: 0xf8db3000
    1774:	strb	r0, [r0, -r0]
    1778:	ldrtmi	r4, [r5], -r9, asr #30
    177c:	svcgt	0x000f447f
    1780:	andscs	ip, r8, #62914560	; 0x3c00000
    1784:	muleq	r3, r7, r8
    1788:	andeq	lr, r3, r5, lsl #17
    178c:	andcs	r4, r1, r1, lsr r6
    1790:	blx	4bd79c <__snprintf_chk@plt+0x4bc4c8>
    1794:			; <UNDEFINED> instruction: 0xf47f2800
    1798:	stmdami	r2, {r0, r1, r3, r7, r9, sl, fp, sp, pc}^
    179c:			; <UNDEFINED> instruction: 0xf7ff4478
    17a0:	mulcs	r1, r0, ip
    17a4:	stcl	7, cr15, [lr], {255}	; 0xff
    17a8:	strtmi	sl, [r8], -sp, lsl #26
    17ac:	stc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    17b0:	andcs	r4, r0, r9, lsr #12
    17b4:	stc	7, cr15, [r0], {255}	; 0xff
    17b8:	stmdacs	r0, {r2, r9, sl, lr}
    17bc:	blmi	eb5a5c <__snprintf_chk@plt+0xeb4788>
    17c0:	movwls	r4, #29819	; 0x747b
    17c4:	movwls	r2, #33536	; 0x8300
    17c8:	movwls	r9, #37638	; 0x9306
    17cc:	ldmdavs	r8!, {r0, r3, r4, r5, r6, r7, r8, sl, sp, lr, pc}
    17d0:	blx	ffebd7d8 <__snprintf_chk@plt+0xffebc504>
    17d4:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
    17d8:			; <UNDEFINED> instruction: 0xf9d8f001
    17dc:	ldrbtmi	r4, [r8], #-2100	; 0xfffff7cc
    17e0:			; <UNDEFINED> instruction: 0xf9d4f001
    17e4:	blx	ffc3d7ec <__snprintf_chk@plt+0xffc3c518>
    17e8:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
    17ec:			; <UNDEFINED> instruction: 0xf9cef001
    17f0:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
    17f4:			; <UNDEFINED> instruction: 0xf9caf001
    17f8:	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
    17fc:			; <UNDEFINED> instruction: 0xf9c6f001
    1800:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
    1804:			; <UNDEFINED> instruction: 0xf9c2f001
    1808:	andeq	r2, r1, r4, asr #23
    180c:	andeq	r0, r0, r8, lsr #2
    1810:			; <UNDEFINED> instruction: 0x00012bb8
    1814:	andeq	r0, r0, r8, lsr r1
    1818:	strdeq	r0, [r0], -r1
    181c:	andeq	r1, r0, r8, lsr #26
    1820:	andeq	r1, r0, sl, lsr sp
    1824:	andeq	r1, r0, sl, lsr #26
    1828:	andeq	r1, r0, r6, lsl #27
    182c:	muleq	r0, r0, sp
    1830:	andeq	r1, r0, lr, lsr #27
    1834:	andeq	r1, r0, r0, asr #27
    1838:	ldrdeq	r1, [r0], -r0
    183c:	muleq	r0, r8, fp
    1840:	muleq	r0, r0, fp
    1844:	muleq	r0, r0, fp
    1848:	muleq	r0, r0, fp
    184c:	muleq	r0, r0, fp
    1850:	andeq	r0, r0, r7, lsr #9
    1854:	andeq	r0, r0, r9, ror #15
    1858:			; <UNDEFINED> instruction: 0x000006bf
    185c:	andeq	r0, r0, r3, lsl #9
    1860:	andeq	r1, r0, r0, ror #22
    1864:	andeq	r1, r0, r6, lsr fp
    1868:	andeq	r1, r0, r2, asr #22
    186c:	andeq	r1, r0, r2, ror sl
    1870:	andeq	r0, r0, ip, lsr #2
    1874:	andeq	r1, r0, lr, lsr fp
    1878:	andeq	r1, r0, r6, asr #22
    187c:	ldrdeq	r1, [r0], -r0
    1880:	andeq	r1, r0, r0, ror #23
    1884:	andeq	r1, r0, r4, ror #24
    1888:	andeq	r1, r0, lr, asr fp
    188c:	andeq	r1, r0, sl, lsr r9
    1890:	ldrdeq	r1, [r0], -r2
    1894:	andeq	r1, r0, r4, lsr sp
    1898:	strdeq	r1, [r0], -r8
    189c:	andeq	r1, r0, r0, asr #23
    18a0:	ldrdeq	r1, [r0], -ip
    18a4:	andeq	r1, r0, ip, lsr r7
    18a8:	andeq	r0, r0, r1, ror #10
    18ac:	andeq	r1, r0, r6, ror #17
    18b0:	andeq	r1, r0, sl, lsr sl
    18b4:	andeq	r1, r0, r6, lsl sl
    18b8:	strdeq	r1, [r0], -r6
    18bc:	ldrdeq	r1, [r0], -sl
    18c0:	ldrdeq	r1, [r0], -r6
    18c4:	bleq	3da08 <__snprintf_chk@plt+0x3c734>
    18c8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    18cc:	strbtmi	fp, [sl], -r2, lsl #24
    18d0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    18d4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    18d8:	ldrmi	sl, [sl], #776	; 0x308
    18dc:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    18e0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    18e4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    18e8:			; <UNDEFINED> instruction: 0xf85a4b06
    18ec:	stmdami	r6, {r0, r1, ip, sp}
    18f0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    18f4:	ldc	7, cr15, [r4], {255}	; 0xff
    18f8:	stcl	7, cr15, [r0], #1020	; 0x3fc
    18fc:	andeq	r2, r1, r0, asr #11
    1900:	andeq	r0, r0, ip, lsl r1
    1904:	andeq	r0, r0, r4, lsr r1
    1908:	andeq	r0, r0, ip, lsr r1
    190c:	ldr	r3, [pc, #20]	; 1928 <__snprintf_chk@plt+0x654>
    1910:	ldr	r2, [pc, #20]	; 192c <__snprintf_chk@plt+0x658>
    1914:	add	r3, pc, r3
    1918:	ldr	r2, [r3, r2]
    191c:	cmp	r2, #0
    1920:	bxeq	lr
    1924:	b	1138 <__gmon_start__@plt>
    1928:	andeq	r2, r1, r0, lsr #11
    192c:	andeq	r0, r0, r0, lsr r1
    1930:	blmi	1d3950 <__snprintf_chk@plt+0x1d267c>
    1934:	bmi	1d2b1c <__snprintf_chk@plt+0x1d1848>
    1938:	addmi	r4, r3, #2063597568	; 0x7b000000
    193c:	andle	r4, r3, sl, ror r4
    1940:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1944:	ldrmi	fp, [r8, -r3, lsl #2]
    1948:	svclt	0x00004770
    194c:	ldrdeq	r2, [r1], -r0
    1950:	andeq	r2, r1, ip, asr #13
    1954:	andeq	r2, r1, ip, ror r5
    1958:	andeq	r0, r0, r4, lsr #2
    195c:	stmdbmi	r9, {r3, fp, lr}
    1960:	bmi	252b48 <__snprintf_chk@plt+0x251874>
    1964:	bne	252b50 <__snprintf_chk@plt+0x25187c>
    1968:	svceq	0x00cb447a
    196c:			; <UNDEFINED> instruction: 0x01a1eb03
    1970:	andle	r1, r3, r9, asr #32
    1974:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1978:	ldrmi	fp, [r8, -r3, lsl #2]
    197c:	svclt	0x00004770
    1980:	andeq	r2, r1, r4, lsr #13
    1984:	andeq	r2, r1, r0, lsr #13
    1988:	andeq	r2, r1, r0, asr r5
    198c:	andeq	r0, r0, r0, asr #2
    1990:	blmi	2aedb8 <__snprintf_chk@plt+0x2adae4>
    1994:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1998:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    199c:	blmi	26ff50 <__snprintf_chk@plt+0x26ec7c>
    19a0:	ldrdlt	r5, [r3, -r3]!
    19a4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    19a8:			; <UNDEFINED> instruction: 0xf7ff6818
    19ac:			; <UNDEFINED> instruction: 0xf7ffeb24
    19b0:	blmi	1c18b4 <__snprintf_chk@plt+0x1c05e0>
    19b4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    19b8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    19bc:	andeq	r2, r1, lr, ror #12
    19c0:	andeq	r2, r1, r0, lsr #10
    19c4:	andeq	r0, r0, r0, lsr #2
    19c8:	andeq	r2, r1, r6, asr r6
    19cc:	andeq	r2, r1, lr, asr #12
    19d0:	svclt	0x0000e7c4
    19d4:	ldrdgt	pc, [ip], pc	; <UNPREDICTABLE>
    19d8:	blmi	ad3200 <__snprintf_chk@plt+0xad1f2c>
    19dc:	ldrlt	r4, [r0, #-1276]!	; 0xfffffb04
    19e0:			; <UNDEFINED> instruction: 0xf85cb08b
    19e4:	ldrmi	r3, [r5], -r3
    19e8:	bge	93220 <__snprintf_chk@plt+0x91f4c>
    19ec:	ldmdavs	fp, {r0, r8, fp, sp, pc}
    19f0:			; <UNDEFINED> instruction: 0xf04f9309
    19f4:			; <UNDEFINED> instruction: 0xf7ff0300
    19f8:	stmdacs	r0, {r2, r8, r9, fp, sp, lr, pc}
    19fc:	stccs	0, cr13, [r2, #-236]	; 0xffffff14
    1a00:	andsle	r9, ip, r2, lsl #20
    1a04:	andcs	r9, r1, r1, lsl #18
    1a08:			; <UNDEFINED> instruction: 0xf8d6f001
    1a0c:	stmdals	r1, {r5, r6, r8, r9, ip, sp, pc}
    1a10:	mcrr	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    1a14:	ldmdbmi	lr, {r0, r2, r3, r4, r9, fp, lr}
    1a18:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    1a1c:			; <UNDEFINED> instruction: 0xf7ff4479
    1a20:	stmdblt	r8, {r2, r3, r4, r5, sl, fp, sp, lr, pc}^
    1a24:	blmi	614298 <__snprintf_chk@plt+0x612fc4>
    1a28:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1a2c:	blls	25ba9c <__snprintf_chk@plt+0x25a7c8>
    1a30:	qsuble	r4, sl, r4
    1a34:	ldclt	0, cr11, [r0, #-44]!	; 0xffffffd4
    1a38:			; <UNDEFINED> instruction: 0xf7ff2000
    1a3c:	stmdbge	r4, {r2, r7, r8, r9, fp, sp, lr, pc}
    1a40:	movwcs	sl, #2051	; 0x803
    1a44:	andls	r9, r8, #1879048192	; 0x70000000
    1a48:	movwcc	lr, #22989	; 0x59cd
    1a4c:	bl	1bbfa50 <__snprintf_chk@plt+0x1bbe77c>
    1a50:	andscs	r9, r0, #3, 26	; 0xc0
    1a54:	stmdbge	r5, {r2, r8, r9, fp, ip, pc}
    1a58:	stmib	sp, {r0, sp}^
    1a5c:			; <UNDEFINED> instruction: 0xf0015305
    1a60:	bls	bfd14 <__snprintf_chk@plt+0xbea40>
    1a64:	bicle	r2, sp, r0, lsl #16
    1a68:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    1a6c:	bl	a3fa70 <__snprintf_chk@plt+0xa3e79c>
    1a70:			; <UNDEFINED> instruction: 0xf7ff2001
    1a74:	stmdami	r9, {r3, r5, r6, r8, r9, fp, sp, lr, pc}
    1a78:			; <UNDEFINED> instruction: 0xf0014478
    1a7c:			; <UNDEFINED> instruction: 0xf7fff887
    1a80:	svclt	0x0000eaf6
    1a84:	ldrdeq	r2, [r1], -ip
    1a88:	andeq	r0, r0, r8, lsr #2
    1a8c:	ldrdeq	r1, [r0], -r2
    1a90:	andeq	r1, r0, r0, ror #9
    1a94:	muleq	r1, r0, r4
    1a98:	andeq	r1, r0, lr, ror #8
    1a9c:	andeq	r1, r0, ip, asr #8
    1aa0:	addlt	fp, r2, r0, ror r5
    1aa4:	stmdbmi	sl, {r0, r2, r3, r9, sl, lr}^
    1aa8:	ldrmi	r9, [r6], -r6, lsl #24
    1aac:			; <UNDEFINED> instruction: 0x46024479
    1ab0:			; <UNDEFINED> instruction: 0x46334618
    1ab4:	andcs	r9, r1, r0
    1ab8:	bl	fe0bfabc <__snprintf_chk@plt+0xfe0be7e8>
    1abc:	ldrle	r0, [r1], #-2018	; 0xfffff81e
    1ac0:	ldrle	r0, [sl], #-1891	; 0xfffff89d
    1ac4:	strtle	r0, [r8], #-1830	; 0xfffff8da
    1ac8:	ldrtle	r0, [r6], #-1952	; 0xfffff860
    1acc:	ldrtle	r0, [pc], #-1761	; 1ad4 <__snprintf_chk@plt+0x800>
    1ad0:	strble	r0, [ip], #-1698	; 0xfffff95e
    1ad4:	ldrble	r0, [r9], #-1635	; 0xfffff99d
    1ad8:	andlt	r2, r2, sl
    1adc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    1ae0:	bllt	19bfae4 <__snprintf_chk@plt+0x19be810>
    1ae4:			; <UNDEFINED> instruction: 0xf7ff4628
    1ae8:	ldmdbmi	sl!, {r3, r6, r7, r9, fp, sp, lr, pc}
    1aec:			; <UNDEFINED> instruction: 0x46024479
    1af0:			; <UNDEFINED> instruction: 0xf7ff2001
    1af4:	strbeq	lr, [r3, -r6, ror #22]!
    1af8:	strtmi	sp, [r8], -r4, ror #11
    1afc:	b	fe1bfb00 <__snprintf_chk@plt+0xfe1be82c>
    1b00:	subsle	r2, r6, r0, lsl #16
    1b04:			; <UNDEFINED> instruction: 0xf7ff4628
    1b08:	strmi	lr, [r2], -r2, lsl #21
    1b0c:	andcs	r4, r1, r2, lsr r9
    1b10:			; <UNDEFINED> instruction: 0xf7ff4479
    1b14:			; <UNDEFINED> instruction: 0x0726eb56
    1b18:			; <UNDEFINED> instruction: 0x4628d5d6
    1b1c:	b	fe53fb20 <__snprintf_chk@plt+0xfe53e84c>
    1b20:	suble	r2, r9, r0, lsl #16
    1b24:			; <UNDEFINED> instruction: 0xf7ff4628
    1b28:			; <UNDEFINED> instruction: 0x4602ea90
    1b2c:	andcs	r4, r1, fp, lsr #18
    1b30:			; <UNDEFINED> instruction: 0xf7ff4479
    1b34:	streq	lr, [r0, r6, asr #22]!
    1b38:	strtmi	sp, [r8], -r8, asr #11
    1b3c:	b	fe43fb40 <__snprintf_chk@plt+0xfe43e86c>
    1b40:	ldrbtmi	r4, [r9], #-2343	; 0xfffff6d9
    1b44:	andcs	r4, r1, r2, lsl #12
    1b48:	bl	ebfb4c <__snprintf_chk@plt+0xebe878>
    1b4c:	ldrle	r0, [pc, #1761]!	; 2235 <__snprintf_chk@plt+0xf61>
    1b50:			; <UNDEFINED> instruction: 0xf7ff4628
    1b54:	orrslt	lr, r0, #104, 20	; 0x68000
    1b58:			; <UNDEFINED> instruction: 0xf7ff4628
    1b5c:	strmi	lr, [r2], -r4, ror #20
    1b60:	andcs	r4, r1, r0, lsr #18
    1b64:			; <UNDEFINED> instruction: 0xf7ff4479
    1b68:	strteq	lr, [r2], ip, lsr #22
    1b6c:			; <UNDEFINED> instruction: 0x4628d5b2
    1b70:	bl	1a3fb74 <__snprintf_chk@plt+0x1a3e8a0>
    1b74:			; <UNDEFINED> instruction: 0x4628b330
    1b78:	bl	193fb7c <__snprintf_chk@plt+0x193e8a8>
    1b7c:	ldmdbmi	sl, {r1, r9, sl, lr}
    1b80:	ldrbtmi	r2, [r9], #-1
    1b84:	bl	73fb88 <__snprintf_chk@plt+0x73e8b4>
    1b88:	strle	r0, [r5, #1635]!	; 0x663
    1b8c:			; <UNDEFINED> instruction: 0xf7ff4628
    1b90:	bicslt	lr, r0, sl, lsr #22
    1b94:			; <UNDEFINED> instruction: 0xf7ff4628
    1b98:	strmi	lr, [r2], -r6, lsr #22
    1b9c:	andcs	r4, r1, r3, lsl r9
    1ba0:			; <UNDEFINED> instruction: 0xf7ff4479
    1ba4:	andcs	lr, sl, lr, lsl #22
    1ba8:	pop	{r1, ip, sp, pc}
    1bac:			; <UNDEFINED> instruction: 0xf7ff4070
    1bb0:	bmi	3f07b4 <__snprintf_chk@plt+0x3ef4e0>
    1bb4:			; <UNDEFINED> instruction: 0xe7a9447a
    1bb8:	ldrbtmi	r4, [sl], #-2574	; 0xfffff5f2
    1bbc:	bmi	3bba9c <__snprintf_chk@plt+0x3ba7c8>
    1bc0:			; <UNDEFINED> instruction: 0xe7cd447a
    1bc4:	ldrbtmi	r4, [sl], #-2573	; 0xfffff5f3
    1bc8:	bmi	37bb34 <__snprintf_chk@plt+0x37a860>
    1bcc:			; <UNDEFINED> instruction: 0xe7e5447a
    1bd0:	andeq	r1, r0, r4, ror r4
    1bd4:	andeq	r1, r0, r4, asr #8
    1bd8:	andeq	r1, r0, r4, lsr #8
    1bdc:	andeq	r1, r0, r4, lsl #8
    1be0:	andeq	r1, r0, lr, ror #7
    1be4:	ldrdeq	r1, [r0], -r0
    1be8:			; <UNDEFINED> instruction: 0x000013b2
    1bec:	muleq	r0, r4, r3
    1bf0:	andeq	r1, r0, r4, ror #6
    1bf4:	andeq	r1, r0, lr, asr r3
    1bf8:	andeq	r1, r0, r8, asr r3
    1bfc:	andeq	r1, r0, r2, asr r3
    1c00:	andeq	r1, r0, ip, asr #6
    1c04:	blmi	e944f0 <__snprintf_chk@plt+0xe9321c>
    1c08:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    1c0c:	addlt	r4, r6, r9, lsr lr
    1c10:	strcs	r5, [r0, #-2259]	; 0xfffff72d
    1c14:			; <UNDEFINED> instruction: 0x460c447e
    1c18:	movwls	r6, #22555	; 0x581b
    1c1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1c20:	ldmdavs	r3!, {r0, r1, r8, sl, ip, pc}
    1c24:	stmdblt	fp!, {r2, r8, sl, ip, pc}^
    1c28:	stmdage	r3, {r2, r8, fp, sp, pc}
    1c2c:	b	1fbfc30 <__snprintf_chk@plt+0x1fbe95c>
    1c30:			; <UNDEFINED> instruction: 0xf7ff4620
    1c34:	stmdacc	r1, {r1, r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    1c38:	stmdale	fp, {r0, r1, fp, sp}^
    1c3c:			; <UNDEFINED> instruction: 0xf000e8df
    1c40:	ldfeqs	f3, [fp], #-156	; 0xffffff64
    1c44:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
    1c48:	b	17bfc4c <__snprintf_chk@plt+0x17be978>
    1c4c:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
    1c50:	b	16bfc54 <__snprintf_chk@plt+0x16be980>
    1c54:			; <UNDEFINED> instruction: 0xe7e76035
    1c58:	rsbscs	r4, sp, #2686976	; 0x290000
    1c5c:	strtmi	r9, [r1], -r4, lsl #22
    1c60:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
    1c64:			; <UNDEFINED> instruction: 0xf7ff9a03
    1c68:	bmi	9c18dc <__snprintf_chk@plt+0x9c0608>
    1c6c:	stmdbmi	r6!, {r5, r9, sl, lr}
    1c70:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    1c74:	bl	43fc78 <__snprintf_chk@plt+0x43e9a4>
    1c78:	bmi	930960 <__snprintf_chk@plt+0x92f68c>
    1c7c:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    1c80:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1c84:	subsmi	r9, sl, r5, lsl #22
    1c88:	andlt	sp, r6, r2, lsr #2
    1c8c:	stmdami	r0!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    1c90:	blls	10a68c <__snprintf_chk@plt+0x1093b8>
    1c94:	andls	r4, r0, #34603008	; 0x2100000
    1c98:	bls	d2e80 <__snprintf_chk@plt+0xd1bac>
    1c9c:			; <UNDEFINED> instruction: 0xff00f7ff
    1ca0:	ldmdami	ip, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1ca4:	blls	10a4e8 <__snprintf_chk@plt+0x109214>
    1ca8:	andls	r4, r0, #34603008	; 0x2100000
    1cac:	bls	d2e94 <__snprintf_chk@plt+0xd1bc0>
    1cb0:	mrc2	7, 7, pc, cr6, cr15, {7}
    1cb4:	ldmdami	r8, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1cb8:	blls	10a4fc <__snprintf_chk@plt+0x109228>
    1cbc:	andls	r4, r0, #34603008	; 0x2100000
    1cc0:	bls	d2ea8 <__snprintf_chk@plt+0xd1bd4>
    1cc4:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1cc8:	andcs	lr, r0, pc, asr #15
    1ccc:	b	ebfcd0 <__snprintf_chk@plt+0xebe9fc>
    1cd0:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cd4:	andcs	r9, r1, r4, lsl #18
    1cd8:	blls	d4520 <__snprintf_chk@plt+0xd324c>
    1cdc:	ldrbtmi	r9, [sl], #-256	; 0xffffff00
    1ce0:	ldrbtmi	r4, [r9], #-2319	; 0xfffff6f1
    1ce4:	b	1b3fce8 <__snprintf_chk@plt+0x1b3ea14>
    1ce8:	svclt	0x0000e7bf
    1cec:	andeq	r2, r1, lr, lsr #5
    1cf0:	andeq	r0, r0, r8, lsr #2
    1cf4:	andeq	r2, r1, ip, ror #7
    1cf8:	strdeq	r1, [r0], -r2
    1cfc:	andeq	r1, r0, sl, lsr #6
    1d00:	andeq	r1, r0, r6, lsr r3
    1d04:	andeq	r1, r0, ip, ror r2
    1d08:	andeq	r1, r0, sl, lsl #5
    1d0c:	andeq	r2, r1, sl, lsr r2
    1d10:	strdeq	r1, [r0], -r4
    1d14:	andeq	r1, r0, r4, ror #5
    1d18:	ldrdeq	r1, [r0], -r4
    1d1c:			; <UNDEFINED> instruction: 0x000012be
    1d20:	andeq	r1, r0, lr, lsr r2
    1d24:	blmi	614588 <__snprintf_chk@plt+0x6132b4>
    1d28:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    1d2c:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    1d30:	stmdage	r1, {r2, r3, r9, sl, lr}
    1d34:	strcs	sl, [r0, #-2306]	; 0xfffff6fe
    1d38:	movwls	r6, #14363	; 0x381b
    1d3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1d40:	strpl	lr, [r1, #-2509]	; 0xfffff633
    1d44:	ldmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d48:	movwcs	lr, #6621	; 0x19dd
    1d4c:	strtmi	r4, [r9], -r0, lsr #12
    1d50:	ldc2l	0, cr15, [lr]
    1d54:	stmdbmi	lr, {r0, r2, r3, r9, fp, lr}
    1d58:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    1d5c:			; <UNDEFINED> instruction: 0xf7ff4479
    1d60:	stmdblt	r8, {r2, r3, r4, r7, r9, fp, sp, lr, pc}^
    1d64:	blmi	214598 <__snprintf_chk@plt+0x2132c4>
    1d68:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1d6c:	blls	dbddc <__snprintf_chk@plt+0xdab08>
    1d70:	qaddle	r4, sl, r4
    1d74:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    1d78:			; <UNDEFINED> instruction: 0xf7ff4628
    1d7c:			; <UNDEFINED> instruction: 0xf7ffe9e4
    1d80:	svclt	0x0000e976
    1d84:	muleq	r1, r0, r1
    1d88:	andeq	r0, r0, r8, lsr #2
    1d8c:	muleq	r0, r2, r1
    1d90:	andeq	r1, r0, r0, lsr #3
    1d94:	andeq	r2, r1, r0, asr r1
    1d98:	strmi	r4, [sp], -r8, lsl #24
    1d9c:	tstcs	r1, r8, lsl #28
    1da0:	bmi	212f98 <__snprintf_chk@plt+0x211cc4>
    1da4:	strmi	fp, [r3], -r8, lsl #10
    1da8:	stmibpl	r0!, {r5, r9, sl, lr}
    1dac:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    1db0:	b	4bfdb4 <__snprintf_chk@plt+0x4beae0>
    1db4:			; <UNDEFINED> instruction: 0xf7ff4628
    1db8:	svclt	0x0000e9c6
    1dbc:	andeq	r2, r1, r8, lsl r1
    1dc0:	andeq	r0, r0, ip, lsr #2
    1dc4:	strdeq	r1, [r0], -r4
    1dc8:	strmi	fp, [r4], -r8, lsl #10
    1dcc:	tstcs	r1, r7, lsl #22
    1dd0:	eorcs	r4, sp, #448	; 0x1c0
    1dd4:	stmdami	r7, {r0, r1, r3, r4, r5, r6, sl, lr}
    1dd8:	ldrbtmi	r5, [r8], #-2395	; 0xfffff6a5
    1ddc:			; <UNDEFINED> instruction: 0xf7ff681b
    1de0:	strtmi	lr, [r0], -r2, lsl #19
    1de4:			; <UNDEFINED> instruction: 0xf7ff2101
    1de8:	svclt	0x0000ffd7
    1dec:	andeq	r2, r1, r4, ror #1
    1df0:	andeq	r0, r0, ip, lsr #2
    1df4:	andeq	r1, r0, lr, lsr r2
    1df8:	svcmi	0x00f0e92d
    1dfc:	stmdaeq	r1, {r1, r8, ip, sp, lr, pc}
    1e00:	vmin.s8	d20, d21, d3
    1e04:	bl	fea16b64 <__snprintf_chk@plt+0xfea15890>
    1e08:	vsubl.s8	q8, d21, d8
    1e0c:	subscc	r5, r0, #1409286145	; 0x54000001
    1e10:	blhi	13d2cc <__snprintf_chk@plt+0x13bff8>
    1e14:			; <UNDEFINED> instruction: 0xf8df4682
    1e18:			; <UNDEFINED> instruction: 0xf8df09f0
    1e1c:			; <UNDEFINED> instruction: 0x464799f0
    1e20:	bne	43d648 <__snprintf_chk@plt+0x43c374>
    1e24:	blx	fe0d300e <__snprintf_chk@plt+0xfe0d1d3a>
    1e28:			; <UNDEFINED> instruction: 0xf8df1302
    1e2c:	rscslt	r1, r3, r4, ror #19
    1e30:	bl	fe8d321c <__snprintf_chk@plt+0xfe8d1f48>
    1e34:	stmdapl	r1, {r1, r5, r6, r7, r8, r9, ip, sp, lr}^
    1e38:	stmdavs	r9, {r3, r8, r9, fp, sp}
    1e3c:			; <UNDEFINED> instruction: 0xf04f9171
    1e40:			; <UNDEFINED> instruction: 0xf8df0100
    1e44:	svclt	0x003819d0
    1e48:	movwls	r2, #776	; 0x308
    1e4c:	mcr	4, 0, r4, cr8, cr9, {3}
    1e50:			; <UNDEFINED> instruction: 0x46501a90
    1e54:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e58:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1e5c:			; <UNDEFINED> instruction: 0xf10bd038
    1e60:			; <UNDEFINED> instruction: 0xf1bb34ff
    1e64:	svclt	0x00c80f00
    1e68:	stcle	6, cr4, [r6, #-152]	; 0xffffff68
    1e6c:	strbmi	r3, [r9], -r1, lsl #28
    1e70:			; <UNDEFINED> instruction: 0xf7ff2001
    1e74:			; <UNDEFINED> instruction: 0x1c73e9a6
    1e78:			; <UNDEFINED> instruction: 0xf1a5d1f8
    1e7c:	blcs	602c08 <__snprintf_chk@plt+0x601934>
    1e80:	ldm	pc, {r1, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    1e84:	eoreq	pc, r7, #19
    1e88:	andseq	r0, r9, r4, lsl r2
    1e8c:	bicseq	r0, r8, r6, lsl #4
    1e90:	biceq	r0, r6, r9, lsl r0
    1e94:	ldrshteq	r0, [r2], #15
    1e98:	andseq	r0, r9, r9, lsl r0
    1e9c:	andseq	r0, r9, r9, lsl r0
    1ea0:	sbcseq	r0, r2, r4, ror #1
    1ea4:	sbceq	r0, r5, r9, lsl r0
    1ea8:	rsbseq	r0, fp, sp, lsl #1
    1eac:	rsbeq	r0, r1, lr, rrx
    1eb0:	andseq	r0, r9, pc, asr #32
    1eb4:	eorseq	r0, r5, r2, asr #32
    1eb8:	ldmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1ebc:	andcs	r4, r1, sl, lsr #12
    1ec0:			; <UNDEFINED> instruction: 0xf7ff4479
    1ec4:			; <UNDEFINED> instruction: 0x4650e97e
    1ec8:	ldmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ecc:	bicle	r2, r0, r0, lsl #16
    1ed0:	stmdbcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1ed4:	ldmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1ed8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1edc:	blls	1c5bf4c <__snprintf_chk@plt+0x1c5ac78>
    1ee0:			; <UNDEFINED> instruction: 0xf040405a
    1ee4:	rsbslt	r8, r3, lr, lsl #9
    1ee8:	blhi	13d1e4 <__snprintf_chk@plt+0x13bf10>
    1eec:	svchi	0x00f0e8bd
    1ef0:	ldrbmi	sl, [r0], -sl, lsl #24
    1ef4:			; <UNDEFINED> instruction: 0xf7ff4621
    1ef8:			; <UNDEFINED> instruction: 0xf8dfe866
    1efc:	stmdavc	r2!, {r2, r5, r8, fp, ip}
    1f00:	ldrbtmi	r2, [r9], #-1
    1f04:	ldmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f08:	stmdbge	sl, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1f0c:			; <UNDEFINED> instruction: 0xf7ff4650
    1f10:			; <UNDEFINED> instruction: 0xf8dfe85a
    1f14:	ldmib	sp, {r4, r8, fp, ip}^
    1f18:	andcs	r2, r1, sl, lsl #6
    1f1c:			; <UNDEFINED> instruction: 0xf7ff4479
    1f20:			; <UNDEFINED> instruction: 0xe7d0e950
    1f24:	ldrbmi	sl, [r0], -sl, lsl #24
    1f28:			; <UNDEFINED> instruction: 0xf7ff4621
    1f2c:			; <UNDEFINED> instruction: 0xf8dfe980
    1f30:	strdcs	r1, [r1], -r8
    1f34:			; <UNDEFINED> instruction: 0xf7ff4479
    1f38:	vnmla.f16	s28, s16, s8
    1f3c:			; <UNDEFINED> instruction: 0x463a1a10
    1f40:			; <UNDEFINED> instruction: 0xf7ff4620
    1f44:	sbfx	pc, r9, #30, #31
    1f48:	ldrbmi	sl, [r0], -sl, lsl #24
    1f4c:			; <UNDEFINED> instruction: 0xf7ff4621
    1f50:			; <UNDEFINED> instruction: 0xf8dfe83a
    1f54:	stmdavs	r2!, {r3, r4, r6, r7, fp, ip}
    1f58:	ldrbtmi	r2, [r9], #-1
    1f5c:	ldmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f60:	stmdbge	sl, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    1f64:			; <UNDEFINED> instruction: 0xf7ff4650
    1f68:			; <UNDEFINED> instruction: 0xf8dfe82e
    1f6c:	ldmib	sp, {r2, r6, r7, fp, ip}^
    1f70:	andcs	r2, r1, sl, lsl #6
    1f74:			; <UNDEFINED> instruction: 0xf7ff4479
    1f78:	str	lr, [r4, r4, lsr #18]!
    1f7c:	ldrbmi	sl, [r0], -sl, lsl #24
    1f80:			; <UNDEFINED> instruction: 0xf7ff4621
    1f84:	cdp	8, 1, cr14, cr8, cr0, {1}
    1f88:	blcs	107d0 <__snprintf_chk@plt+0xf4fc>
    1f8c:	rsbshi	pc, sp, #0
    1f90:	stmiane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1f94:	stmdavs	r2!, {r0, sp}
    1f98:			; <UNDEFINED> instruction: 0xf7ff4479
    1f9c:			; <UNDEFINED> instruction: 0xe792e912
    1fa0:	ldrbmi	sl, [r0], -sl, lsl #26
    1fa4:	bvs	43d80c <__snprintf_chk@plt+0x43c538>
    1fa8:			; <UNDEFINED> instruction: 0xf7ff4629
    1fac:			; <UNDEFINED> instruction: 0xf8dfe940
    1fb0:	ldrbtmi	r0, [r8], #-2184	; 0xfffff778
    1fb4:	stmia	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1fb8:			; <UNDEFINED> instruction: 0xf7ff4628
    1fbc:	lsrlt	lr, r0, #18
    1fc0:			; <UNDEFINED> instruction: 0x4631463a
    1fc4:			; <UNDEFINED> instruction: 0xf7ff4628
    1fc8:	qadd16mi	pc, r8, r7	; <UNPREDICTABLE>
    1fcc:	ldm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1fd0:			; <UNDEFINED> instruction: 0xf7ff4628
    1fd4:	stmdacs	r0, {r2, r4, r8, fp, sp, lr, pc}
    1fd8:	eorcs	sp, ip, lr, ror #1
    1fdc:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1fe0:			; <UNDEFINED> instruction: 0xf7ff4628
    1fe4:	stmdacs	r0, {r2, r3, r8, fp, sp, lr, pc}
    1fe8:			; <UNDEFINED> instruction: 0xf1bbd1ea
    1fec:	stcle	15, cr0, [r9, #-0]
    1ff0:	stmdapl	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1ff4:	cfstrscc	mvf4, [r1], {125}	; 0x7d
    1ff8:	andcs	r4, r1, r9, lsr #12
    1ffc:	stmia	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2000:	mvnsle	r1, r2, ror #24
    2004:	ldmdaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2008:			; <UNDEFINED> instruction: 0xf7ff4478
    200c:			; <UNDEFINED> instruction: 0xe75ae87e
    2010:	ldrbmi	sl, [r0], -sl, lsl #24
    2014:			; <UNDEFINED> instruction: 0xf7fe4621
    2018:			; <UNDEFINED> instruction: 0xf8dfefd6
    201c:	stmdahi	r2!, {r3, r5, fp, ip}
    2020:	ldrbtmi	r2, [r9], #-1
    2024:	stmia	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2028:	stcge	7, cr14, [sl], {77}	; 0x4d
    202c:			; <UNDEFINED> instruction: 0x46214650
    2030:	svc	0x00c8f7fe
    2034:	bcc	43d89c <__snprintf_chk@plt+0x43c5c8>
    2038:			; <UNDEFINED> instruction: 0xf0002b00
    203c:			; <UNDEFINED> instruction: 0xf8df8200
    2040:	andcs	r1, r1, r8, lsl #16
    2044:	ldrbtmi	r6, [r9], #-2082	; 0xfffff7de
    2048:	ldm	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    204c:	stcge	7, cr14, [sl], {59}	; 0x3b
    2050:			; <UNDEFINED> instruction: 0x46214650
    2054:	svc	0x00b6f7fe
    2058:	ubfxne	pc, pc, #17, #17
    205c:			; <UNDEFINED> instruction: 0x2000f9b4
    2060:	ldrbtmi	r2, [r9], #-1
    2064:	stmia	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2068:	stcge	7, cr14, [sl], {45}	; 0x2d
    206c:			; <UNDEFINED> instruction: 0x46214650
    2070:	svc	0x00a8f7fe
    2074:			; <UNDEFINED> instruction: 0x17d8f8df
    2078:	andcs	r6, r1, r2, lsr #16
    207c:			; <UNDEFINED> instruction: 0xf7ff4479
    2080:	str	lr, [r0, -r0, lsr #17]!
    2084:	ldrbmi	sl, [r0], -r7, lsl #22
    2088:	cdpge	3, 0, cr9, cr9, cr2, {0}
    208c:			; <UNDEFINED> instruction: 0x4619461c
    2090:	strls	sl, [r1], -sl, lsl #26
    2094:	svc	0x0096f7fe
    2098:	tstcs	r0, r4, lsr #16
    209c:	strtmi	r2, [r8], -r8, ror #4
    20a0:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    20a4:			; <UNDEFINED> instruction: 0xf7ff9404
    20a8:			; <UNDEFINED> instruction: 0xf8dfe87e
    20ac:	orrcs	r0, r0, #168, 14	; 0x2a00000
    20b0:	andcc	pc, r0, r8, asr #17
    20b4:	eorsvs	r4, r3, r8, ror r4
    20b8:	stmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20bc:	strcc	r4, [r1], #-1569	; 0xfffff9df
    20c0:			; <UNDEFINED> instruction: 0x81b4f000
    20c4:	andcs	r4, r3, sl, lsr #12
    20c8:	stmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20cc:			; <UNDEFINED> instruction: 0xf0003001
    20d0:			; <UNDEFINED> instruction: 0xf10b81ad
    20d4:	strls	r0, [r5, -r2, lsl #6]
    20d8:	movwls	r2, #15104	; 0x3b00
    20dc:	msrhi	SPSR_fxc, #64, 6
    20e0:			; <UNDEFINED> instruction: 0x4774f8df
    20e4:	ldrbtmi	r4, [ip], #-1598	; 0xfffff9c2
    20e8:	strtmi	r3, [r1], -r1, lsl #28
    20ec:			; <UNDEFINED> instruction: 0xf7ff2001
    20f0:	ldclne	8, cr14, [r3], #-416	; 0xfffffe60
    20f4:			; <UNDEFINED> instruction: 0xf8dfd1f8
    20f8:	andcs	r1, r1, r4, ror #14
    20fc:	ldrtmi	r6, [lr], -sl, lsr #28
    2100:			; <UNDEFINED> instruction: 0xf7ff4479
    2104:	mcrcc	8, 0, lr, cr1, cr14, {2}
    2108:	andcs	r4, r1, r1, lsr #12
    210c:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2110:	mvnsle	r1, r0, ror ip
    2114:			; <UNDEFINED> instruction: 0x1748f8df
    2118:	ldrbtmi	r2, [r9], #-1
    211c:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2120:	vst2.8	{d6,d8}, [r3 :128], fp
    2124:			; <UNDEFINED> instruction: 0xf5b34370
    2128:			; <UNDEFINED> instruction: 0xf0004f00
    212c:			; <UNDEFINED> instruction: 0xf5b38334
    2130:			; <UNDEFINED> instruction: 0xf0004f80
    2134:			; <UNDEFINED> instruction: 0xf5b38328
    2138:			; <UNDEFINED> instruction: 0xf0005f00
    213c:			; <UNDEFINED> instruction: 0xf5b3831c
    2140:			; <UNDEFINED> instruction: 0xf0004fc0
    2144:			; <UNDEFINED> instruction: 0xf5b38310
    2148:			; <UNDEFINED> instruction: 0xf0005f80
    214c:			; <UNDEFINED> instruction: 0xf5b38304
    2150:			; <UNDEFINED> instruction: 0xf0004f20
    2154:			; <UNDEFINED> instruction: 0xf5b382f8
    2158:			; <UNDEFINED> instruction: 0xf0004f40
    215c:	sfmge	f0, 1, [r5, #-956]!	; 0xfffffc44
    2160:	addcs	sl, r0, #17664	; 0x4500
    2164:	strtmi	r2, [r8], -r0, lsl #2
    2168:	ldmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    216c:	smlabbcs	r0, r0, r2, r2
    2170:			; <UNDEFINED> instruction: 0xf7ff4620
    2174:	mcrls	8, 0, lr, cr4, cr8, {0}
    2178:	strtmi	r4, [r9], -r2, asr #12
    217c:			; <UNDEFINED> instruction: 0xf7ff4630
    2180:	stmdacs	r0, {r2, r3, r4, r6, fp, sp, lr, pc}
    2184:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
    2188:	bls	53a50 <__snprintf_chk@plt+0x5277c>
    218c:			; <UNDEFINED> instruction: 0xf7ff4621
    2190:	blls	fc318 <__snprintf_chk@plt+0xfb044>
    2194:	strmi	r2, [r6], -r0, lsl #22
    2198:			; <UNDEFINED> instruction: 0xf8dfdd0f
    219c:	ldrtmi	r1, [ip], -r8, asr #13
    21a0:	strtmi	r9, [pc], -r1, lsl #14
    21a4:			; <UNDEFINED> instruction: 0x460d4479
    21a8:	stccc	6, cr4, [r1], {41}	; 0x29
    21ac:			; <UNDEFINED> instruction: 0xf7ff2001
    21b0:	stclne	8, cr14, [r1], #-32	; 0xffffffe0
    21b4:			; <UNDEFINED> instruction: 0x463dd1f8
    21b8:			; <UNDEFINED> instruction: 0xf8df9f01
    21bc:	andcs	r1, r1, ip, lsr #13
    21c0:			; <UNDEFINED> instruction: 0xf7fe4479
    21c4:	stmdahi	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    21c8:	blcs	789b1c <__snprintf_chk@plt+0x788848>
    21cc:	bichi	pc, r0, r0, lsl #4
    21d0:			; <UNDEFINED> instruction: 0xf013e8df
    21d4:	andseq	r0, r2, #-1342177275	; 0xb0000005
    21d8:			; <UNDEFINED> instruction: 0x01be01be
    21dc:			; <UNDEFINED> instruction: 0x01be01be
    21e0:			; <UNDEFINED> instruction: 0x01be01be
    21e4:	strheq	r0, [r9, #30]
    21e8:			; <UNDEFINED> instruction: 0x01be01be
    21ec:			; <UNDEFINED> instruction: 0x01be01be
    21f0:			; <UNDEFINED> instruction: 0x01be01be
    21f4:			; <UNDEFINED> instruction: 0x01be01be
    21f8:			; <UNDEFINED> instruction: 0x01be01be
    21fc:			; <UNDEFINED> instruction: 0x01be01be
    2200:			; <UNDEFINED> instruction: 0x01be01be
    2204:			; <UNDEFINED> instruction: 0x01be01be
    2208:			; <UNDEFINED> instruction: 0x01be01be
    220c:			; <UNDEFINED> instruction: 0x01be01be
    2210:	stfges	f0, [sl], {196}	; 0xc4
    2214:			; <UNDEFINED> instruction: 0x46214650
    2218:	mrc	7, 6, APSR_nzcv, cr4, cr14, {7}
    221c:	bcc	43da84 <__snprintf_chk@plt+0x43c7b0>
    2220:			; <UNDEFINED> instruction: 0xf0002b00
    2224:			; <UNDEFINED> instruction: 0xf8df811f
    2228:	andcs	r1, r1, r4, asr #12
    222c:	ldrbtmi	r6, [r9], #-2082	; 0xfffff7de
    2230:	svc	0x00c6f7fe
    2234:	stcge	6, cr14, [sl, #-284]	; 0xfffffee4
    2238:	mrc	6, 0, r4, cr8, cr0, {2}
    223c:			; <UNDEFINED> instruction: 0x46296a10
    2240:	svc	0x00f4f7fe
    2244:			; <UNDEFINED> instruction: 0x0628f8df
    2248:			; <UNDEFINED> instruction: 0xf7fe4478
    224c:	mrc	15, 0, lr, cr8, cr14, {2}
    2250:			; <UNDEFINED> instruction: 0x463a1a10
    2254:			; <UNDEFINED> instruction: 0xf7ff4628
    2258:	strtmi	pc, [r8], -pc, asr #27
    225c:	svc	0x008af7fe
    2260:	bne	43dac8 <__snprintf_chk@plt+0x43c7f4>
    2264:			; <UNDEFINED> instruction: 0x4628463a
    2268:	stc2l	7, cr15, [r6, #1020]	; 0x3fc
    226c:	svceq	0x0000f1bb
    2270:			; <UNDEFINED> instruction: 0xf8dfdd09
    2274:	ldrbtmi	r5, [sp], #-1536	; 0xfffffa00
    2278:	stccc	6, cr4, [r1], {41}	; 0x29
    227c:			; <UNDEFINED> instruction: 0xf7fe2001
    2280:	stclne	15, cr14, [r1], #-640	; 0xfffffd80
    2284:			; <UNDEFINED> instruction: 0xf8dfd1f8
    2288:	ldrbtmi	r0, [r8], #-1520	; 0xfffffa10
    228c:	svc	0x003cf7fe
    2290:	stcge	6, cr14, [sl], {25}
    2294:			; <UNDEFINED> instruction: 0x46214650
    2298:	mrc	7, 4, APSR_nzcv, cr4, cr14, {7}
    229c:	ldrbne	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    22a0:	movwcs	lr, #2516	; 0x9d4
    22a4:	ldrbtmi	r2, [r9], #-1
    22a8:	svc	0x008af7fe
    22ac:	stcge	6, cr14, [sl], {11}
    22b0:			; <UNDEFINED> instruction: 0x46214650
    22b4:	mcr	7, 4, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    22b8:	blcs	1c34c <__snprintf_chk@plt+0x1b078>
    22bc:	adcshi	pc, fp, r0, asr #32
    22c0:	ldrcs	pc, [ip, #2271]!	; 0x8df
    22c4:			; <UNDEFINED> instruction: 0xf8df447a
    22c8:			; <UNDEFINED> instruction: 0x200115bc
    22cc:			; <UNDEFINED> instruction: 0xf7fe4479
    22d0:	ldrb	lr, [r8, #3960]!	; 0xf78
    22d4:	ldrbmi	sl, [r0], -sl, lsl #26
    22d8:			; <UNDEFINED> instruction: 0xf7fe4629
    22dc:	strtmi	lr, [r8], -r8, lsr #31
    22e0:	svc	0x008cf7fe
    22e4:			; <UNDEFINED> instruction: 0x46062879
    22e8:	mvnshi	pc, r0, asr #32
    22ec:			; <UNDEFINED> instruction: 0xf10dab09
    22f0:	strtmi	r0, [r8], -r0, lsr #16
    22f4:	ldrmi	r9, [sp], -r1, lsl #6
    22f8:			; <UNDEFINED> instruction: 0x4641461a
    22fc:	svc	0x0034f7fe
    2300:	stmdacs	r0, {r3, r5, fp, sp, lr}
    2304:	tsthi	sl, r0, asr #6	; <UNPREDICTABLE>
    2308:	ldrdcs	pc, [r0], -r8
    230c:	ldfccp	f7, [pc]	; 2314 <__snprintf_chk@plt+0x1040>
    2310:	bl	89c70 <__snprintf_chk@plt+0x8899c>
    2314:			; <UNDEFINED> instruction: 0xf10e0e00
    2318:			; <UNDEFINED> instruction: 0xf8cd35ff
    231c:	ldrtmi	lr, [r3], -ip
    2320:	andls	r4, r2, #190840832	; 0xb600000
    2324:	strbtmi	r4, [r0], -r6, lsl #12
    2328:	mul	r2, r4, r6
    232c:			; <UNDEFINED> instruction: 0xf000429d
    2330:			; <UNDEFINED> instruction: 0xf81380ed
    2334:			; <UNDEFINED> instruction: 0xf1a22f01
    2338:	ldmdbcs	lr, {r5, r8}^
    233c:	bl	fe8f8b1c <__snprintf_chk@plt+0xfe8f7848>
    2340:	addmi	r0, r8, #12, 2
    2344:	bcs	322ac <__snprintf_chk@plt+0x30fd8>
    2348:			; <UNDEFINED> instruction: 0xf8dfd0f0
    234c:			; <UNDEFINED> instruction: 0x4676053c
    2350:			; <UNDEFINED> instruction: 0xf7fe4478
    2354:	svccs	0x0000eeda
    2358:			; <UNDEFINED> instruction: 0xf8dfdd13
    235c:			; <UNDEFINED> instruction: 0x46d81530
    2360:	strtmi	r9, [pc], -r1, lsl #14
    2364:			; <UNDEFINED> instruction: 0x46254479
    2368:			; <UNDEFINED> instruction: 0xf108460c
    236c:			; <UNDEFINED> instruction: 0x462138ff
    2370:			; <UNDEFINED> instruction: 0xf7fe2001
    2374:			; <UNDEFINED> instruction: 0xf1b8ef26
    2378:	ldrshle	r3, [r6, #255]!	; 0xff
    237c:	ldrtmi	r4, [sp], -ip, lsr #12
    2380:	blls	a9f8c <__snprintf_chk@plt+0xa8cb8>
    2384:	bls	fe43dbb0 <__snprintf_chk@plt+0xfe43c8dc>
    2388:	movweq	pc, #4547	; 0x11c3	; <UNPREDICTABLE>
    238c:			; <UNDEFINED> instruction: 0xf8df9301
    2390:	ldrbtmi	r3, [fp], #-1280	; 0xfffffb00
    2394:	bcc	43dbc0 <__snprintf_chk@plt+0x43c8ec>
    2398:			; <UNDEFINED> instruction: 0x4627463b
    239c:			; <UNDEFINED> instruction: 0x469b465c
    23a0:	svccs	0x0001f816
    23a4:	cdp	0, 1, cr2, cr9, cr1, {0}
    23a8:			; <UNDEFINED> instruction: 0xf7fe1a10
    23ac:	blls	7dfdc <__snprintf_chk@plt+0x7cd08>
    23b0:	bl	d2e8c <__snprintf_chk@plt+0xd1bb8>
    23b4:	rsbsle	r0, fp, r6
    23b8:			; <UNDEFINED> instruction: 0xf0009900
    23bc:	stmdbcs	r0, {r0, r1, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    23c0:	addshi	pc, r0, r0
    23c4:			; <UNDEFINED> instruction: 0xf7fe2020
    23c8:			; <UNDEFINED> instruction: 0xe7e9eef6
    23cc:	blcs	28fe0 <__snprintf_chk@plt+0x27d0c>
    23d0:	mvnshi	pc, r0, asr #6
    23d4:	ldrtmi	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    23d8:	ldrbtmi	r4, [ip], #-1597	; 0xfffff9c3
    23dc:	strtmi	r3, [r1], -r1, lsl #26
    23e0:			; <UNDEFINED> instruction: 0xf7fe2001
    23e4:	stclne	14, cr14, [sl], #-952	; 0xfffffc48
    23e8:			; <UNDEFINED> instruction: 0xf8d8d1f8
    23ec:			; <UNDEFINED> instruction: 0xf10d2000
    23f0:			; <UNDEFINED> instruction: 0xf8df0397
    23f4:	andcs	r1, r1, r4, lsr #9
    23f8:	movwls	r3, #6659	; 0x1a03
    23fc:			; <UNDEFINED> instruction: 0xf7fe4479
    2400:	ldmiblt	lr, {r5, r6, r7, r9, sl, fp, sp, lr, pc}
    2404:	vstrls	d9, [r5, #-4]
    2408:	stccc	6, cr4, [r1, #-120]	; 0xffffff88
    240c:	andcs	r4, r1, r1, lsr #12
    2410:	mrc	7, 6, APSR_nzcv, cr6, cr14, {7}
    2414:	mvnsle	r1, fp, ror #24
    2418:			; <UNDEFINED> instruction: 0xf8d84633
    241c:	andcs	r2, r1, r0
    2420:	ldrbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2424:	ldrbtmi	r3, [r9], #-2563	; 0xfffff5fd
    2428:	mcr	7, 6, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    242c:	ldmdavs	r8, {r1, r8, r9, fp, ip, pc}
    2430:	svc	0x004af7fe
    2434:			; <UNDEFINED> instruction: 0xf8dfe547
    2438:	ldrbtmi	r2, [sl], #-1128	; 0xfffffb98
    243c:			; <UNDEFINED> instruction: 0xf8dfe743
    2440:	andcs	r1, r1, r4, ror #8
    2444:			; <UNDEFINED> instruction: 0xf7fe4479
    2448:			; <UNDEFINED> instruction: 0xf8dfeebc
    244c:	stmdavs	r2!, {r2, r3, r4, r6, sl, ip}
    2450:	ldrbtmi	r2, [r9], #-1
    2454:	mrc	7, 5, APSR_nzcv, cr4, cr14, {7}
    2458:	ldrbeq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    245c:			; <UNDEFINED> instruction: 0xf7fe4478
    2460:	ldr	lr, [r0, #-3668]!	; 0xfffff1ac
    2464:	strbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2468:	ldrbtmi	r2, [r9], #-1
    246c:	mcr	7, 5, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2470:	strbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2474:	andcs	r6, r1, r2, lsr #16
    2478:			; <UNDEFINED> instruction: 0xf7fe4479
    247c:			; <UNDEFINED> instruction: 0xf8dfeea2
    2480:	ldrbtmi	r0, [r8], #-1080	; 0xfffffbc8
    2484:	mcr	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2488:			; <UNDEFINED> instruction: 0xf8dfe51d
    248c:	andcs	r1, r1, r0, lsr r4
    2490:			; <UNDEFINED> instruction: 0xf7fe4479
    2494:			; <UNDEFINED> instruction: 0xf8dfee96
    2498:	stmdavs	r2!, {r3, r5, sl, ip}
    249c:	ldrbtmi	r2, [r9], #-1
    24a0:	mcr	7, 4, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    24a4:	ldreq	pc, [ip], #-2271	; 0xfffff721
    24a8:			; <UNDEFINED> instruction: 0xf7fe4478
    24ac:	str	lr, [sl, #-3630]	; 0xfffff1d2
    24b0:	andcs	r4, sl, fp, asr r6
    24b4:	ldrtmi	r4, [ip], -r3, lsr #13
    24b8:			; <UNDEFINED> instruction: 0xf7fe461f
    24bc:			; <UNDEFINED> instruction: 0xf1bbee7c
    24c0:	cdp	15, 1, cr0, cr9, cr0, {0}
    24c4:	vstrle	s18, [r8, #-576]	; 0xfffffdc0
    24c8:	ldrbtmi	r4, [sp], #-3583	; 0xfffff201
    24cc:	strtmi	r3, [r9], -r1, lsl #24
    24d0:			; <UNDEFINED> instruction: 0xf7fe2001
    24d4:	stclne	14, cr14, [r6], #-472	; 0xfffffe28
    24d8:	ldmmi	ip!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    24dc:			; <UNDEFINED> instruction: 0xf7fe4478
    24e0:	ldrbt	lr, [r0], #3604	; 0xe14
    24e4:			; <UNDEFINED> instruction: 0xf7fe200a
    24e8:			; <UNDEFINED> instruction: 0xf1bbee66
    24ec:			; <UNDEFINED> instruction: 0xf77f0f00
    24f0:	mrc	15, 0, sl, cr8, cr7, {2}
    24f4:	ssatmi	r8, #2, r0, lsl #21
    24f8:	ldmibcc	pc!, {r0, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    24fc:	andcs	r4, r1, r1, asr #12
    2500:	mrc	7, 2, APSR_nzcv, cr14, cr14, {7}
    2504:	svccc	0x00fff1b9
    2508:			; <UNDEFINED> instruction: 0xe749d1f6
    250c:	ldrd	pc, [ip], -sp
    2510:			; <UNDEFINED> instruction: 0xf81e4630
    2514:	blcs	11520 <__snprintf_chk@plt+0x1024c>
    2518:	mrshi	pc, (UNDEF: 69)	; <UNPREDICTABLE>
    251c:			; <UNDEFINED> instruction: 0xf7fe3001
    2520:	strmi	lr, [r4], -lr, ror #27
    2524:			; <UNDEFINED> instruction: 0xf0002800
    2528:	blls	62ad0 <__snprintf_chk@plt+0x617fc>
    252c:	ldrdne	pc, [r0], -r8
    2530:			; <UNDEFINED> instruction: 0x462a681d
    2534:	stc	7, cr15, [lr, #1016]	; 0x3f8
    2538:	movwcs	r4, #2533	; 0x9e5
    253c:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    2540:	andcs	r5, r1, r3, ror #10
    2544:	mrc	7, 1, APSR_nzcv, cr12, cr14, {7}
    2548:			; <UNDEFINED> instruction: 0xf7fe4620
    254c:	ldrt	lr, [sl], #3756	; 0xeac
    2550:	andcs	r4, r1, r0, ror #19
    2554:			; <UNDEFINED> instruction: 0xf7fe4479
    2558:			; <UNDEFINED> instruction: 0xe767ee34
    255c:	ldrbtmi	r4, [r8], #-2270	; 0xfffff722
    2560:	ldcl	7, cr15, [r2, #1016]	; 0x3f8
    2564:	ldmmi	sp, {r1, r5, r6, r8, r9, sl, sp, lr, pc}^
    2568:	ldrbtmi	sl, [r8], #-3173	; 0xfffff39b
    256c:	stcl	7, cr15, [ip, #1016]	; 0x3f8
    2570:			; <UNDEFINED> instruction: 0x232ea927
    2574:	andcs	r4, sl, r2, lsr #12
    2578:	mrc	7, 3, APSR_nzcv, cr12, cr14, {7}
    257c:	blls	eec84 <__snprintf_chk@plt+0xed9b0>
    2580:	vstrle	d2, [ip, #-0]
    2584:	ssatmi	r4, #25, r6, asr #19
    2588:			; <UNDEFINED> instruction: 0xf1084479
    258c:	strdcs	r3, [r1], -pc	; <UNPREDICTABLE>
    2590:			; <UNDEFINED> instruction: 0xf7fe9101
    2594:			; <UNDEFINED> instruction: 0xf1b8ee16
    2598:	stmdbls	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}
    259c:	stmdahi	fp!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    25a0:	ldmibmi	r0, {r1, r5, r9, sl, lr}^
    25a4:	blt	16ca5b0 <__snprintf_chk@plt+0x16c92dc>
    25a8:	addslt	r4, fp, #2030043136	; 0x79000000
    25ac:	mcr	7, 0, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    25b0:			; <UNDEFINED> instruction: 0xf47f2e00
    25b4:	stmdbge	r7, {r0, r1, r3, r4, r5, r8, r9, sl, fp, sp, pc}^
    25b8:	strtmi	r2, [r2], -lr, lsr #6
    25bc:			; <UNDEFINED> instruction: 0xf7fe200a
    25c0:	stmdacs	r0, {r1, r3, r4, r6, r9, sl, fp, sp, lr, pc}
    25c4:	svcge	0x0032f43f
    25c8:	blcs	291dc <__snprintf_chk@plt+0x27f08>
    25cc:	stclmi	13, cr13, [r6, #36]	; 0x24
    25d0:	ldrbtmi	r9, [sp], #-3589	; 0xfffff1fb
    25d4:	strtmi	r3, [r9], -r1, lsl #28
    25d8:			; <UNDEFINED> instruction: 0xf7fe2001
    25dc:	ldclne	13, cr14, [r3], #-968	; 0xfffffc38
    25e0:			; <UNDEFINED> instruction: 0xf8bdd1f8
    25e4:			; <UNDEFINED> instruction: 0x46223116
    25e8:	andcs	r4, r1, r0, asr #19
    25ec:	ldrbtmi	fp, [r9], #-2651	; 0xfffff5a5
    25f0:			; <UNDEFINED> instruction: 0xf7feb29b
    25f4:	ldr	lr, [r9, -r6, ror #27]
    25f8:	stclge	8, cr4, [r5], #-756	; 0xfffffd0c
    25fc:			; <UNDEFINED> instruction: 0xf7fe4478
    2600:	stmdbge	r6!, {r2, r7, r8, sl, fp, sp, lr, pc}
    2604:	strtmi	r2, [r2], -lr, lsr #6
    2608:			; <UNDEFINED> instruction: 0xf7fe2002
    260c:	biclt	lr, r0, r4, lsr lr
    2610:	blcs	29224 <__snprintf_chk@plt+0x27f50>
    2614:	ldmibmi	r7!, {r2, r3, r8, sl, fp, ip, lr, pc}
    2618:	ldrbtmi	r4, [r9], #-1720	; 0xfffff948
    261c:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    2620:	tstls	r1, r1
    2624:	stcl	7, cr15, [ip, #1016]	; 0x3f8
    2628:	svccc	0x00fff1b8
    262c:	mvnsle	r9, r1, lsl #18
    2630:	strtmi	r8, [r2], -fp, ror #16
    2634:			; <UNDEFINED> instruction: 0x200149b0
    2638:	ldrbtmi	fp, [r9], #-2651	; 0xfffff5a5
    263c:			; <UNDEFINED> instruction: 0xf7feb29b
    2640:	cdpcs	13, 0, cr14, cr0, cr0, {6}
    2644:	mrcge	4, 7, APSR_nzcv, cr2, cr15, {3}
    2648:			; <UNDEFINED> instruction: 0x232ea946
    264c:	andcs	r4, r2, r2, lsr #12
    2650:	mrc	7, 0, APSR_nzcv, cr0, cr14, {7}
    2654:			; <UNDEFINED> instruction: 0xf43f2800
    2658:	blls	ee204 <__snprintf_chk@plt+0xecf30>
    265c:	vstrle	d2, [r9, #-0]
    2660:	cdpls	13, 0, cr4, cr5, cr6, {5}
    2664:	mcrcc	4, 0, r4, cr1, cr13, {3}
    2668:	andcs	r4, r1, r9, lsr #12
    266c:	stc	7, cr15, [r8, #1016]!	; 0x3f8
    2670:	mvnsle	r1, r2, ror ip
    2674:			; <UNDEFINED> instruction: 0x3116f8bd
    2678:	stmibmi	r1!, {r1, r5, r9, sl, lr}
    267c:	blt	16ca688 <__snprintf_chk@plt+0x16c93b4>
    2680:	addslt	r4, fp, #2030043136	; 0x79000000
    2684:	ldc	7, cr15, [ip, #1016]	; 0x3f8
    2688:	ldmmi	lr, {r4, r6, r7, r9, sl, sp, lr, pc}
    268c:			; <UNDEFINED> instruction: 0xf7fe4478
    2690:	stmiavc	fp!, {r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    2694:			; <UNDEFINED> instruction: 0xf43f2b00
    2698:	blls	ee104 <__snprintf_chk@plt+0xece30>
    269c:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    26a0:	ldcmi	0, cr8, [r9], {161}	; 0xa1
    26a4:	ldrbtmi	r4, [ip], #-1597	; 0xfffff9c3
    26a8:	strtmi	r3, [r1], -r1, lsl #26
    26ac:			; <UNDEFINED> instruction: 0xf7fe2001
    26b0:	stclne	13, cr14, [r8], #-544	; 0xfffffde0
    26b4:	ldmibmi	r5, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    26b8:	addseq	pc, r6, #1073741827	; 0x40000003
    26bc:	ldrbtmi	r2, [r9], #-1
    26c0:	ldcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    26c4:	cdpcs	13, 0, cr9, cr0, cr5, {0}
    26c8:	mrcge	4, 5, APSR_nzcv, cr0, cr15, {3}
    26cc:	stccc	6, cr4, [r1, #-132]	; 0xffffff7c
    26d0:			; <UNDEFINED> instruction: 0xf7fe2001
    26d4:	stclne	13, cr14, [r9], #-472	; 0xfffffe28
    26d8:	stmibmi	sp, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    26dc:	addvc	pc, fp, #54525952	; 0x3400000
    26e0:	ldrbtmi	r2, [r9], #-1
    26e4:	stcl	7, cr15, [ip, #-1016]!	; 0xfffffc08
    26e8:	stmmi	sl, {r5, r7, r9, sl, sp, lr, pc}
    26ec:			; <UNDEFINED> instruction: 0xf7fe4478
    26f0:	cmnlt	lr, ip, lsl #26
    26f4:	bvs	43df5c <__snprintf_chk@plt+0x43cc88>
    26f8:			; <UNDEFINED> instruction: 0x4631463a
    26fc:			; <UNDEFINED> instruction: 0xf7ff4628
    2700:			; <UNDEFINED> instruction: 0x4628fb7b
    2704:	ldc	7, cr15, [r6, #-1016]!	; 0xfffffc08
    2708:			; <UNDEFINED> instruction: 0xf7fe4628
    270c:	stmiblt	r8, {r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    2710:	svceq	0x0000f1bb
    2714:	stcmi	13, cr13, [r0, #32]
    2718:	cfstrscc	mvf4, [r1], {125}	; 0x7d
    271c:	andcs	r4, r1, r9, lsr #12
    2720:	stcl	7, cr15, [lr, #-1016]	; 0xfffffc08
    2724:	mvnsle	r1, r0, ror #24
    2728:	ldrbtmi	r4, [r8], #-2172	; 0xfffff784
    272c:	stcl	7, cr15, [ip], #1016	; 0x3f8
    2730:	bllt	ff280734 <__snprintf_chk@plt+0xff27f460>
    2734:			; <UNDEFINED> instruction: 0xf7fe202c
    2738:			; <UNDEFINED> instruction: 0xe7dded3e
    273c:	ldrbtmi	r4, [r8], #-2168	; 0xfffff788
    2740:	stcl	7, cr15, [r2], #1016	; 0x3f8
    2744:	ldmdami	r7!, {r0, r1, r3, r8, sl, sp, lr, pc}^
    2748:			; <UNDEFINED> instruction: 0xf7fe4478
    274c:	stmdbvs	fp!, {r1, r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    2750:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    2754:	ldmdami	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, sp, lr, pc}^
    2758:			; <UNDEFINED> instruction: 0xf7fe4478
    275c:	stmdbvs	fp!, {r1, r2, r4, r6, r7, sl, fp, sp, lr, pc}
    2760:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    2764:	ldmdami	r1!, {r0, r1, r4, r5, r6, r7, sl, sp, lr, pc}^
    2768:			; <UNDEFINED> instruction: 0xf7fe4478
    276c:	stmdbvs	fp!, {r1, r2, r3, r6, r7, sl, fp, sp, lr, pc}
    2770:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    2774:	stmdami	lr!, {r0, r1, r2, r5, r6, r7, sl, sp, lr, pc}^
    2778:			; <UNDEFINED> instruction: 0xf7fe4478
    277c:	stmdbvs	fp!, {r1, r2, r6, r7, sl, fp, sp, lr, pc}
    2780:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    2784:	stmdami	fp!, {r0, r1, r3, r4, r6, r7, sl, sp, lr, pc}^
    2788:			; <UNDEFINED> instruction: 0xf7fe4478
    278c:	stmdbvs	fp!, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    2790:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    2794:	stmdami	r8!, {r0, r1, r2, r3, r6, r7, sl, sp, lr, pc}^
    2798:			; <UNDEFINED> instruction: 0xf7fe4478
    279c:	stmdbvs	fp!, {r1, r2, r4, r5, r7, sl, fp, sp, lr, pc}
    27a0:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    27a4:	stmdbmi	r5!, {r0, r1, r6, r7, sl, sp, lr, pc}^
    27a8:	bls	8a7b4 <__snprintf_chk@plt+0x894e0>
    27ac:			; <UNDEFINED> instruction: 0xf7fe4479
    27b0:			; <UNDEFINED> instruction: 0xf7ffed08
    27b4:	stmdbmi	r2!, {r3, r7, r8, r9, fp, ip, sp, pc}^
    27b8:	cdpvs	0, 2, cr2, cr10, cr1, {0}
    27bc:			; <UNDEFINED> instruction: 0xf7fe4479
    27c0:	strt	lr, [r7], #3328	; 0xd00
    27c4:	ldrdcs	pc, [r0], -r8
    27c8:	orrseq	pc, r7, #1073741827	; 0x40000003
    27cc:	andcs	r4, r1, sp, asr r9
    27d0:	movwls	r3, #6659	; 0x1a03
    27d4:			; <UNDEFINED> instruction: 0xf7fe4479
    27d8:	mcrcs	12, 0, lr, cr0, cr4, {7}
    27dc:	mcrge	4, 1, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
    27e0:	ldr	r9, [sl], -r1, lsl #22
    27e4:			; <UNDEFINED> instruction: 0xf10d4958
    27e8:	mulcs	r1, r6, r2
    27ec:			; <UNDEFINED> instruction: 0xf7fe4479
    27f0:	cdpcs	12, 0, cr14, cr0, cr8, {7}
    27f4:	svcge	0x0071f43f
    27f8:	ldmdami	r4, {r3, r4, r9, sl, sp, lr, pc}^
    27fc:			; <UNDEFINED> instruction: 0xf0004478
    2800:			; <UNDEFINED> instruction: 0xf7fef9c5
    2804:	svclt	0x0000ec34
    2808:	muleq	r1, r4, r0
    280c:	andeq	r1, r0, r0, asr r5
    2810:	andeq	r0, r0, r8, lsr #2
    2814:	andeq	r1, r0, r4, lsr r5
    2818:			; <UNDEFINED> instruction: 0x000016bc
    281c:	andeq	r1, r1, r0, ror #31
    2820:	andeq	r1, r0, r2, lsl #10
    2824:	andeq	r1, r0, r0, asr #9
    2828:	andeq	r1, r0, r8, ror #9
    282c:	andeq	r1, r0, r6, ror r4
    2830:	andeq	r1, r0, r4, ror r4
    2834:	andeq	r1, r0, r4, lsl #14
    2838:	ldrdeq	r1, [r0], -lr
    283c:	andeq	r1, r0, ip, lsl #7
    2840:	muleq	r0, r4, r4
    2844:	muleq	r0, r6, r3
    2848:	andeq	r1, r0, r6, asr r6
    284c:	andeq	r1, r0, sl, asr #6
    2850:	andeq	r1, r0, r8, asr #6
    2854:	andeq	r1, r0, ip, ror #7
    2858:	muleq	r0, sl, r2
    285c:	ldrdeq	r1, [r0], -ip
    2860:	muleq	r0, r6, r3
    2864:	ldrdeq	r1, [r0], -ip
    2868:	andeq	r1, r0, r4, lsr r3
    286c:	andeq	r1, r0, lr, ror #8
    2870:	andeq	r1, r0, ip, lsr r2
    2874:	andeq	r1, r0, sl, lsl #2
    2878:	andeq	r1, r0, lr, lsr #7
    287c:	andeq	r1, r0, r2, asr r1
    2880:	strheq	r1, [r0], -r4
    2884:	andeq	r1, r0, r4, asr #2
    2888:	andeq	r1, r0, r0, ror #4
    288c:	andeq	r1, r0, ip, lsl r0
    2890:	ldrdeq	r1, [r0], -lr
    2894:	andeq	r0, r0, r6, lsr #31
    2898:	andeq	r1, r0, r8, asr #3
    289c:	andeq	r1, r0, sl, ror #1
    28a0:	andeq	r0, r0, r6, lsr pc
    28a4:	andeq	r0, r0, r8, asr pc
    28a8:	andeq	r1, r0, sl, asr #4
    28ac:	andeq	r0, r0, ip, asr #30
    28b0:	andeq	r0, r0, r6, lsr #30
    28b4:	andeq	r1, r0, r4, lsr #4
    28b8:	andeq	r0, r0, r6, lsr #30
    28bc:	strdeq	r0, [r0], -r4
    28c0:	strdeq	r1, [r0], -lr
    28c4:	andeq	r0, r0, r0, lsl #30
    28c8:			; <UNDEFINED> instruction: 0x00000eb6
    28cc:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    28d0:	andeq	r0, r0, sl, lsl pc
    28d4:	andeq	r1, r0, r8, lsl r0
    28d8:	andeq	r1, r0, r2
    28dc:	andeq	r0, r0, lr, ror #31
    28e0:	strdeq	r0, [r0], -r8
    28e4:	andeq	r0, r0, r8, lsl #31
    28e8:	andeq	r0, r0, lr, lsr #27
    28ec:	andeq	r0, r0, r6, asr pc
    28f0:	andeq	r0, r0, ip, lsr #30
    28f4:	andeq	r0, r0, r6, ror #26
    28f8:	strdeq	r0, [r0], -r6
    28fc:	andeq	r0, r0, ip, lsl sp
    2900:	andeq	r0, r0, r4, asr #29
    2904:	andeq	r0, r0, ip, ror lr
    2908:	ldrdeq	r0, [r0], -sl
    290c:	andeq	r0, r0, r2, lsl pc
    2910:	andeq	r0, r0, sl, lsr lr
    2914:	muleq	r0, r0, sp
    2918:	andeq	r0, r0, r8, ror #24
    291c:	andeq	r0, r0, lr, asr #26
    2920:	andeq	r0, r0, lr, lsr #27
    2924:	muleq	r0, ip, sp
    2928:	andeq	r0, r0, r4, lsl #27
    292c:	andeq	r0, r0, ip, ror #26
    2930:	andeq	r0, r0, r4, asr sp
    2934:	andeq	r0, r0, r8, lsr sp
    2938:	andeq	r0, r0, r0, lsr #26
    293c:	andeq	r0, r0, ip, ror ip
    2940:	andeq	r0, r0, r0, lsr #28
    2944:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2948:	andeq	r0, r0, r4, ror #27
    294c:	andeq	r0, r0, r8, asr #24
    2950:	ldrbmi	lr, [r0, sp, lsr #18]!
    2954:	bmi	1d543a4 <__snprintf_chk@plt+0x1d530d0>
    2958:	blmi	1d543c0 <__snprintf_chk@plt+0x1d530ec>
    295c:	ldrbtmi	fp, [sl], #-150	; 0xffffff6a
    2960:	strmi	r4, [r5], -lr, lsl #12
    2964:	ldrdls	pc, [ip, #143]	; 0x8f
    2968:	ldrbtmi	r5, [r9], #2259	; 0x8d3
    296c:	tstls	r5, #1769472	; 0x1b0000
    2970:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2974:	ldc	7, cr15, [ip], {254}	; 0xfe
    2978:	strtmi	r4, [r8], -r4, lsl #12
    297c:	bl	11c097c <__snprintf_chk@plt+0x11bf6a8>
    2980:	strtmi	r4, [r8], -r7, lsl #12
    2984:	bl	1840984 <__snprintf_chk@plt+0x183f6b0>
    2988:	cmple	r6, r0, lsl #28
    298c:	movweq	lr, #35418	; 0x8a5a
    2990:	ldrbtcc	pc, [pc], #260	; 2998 <__snprintf_chk@plt+0x16c4>	; <UNPREDICTABLE>
    2994:	stccs	0, cr13, [r3], {6}
    2998:	adcshi	pc, fp, r0, lsl #4
    299c:			; <UNDEFINED> instruction: 0xf004e8df
    29a0:	mcrne	7, 3, r6, cr2, cr5, {1}
    29a4:			; <UNDEFINED> instruction: 0xf2002c03
    29a8:	ldm	pc, {r1, r3, r4, r5, r7, pc}^	; <UNPREDICTABLE>
    29ac:	ldrpl	pc, [r2], -r4
    29b0:	bmi	18432fc <__snprintf_chk@plt+0x1842028>
    29b4:	svccs	0x0000447a
    29b8:	addshi	pc, sp, r0
    29bc:			; <UNDEFINED> instruction: 0xf0002800
    29c0:	ldmdbmi	lr, {r0, r1, r5, r7, pc}^
    29c4:	andls	r4, r0, fp, lsr r6
    29c8:	ldrbtmi	r2, [r9], #-1
    29cc:	bl	ffe409cc <__snprintf_chk@plt+0xffe3f6f8>
    29d0:	bmi	16faa2c <__snprintf_chk@plt+0x16f9758>
    29d4:	svccs	0x0000447a
    29d8:	strd	sp, [ip], r0
    29dc:	ldrbtmi	r4, [sl], #-2649	; 0xfffff5a7
    29e0:			; <UNDEFINED> instruction: 0xf0002f00
    29e4:	stmdacs	r0, {r1, r7, pc}
    29e8:	addhi	pc, fp, r0
    29ec:			; <UNDEFINED> instruction: 0x46534956
    29f0:	andcs	r9, r1, r2
    29f4:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    29f8:			; <UNDEFINED> instruction: 0xf7fe8700
    29fc:			; <UNDEFINED> instruction: 0x2c03ebe2
    2a00:	ldm	pc, {r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    2a04:	teqvs	r9, #4	; <UNPREDICTABLE>
    2a08:	bmi	1410f60 <__snprintf_chk@plt+0x140fc8c>
    2a0c:	svccs	0x0000447a
    2a10:	rsb	sp, sl, r9, ror #3
    2a14:			; <UNDEFINED> instruction: 0xf7fe200a
    2a18:			; <UNDEFINED> instruction: 0xac07ebce
    2a1c:	strtmi	r4, [r1], -r8, lsr #12
    2a20:	ldc	7, cr15, [ip], {254}	; 0xfe
    2a24:	strtmi	r2, [r0], -r1, lsl #4
    2a28:			; <UNDEFINED> instruction: 0xf7ff4631
    2a2c:	blmi	12411c8 <__snprintf_chk@plt+0x123fef4>
    2a30:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2a34:			; <UNDEFINED> instruction: 0xf7fe6818
    2a38:	bmi	11bd630 <__snprintf_chk@plt+0x11bc35c>
    2a3c:	ldrbtmi	r4, [sl], #-2876	; 0xfffff4c4
    2a40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2a44:	subsmi	r9, sl, r5, lsl fp
    2a48:	andslt	sp, r6, r1, ror #2
    2a4c:			; <UNDEFINED> instruction: 0x87f0e8bd
    2a50:	ldrbtmi	r4, [sl], #-2625	; 0xfffff5bf
    2a54:			; <UNDEFINED> instruction: 0xd1b12f00
    2a58:	bmi	103ab94 <__snprintf_chk@plt+0x10398c0>
    2a5c:	svccs	0x0000447a
    2a60:	sub	sp, r8, ip, lsr #3
    2a64:	ldrbtmi	r4, [sl], #-2622	; 0xfffff5c2
    2a68:			; <UNDEFINED> instruction: 0xd1bc2f00
    2a6c:	bmi	f7ab68 <__snprintf_chk@plt+0xf79894>
    2a70:	svccs	0x0000447a
    2a74:	ldrht	sp, [r8], -r7
    2a78:			; <UNDEFINED> instruction: 0xf7fe4628
    2a7c:			; <UNDEFINED> instruction: 0x4602eafe
    2a80:	andls	r4, r5, #40, 12	; 0x2800000
    2a84:	b	ff3c0a84 <__snprintf_chk@plt+0xff3bf7b0>
    2a88:	strtmi	r4, [r8], -r3, lsl #12
    2a8c:			; <UNDEFINED> instruction: 0xf7fe9304
    2a90:			; <UNDEFINED> instruction: 0x4604ebda
    2a94:			; <UNDEFINED> instruction: 0xf7fe4628
    2a98:	ldmdbmi	r3!, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    2a9c:	andcc	lr, r4, #3620864	; 0x374000
    2aa0:	strls	r4, [r0], #-1145	; 0xfffffb87
    2aa4:	andcs	r9, r1, r1
    2aa8:	bl	fe2c0aa8 <__snprintf_chk@plt+0xfe2bf7d4>
    2aac:			; <UNDEFINED> instruction: 0x4628e7b5
    2ab0:	bl	340ab0 <__snprintf_chk@plt+0x33f7dc>
    2ab4:	strtmi	r9, [r8], -r4
    2ab8:	b	ff4c0ab8 <__snprintf_chk@plt+0xff4bf7e4>
    2abc:	bls	114f70 <__snprintf_chk@plt+0x113c9c>
    2ac0:			; <UNDEFINED> instruction: 0x46034479
    2ac4:			; <UNDEFINED> instruction: 0xf7fe2001
    2ac8:			; <UNDEFINED> instruction: 0xe7a6eb7c
    2acc:			; <UNDEFINED> instruction: 0xf7fe4628
    2ad0:	ldrdls	lr, [r4], -r4
    2ad4:			; <UNDEFINED> instruction: 0xf7fe4628
    2ad8:	stmdbmi	r5!, {r2, r6, r7, r9, fp, sp, lr, pc}
    2adc:	ldrbtmi	r9, [r9], #-2564	; 0xfffff5fc
    2ae0:	andcs	r4, r1, r3, lsl #12
    2ae4:	bl	1b40ae4 <__snprintf_chk@plt+0x1b3f810>
    2ae8:	svcmi	0x0022e797
    2aec:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    2af0:	svcge	0x007cf47f
    2af4:	svcmi	0x0020e005
    2af8:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    2afc:	svcge	0x0061f47f
    2b00:	ldmdami	lr, {r1, sp, lr, pc}
    2b04:			; <UNDEFINED> instruction: 0xe7714478
    2b08:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
    2b0c:			; <UNDEFINED> instruction: 0xf7fee759
    2b10:	bmi	73d5d0 <__snprintf_chk@plt+0x73c2fc>
    2b14:	svccs	0x0000447a
    2b18:	svcge	0x0065f47f
    2b1c:	bmi	6bcab8 <__snprintf_chk@plt+0x6bb7e4>
    2b20:	svccs	0x0000447a
    2b24:	svcge	0x004af47f
    2b28:	svclt	0x0000e7e5
    2b2c:	andeq	r1, r1, sl, asr r5
    2b30:	andeq	r0, r0, r8, lsr #2
    2b34:	andeq	r1, r1, lr, asr #10
    2b38:	andeq	r0, r0, ip, asr #24
    2b3c:			; <UNDEFINED> instruction: 0x00000cb6
    2b40:	andeq	r0, r0, ip, asr #24
    2b44:	andeq	r0, r0, r2, lsr #24
    2b48:	andeq	r0, r0, ip, asr ip
    2b4c:	andeq	r0, r0, r4, lsl ip
    2b50:	andeq	r0, r0, r8, lsr r1
    2b54:	andeq	r1, r1, sl, ror r4
    2b58:	andeq	r0, r0, r6, asr #23
    2b5c:	andeq	r0, r0, ip, lsr #23
    2b60:			; <UNDEFINED> instruction: 0x00000bb2
    2b64:	muleq	r0, r8, fp
    2b68:	andeq	r0, r0, r0, lsl #24
    2b6c:	andeq	r0, r0, ip, lsr #24
    2b70:	strdeq	r0, [r0], -r2
    2b74:	andeq	r0, r0, r0, asr #22
    2b78:	andeq	r0, r0, r4, lsr fp
    2b7c:	andeq	r0, r0, r8, lsr fp
    2b80:	andeq	r0, r0, r2, lsr fp
    2b84:	ldrdeq	r0, [r0], -r4
    2b88:	andeq	r0, r0, r8, asr #21
    2b8c:	tstcs	r1, r7, lsl #24
    2b90:	ldrbtmi	r4, [ip], #-3335	; 0xfffff2f9
    2b94:	strlt	r4, [r8, #-2567]	; 0xfffff5f9
    2b98:	strtmi	r4, [r0], -r3, lsl #12
    2b9c:	ldrbtmi	r5, [sl], #-2400	; 0xfffff6a0
    2ba0:			; <UNDEFINED> instruction: 0xf7fe6800
    2ba4:	andcs	lr, r1, sl, lsl fp
    2ba8:	b	ff340ba8 <__snprintf_chk@plt+0xff33f8d4>
    2bac:	andeq	r1, r1, r6, lsr #6
    2bb0:	andeq	r0, r0, ip, lsr #2
    2bb4:	andeq	r0, r0, lr, ror #22
    2bb8:	ldrblt	fp, [r8, #458]!	; 0x1ca
    2bbc:	strmi	r4, [sp], -r7, lsl #12
    2bc0:	strcs	r4, [r0], #-1558	; 0xfffff9ea
    2bc4:			; <UNDEFINED> instruction: 0x46291b32
    2bc8:			; <UNDEFINED> instruction: 0xf7fe4638
    2bcc:	vmlane.f64	d14, d3, d0
    2bd0:	stmiane	sp!, {r2, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
    2bd4:	blle	c8f6c <__snprintf_chk@plt+0xc7c98>
    2bd8:	mvnsle	r4, #180, 4	; 0x4000000b
    2bdc:	ldcllt	0, cr2, [r8, #4]!
    2be0:	b	ff540be0 <__snprintf_chk@plt+0xff53f90c>
    2be4:	blcs	11cbf8 <__snprintf_chk@plt+0x11b924>
    2be8:	strdcs	sp, [r0], -r6
    2bec:	strdcs	fp, [r1], -r8
    2bf0:	svclt	0x00004770
    2bf4:	andeq	r0, r0, r0
    2bf8:	svclt	0x00081e4a
    2bfc:			; <UNDEFINED> instruction: 0xf0c04770
    2c00:	addmi	r8, r8, #36, 2
    2c04:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    2c08:			; <UNDEFINED> instruction: 0xf0004211
    2c0c:	blx	fec23070 <__snprintf_chk@plt+0xfec21d9c>
    2c10:	blx	fec7fa18 <__snprintf_chk@plt+0xfec7e744>
    2c14:	bl	fe8bf620 <__snprintf_chk@plt+0xfe8be34c>
    2c18:			; <UNDEFINED> instruction: 0xf1c30303
    2c1c:	andge	r0, r4, #2080374784	; 0x7c000000
    2c20:	movwne	lr, #15106	; 0x3b02
    2c24:	andeq	pc, r0, #79	; 0x4f
    2c28:	svclt	0x0000469f
    2c2c:	andhi	pc, r0, pc, lsr #7
    2c30:	svcvc	0x00c1ebb0
    2c34:	bl	10b283c <__snprintf_chk@plt+0x10b1568>
    2c38:	svclt	0x00280202
    2c3c:	sbcvc	lr, r1, r0, lsr #23
    2c40:	svcvc	0x0081ebb0
    2c44:	bl	10b284c <__snprintf_chk@plt+0x10b1578>
    2c48:	svclt	0x00280202
    2c4c:	addvc	lr, r1, r0, lsr #23
    2c50:	svcvc	0x0041ebb0
    2c54:	bl	10b285c <__snprintf_chk@plt+0x10b1588>
    2c58:	svclt	0x00280202
    2c5c:	subvc	lr, r1, r0, lsr #23
    2c60:	svcvc	0x0001ebb0
    2c64:	bl	10b286c <__snprintf_chk@plt+0x10b1598>
    2c68:	svclt	0x00280202
    2c6c:	andvc	lr, r1, r0, lsr #23
    2c70:	svcvs	0x00c1ebb0
    2c74:	bl	10b287c <__snprintf_chk@plt+0x10b15a8>
    2c78:	svclt	0x00280202
    2c7c:	sbcvs	lr, r1, r0, lsr #23
    2c80:	svcvs	0x0081ebb0
    2c84:	bl	10b288c <__snprintf_chk@plt+0x10b15b8>
    2c88:	svclt	0x00280202
    2c8c:	addvs	lr, r1, r0, lsr #23
    2c90:	svcvs	0x0041ebb0
    2c94:	bl	10b289c <__snprintf_chk@plt+0x10b15c8>
    2c98:	svclt	0x00280202
    2c9c:	subvs	lr, r1, r0, lsr #23
    2ca0:	svcvs	0x0001ebb0
    2ca4:	bl	10b28ac <__snprintf_chk@plt+0x10b15d8>
    2ca8:	svclt	0x00280202
    2cac:	andvs	lr, r1, r0, lsr #23
    2cb0:	svcpl	0x00c1ebb0
    2cb4:	bl	10b28bc <__snprintf_chk@plt+0x10b15e8>
    2cb8:	svclt	0x00280202
    2cbc:	sbcpl	lr, r1, r0, lsr #23
    2cc0:	svcpl	0x0081ebb0
    2cc4:	bl	10b28cc <__snprintf_chk@plt+0x10b15f8>
    2cc8:	svclt	0x00280202
    2ccc:	addpl	lr, r1, r0, lsr #23
    2cd0:	svcpl	0x0041ebb0
    2cd4:	bl	10b28dc <__snprintf_chk@plt+0x10b1608>
    2cd8:	svclt	0x00280202
    2cdc:	subpl	lr, r1, r0, lsr #23
    2ce0:	svcpl	0x0001ebb0
    2ce4:	bl	10b28ec <__snprintf_chk@plt+0x10b1618>
    2ce8:	svclt	0x00280202
    2cec:	andpl	lr, r1, r0, lsr #23
    2cf0:	svcmi	0x00c1ebb0
    2cf4:	bl	10b28fc <__snprintf_chk@plt+0x10b1628>
    2cf8:	svclt	0x00280202
    2cfc:	sbcmi	lr, r1, r0, lsr #23
    2d00:	svcmi	0x0081ebb0
    2d04:	bl	10b290c <__snprintf_chk@plt+0x10b1638>
    2d08:	svclt	0x00280202
    2d0c:	addmi	lr, r1, r0, lsr #23
    2d10:	svcmi	0x0041ebb0
    2d14:	bl	10b291c <__snprintf_chk@plt+0x10b1648>
    2d18:	svclt	0x00280202
    2d1c:	submi	lr, r1, r0, lsr #23
    2d20:	svcmi	0x0001ebb0
    2d24:	bl	10b292c <__snprintf_chk@plt+0x10b1658>
    2d28:	svclt	0x00280202
    2d2c:	andmi	lr, r1, r0, lsr #23
    2d30:	svccc	0x00c1ebb0
    2d34:	bl	10b293c <__snprintf_chk@plt+0x10b1668>
    2d38:	svclt	0x00280202
    2d3c:	sbccc	lr, r1, r0, lsr #23
    2d40:	svccc	0x0081ebb0
    2d44:	bl	10b294c <__snprintf_chk@plt+0x10b1678>
    2d48:	svclt	0x00280202
    2d4c:	addcc	lr, r1, r0, lsr #23
    2d50:	svccc	0x0041ebb0
    2d54:	bl	10b295c <__snprintf_chk@plt+0x10b1688>
    2d58:	svclt	0x00280202
    2d5c:	subcc	lr, r1, r0, lsr #23
    2d60:	svccc	0x0001ebb0
    2d64:	bl	10b296c <__snprintf_chk@plt+0x10b1698>
    2d68:	svclt	0x00280202
    2d6c:	andcc	lr, r1, r0, lsr #23
    2d70:	svccs	0x00c1ebb0
    2d74:	bl	10b297c <__snprintf_chk@plt+0x10b16a8>
    2d78:	svclt	0x00280202
    2d7c:	sbccs	lr, r1, r0, lsr #23
    2d80:	svccs	0x0081ebb0
    2d84:	bl	10b298c <__snprintf_chk@plt+0x10b16b8>
    2d88:	svclt	0x00280202
    2d8c:	addcs	lr, r1, r0, lsr #23
    2d90:	svccs	0x0041ebb0
    2d94:	bl	10b299c <__snprintf_chk@plt+0x10b16c8>
    2d98:	svclt	0x00280202
    2d9c:	subcs	lr, r1, r0, lsr #23
    2da0:	svccs	0x0001ebb0
    2da4:	bl	10b29ac <__snprintf_chk@plt+0x10b16d8>
    2da8:	svclt	0x00280202
    2dac:	andcs	lr, r1, r0, lsr #23
    2db0:	svcne	0x00c1ebb0
    2db4:	bl	10b29bc <__snprintf_chk@plt+0x10b16e8>
    2db8:	svclt	0x00280202
    2dbc:	sbcne	lr, r1, r0, lsr #23
    2dc0:	svcne	0x0081ebb0
    2dc4:	bl	10b29cc <__snprintf_chk@plt+0x10b16f8>
    2dc8:	svclt	0x00280202
    2dcc:	addne	lr, r1, r0, lsr #23
    2dd0:	svcne	0x0041ebb0
    2dd4:	bl	10b29dc <__snprintf_chk@plt+0x10b1708>
    2dd8:	svclt	0x00280202
    2ddc:	subne	lr, r1, r0, lsr #23
    2de0:	svcne	0x0001ebb0
    2de4:	bl	10b29ec <__snprintf_chk@plt+0x10b1718>
    2de8:	svclt	0x00280202
    2dec:	andne	lr, r1, r0, lsr #23
    2df0:	svceq	0x00c1ebb0
    2df4:	bl	10b29fc <__snprintf_chk@plt+0x10b1728>
    2df8:	svclt	0x00280202
    2dfc:	sbceq	lr, r1, r0, lsr #23
    2e00:	svceq	0x0081ebb0
    2e04:	bl	10b2a0c <__snprintf_chk@plt+0x10b1738>
    2e08:	svclt	0x00280202
    2e0c:	addeq	lr, r1, r0, lsr #23
    2e10:	svceq	0x0041ebb0
    2e14:	bl	10b2a1c <__snprintf_chk@plt+0x10b1748>
    2e18:	svclt	0x00280202
    2e1c:	subeq	lr, r1, r0, lsr #23
    2e20:	svceq	0x0001ebb0
    2e24:	bl	10b2a2c <__snprintf_chk@plt+0x10b1758>
    2e28:	svclt	0x00280202
    2e2c:	andeq	lr, r1, r0, lsr #23
    2e30:			; <UNDEFINED> instruction: 0x47704610
    2e34:	andcs	fp, r1, ip, lsl #30
    2e38:	ldrbmi	r2, [r0, -r0]!
    2e3c:			; <UNDEFINED> instruction: 0xf281fab1
    2e40:	andseq	pc, pc, #-2147483600	; 0x80000030
    2e44:			; <UNDEFINED> instruction: 0xf002fa20
    2e48:	tstlt	r8, r0, ror r7
    2e4c:	rscscc	pc, pc, pc, asr #32
    2e50:	stmdalt	lr, {ip, sp, lr, pc}
    2e54:	rscsle	r2, r8, r0, lsl #18
    2e58:	andmi	lr, r3, sp, lsr #18
    2e5c:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    2e60:			; <UNDEFINED> instruction: 0x4006e8bd
    2e64:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    2e68:	smlatbeq	r3, r1, fp, lr
    2e6c:	svclt	0x00004770
    2e70:			; <UNDEFINED> instruction: 0xf04fb502
    2e74:			; <UNDEFINED> instruction: 0xf7fe0008
    2e78:	stclt	8, cr14, [r2, #-616]	; 0xfffffd98
    2e7c:	mvnsmi	lr, #737280	; 0xb4000
    2e80:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2e84:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    2e88:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    2e8c:	ldmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e90:	blne	1d9408c <__snprintf_chk@plt+0x1d92db8>
    2e94:	strhle	r1, [sl], -r6
    2e98:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    2e9c:	svccc	0x0004f855
    2ea0:	strbmi	r3, [sl], -r1, lsl #8
    2ea4:	ldrtmi	r4, [r8], -r1, asr #12
    2ea8:	adcmi	r4, r6, #152, 14	; 0x2600000
    2eac:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2eb0:	svclt	0x000083f8
    2eb4:	andeq	r0, r1, r2, lsr #30
    2eb8:	andeq	r0, r1, r8, lsl pc
    2ebc:	svclt	0x00004770

Disassembly of section .fini:

00002ec0 <.fini>:
    2ec0:	push	{r3, lr}
    2ec4:	pop	{r3, pc}
