#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Aug  5 17:51:55 2024
# Process ID: 134709
# Current directory: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base
# Command line: vivado
# Log file: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/vivado.log
# Journal file: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/vivado.jou
# Running On: o-51904, OS: Linux, CPU Frequency: 3000.000 MHz, CPU Physical cores: 6, Host memory: 33506 MB
#-----------------------------------------------------------
start_gui
open_project /home/cttc/jorge/vivados/ZCU208/Ago05/boards/ZCU208/base/base/base.xpr
open_bd_design {/home/cttc/jorge/vivados/ZCU208/Ago05/boards/ZCU208/base/base/base.srcs/sources_1/bd/base/base.bd}
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.ADC0_Sampling_Rate {3.600} CONFIG.ADC0_Refclk_Freq {450.000} CONFIG.ADC0_Outclk_Freq {56.250} CONFIG.ADC0_Fabric_Freq {56.250} CONFIG.ADC_Decimation_Mode00 {8} CONFIG.ADC_RESERVED_1_00 {0} CONFIG.ADC_Decimation_Mode01 {8} CONFIG.ADC_RESERVED_1_02 {0} CONFIG.ADC1_Sampling_Rate {3.600} CONFIG.ADC1_Refclk_Freq {450.000} CONFIG.ADC1_Outclk_Freq {56.250} CONFIG.ADC1_Fabric_Freq {56.250} CONFIG.ADC1_Multi_Tile_Sync {true} CONFIG.ADC_Decimation_Mode10 {8} CONFIG.ADC_RESERVED_1_10 {0} CONFIG.ADC_Decimation_Mode11 {8} CONFIG.ADC_RESERVED_1_12 {0} CONFIG.ADC2_Sampling_Rate {3.600} CONFIG.ADC2_Refclk_Freq {450.000} CONFIG.ADC2_Outclk_Freq {56.250} CONFIG.ADC2_Fabric_Freq {56.250} CONFIG.ADC2_Multi_Tile_Sync {true} CONFIG.ADC_Decimation_Mode20 {8} CONFIG.ADC_RESERVED_1_20 {0} CONFIG.ADC_Decimation_Mode21 {8} CONFIG.ADC_RESERVED_1_22 {0} CONFIG.ADC3_Sampling_Rate {3.600} CONFIG.ADC3_Refclk_Freq {450.000} CONFIG.ADC3_Outclk_Freq {56.250} CONFIG.ADC3_Fabric_Freq {56.250} CONFIG.ADC3_Multi_Tile_Sync {true} CONFIG.ADC_Decimation_Mode30 {8} CONFIG.ADC_RESERVED_1_30 {0} CONFIG.ADC_Decimation_Mode31 {8} CONFIG.ADC_RESERVED_1_32 {0}] [get_bd_cells radio/rfdc]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:rf_converter_usp -config {ADC0_AXIS_SOURCE "ADC 1" ADC1_AXIS_SOURCE "ADC 1" ADC2_AXIS_SOURCE "ADC 1" ADC3_AXIS_SOURCE "ADC 1" DAC0_AXIS_SOURCE "Custom" DAC1_AXIS_SOURCE "Custom" DAC2_AXIS_SOURCE "Custom" DAC3_AXIS_SOURCE "Custom" }  [get_bd_cells radio/rfdc]
undo
apply_bd_automation -rule xilinx.com:bd_rule:rf_converter_usp -config {ADC0_AXIS_SOURCE "ADC 0" ADC1_AXIS_SOURCE "ADC 1" ADC2_AXIS_SOURCE "ADC 2" ADC3_AXIS_SOURCE "ADC 3" DAC0_AXIS_SOURCE "DAC 0" DAC1_AXIS_SOURCE "DAC 1" DAC2_AXIS_SOURCE "DAC 2" DAC3_AXIS_SOURCE "DAC 3" }  [get_bd_cells radio/rfdc]
add_files -norecurse {/home/cttc/jorge/vivados/concatToComplexSingle.vhd /home/cttc/jorge/vivados/concatToComplex.vhd /home/cttc/jorge/vivados/complexToSlice.vhd /home/cttc/jorge/vivados/tlast_gen.v}
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {/home/cttc/jorge/vivados/ZCU208/Ago05/boards/ip /home/cttc/jorge/custom_ips} [current_project]
update_ip_catalog
open_bd_design {/home/cttc/jorge/vivados/ZCU208/Ago05/boards/ZCU208/base/base/base.srcs/sources_1/bd/base/base.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 radio/receiver/channel_20/axis_data_fifo_0
endgroup
set_property location {1 97 446} [get_bd_cells radio/receiver/channel_20/axis_data_fifo_0]
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells radio/receiver/channel_20/axis_data_fifo_0]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {16} CONFIG.FIFO_DEPTH {32768} CONFIG.IS_ACLK_ASYNC {1}] [get_bd_cells radio/receiver/channel_20/axis_data_fifo_0]
delete_bd_objs [get_bd_intf_nets radio/receiver/channel_20/S_AXIS_RE_1]
set_property location {-58 318} [get_bd_intf_pins radio/receiver/channel_20/S_AXIS_RE]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins radio/receiver/channel_20/S_AXIS_RE] [get_bd_intf_pins radio/receiver/channel_20/axis_data_fifo_0/S_AXIS]
connect_bd_net [get_bd_pins radio/receiver/channel_20/s_axis_aresetn] [get_bd_pins radio/receiver/channel_20/axis_data_fifo_0/s_axis_aresetn]
connect_bd_net [get_bd_pins radio/receiver/channel_20/s_axis_aclk] [get_bd_pins radio/receiver/channel_20/axis_data_fifo_0/s_axis_aclk]
connect_bd_net [get_bd_pins radio/receiver/channel_20/m_axis_aclk] [get_bd_pins radio/receiver/channel_20/axis_data_fifo_0/m_axis_aclk]
copy_bd_objs radio/receiver/channel_20  [get_bd_cells {radio/receiver/channel_20/axis_data_fifo_0}]
set_property location {1 105 656} [get_bd_cells radio/receiver/channel_20/axis_data_fifo_1]
connect_bd_net [get_bd_pins radio/receiver/channel_20/s_axis_aresetn] [get_bd_pins radio/receiver/channel_20/axis_data_fifo_1/s_axis_aresetn]
connect_bd_net [get_bd_pins radio/receiver/channel_20/s_axis_aclk] [get_bd_pins radio/receiver/channel_20/axis_data_fifo_1/s_axis_aclk]
connect_bd_net [get_bd_pins radio/receiver/channel_20/m_axis_aclk] [get_bd_pins radio/receiver/channel_20/axis_data_fifo_1/m_axis_aclk]
delete_bd_objs [get_bd_intf_nets radio/receiver/channel_20/S_AXIS_IM_1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins radio/receiver/channel_20/S_AXIS_IM] [get_bd_intf_pins radio/receiver/channel_20/axis_data_fifo_1/S_AXIS]
create_bd_cell -type module -reference concatToComplex radio/receiver/channel_20/concatToComplex_0
connect_bd_net [get_bd_pins radio/receiver/channel_20/axis_data_fifo_0/m_axis_tdata] [get_bd_pins radio/receiver/channel_20/concatToComplex_0/data_in_re]
connect_bd_net [get_bd_pins radio/receiver/channel_20/axis_data_fifo_1/m_axis_tdata] [get_bd_pins radio/receiver/channel_20/concatToComplex_0/data_in_im]
startgroup
create_bd_cell -type ip -vlnv CTTC:ip:freq_translator:1.0 radio/receiver/channel_20/freq_translator_0
endgroup
set_property location {3 903 567} [get_bd_cells radio/receiver/channel_20/freq_translator_0]
connect_bd_net [get_bd_pins radio/receiver/channel_20/concatToComplex_0/data_out] [get_bd_pins radio/receiver/channel_20/freq_translator_0/data_in_dout]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 radio/receiver/channel_20/util_vector_logic_0
endgroup
set_property location {3 730 838} [get_bd_cells radio/receiver/channel_20/util_vector_logic_0]
set_property -dict [list CONFIG.C_SIZE {1}] [get_bd_cells radio/receiver/channel_20/util_vector_logic_0]
connect_bd_net [get_bd_pins radio/receiver/channel_20/axis_data_fifo_0/m_axis_tvalid] [get_bd_pins radio/receiver/channel_20/util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins radio/receiver/channel_20/axis_data_fifo_1/m_axis_tvalid] [get_bd_pins radio/receiver/channel_20/util_vector_logic_0/Op2]
connect_bd_net [get_bd_pins radio/receiver/channel_20/util_vector_logic_0/Res] [get_bd_pins radio/receiver/channel_20/freq_translator_0/data_in_empty_n]
connect_bd_net [get_bd_pins radio/receiver/channel_20/axis_data_fifo_0/m_axis_tready] [get_bd_pins radio/receiver/channel_20/freq_translator_0/data_in_read]
connect_bd_net [get_bd_pins radio/receiver/channel_20/axis_data_fifo_1/m_axis_tready] [get_bd_pins radio/receiver/channel_20/freq_translator_0/data_in_read]
connect_bd_net [get_bd_pins radio/receiver/channel_20/m_axis_aclk] [get_bd_pins radio/receiver/channel_20/freq_translator_0/ap_clk]
connect_bd_net [get_bd_pins radio/receiver/channel_20/m_axis_aresetn] [get_bd_pins radio/receiver/channel_20/freq_translator_0/ap_rst_n]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 radio/receiver/channel_20/axi_gpio_0
endgroup
set_property location {2 357 792} [get_bd_cells radio/receiver/channel_20/axi_gpio_0]
set_property location {2 436 818} [get_bd_cells radio/receiver/channel_20/axi_gpio_0]
set_property name freq_trans_ctrl_0 [get_bd_cells radio/receiver/channel_20/axi_gpio_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {3} CONFIG.C_GPIO2_WIDTH {12} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells radio/receiver/channel_20/freq_trans_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 radio/receiver/channel_20/xlconcat_0
endgroup
set_property -dict [list CONFIG.C_GPIO2_WIDTH {3}] [get_bd_cells radio/receiver/channel_20/freq_trans_ctrl_0]
set_property location {2.5 602 678} [get_bd_cells radio/receiver/channel_20/xlconcat_0]
set_property -dict [list CONFIG.NUM_PORTS {3}] [get_bd_cells radio/receiver/channel_20/xlconcat_0]
connect_bd_net [get_bd_pins radio/receiver/channel_20/freq_translator_0/ap_done] [get_bd_pins radio/receiver/channel_20/xlconcat_0/In0]
connect_bd_net [get_bd_pins radio/receiver/channel_20/freq_translator_0/ap_idle] [get_bd_pins radio/receiver/channel_20/xlconcat_0/In1]
connect_bd_net [get_bd_pins radio/receiver/channel_20/freq_translator_0/ap_ready] [get_bd_pins radio/receiver/channel_20/xlconcat_0/In2]
set_property -dict [list CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells radio/receiver/channel_20/freq_trans_ctrl_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {2}] [get_bd_cells radio/receiver/channel_20/freq_trans_ctrl_0]
connect_bd_net [get_bd_pins radio/receiver/channel_20/freq_trans_ctrl_0/gpio2_io_i] [get_bd_pins radio/receiver/channel_20/xlconcat_0/dout]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 radio/receiver/channel_20/xlslice_0
endgroup
set_property location {3 588 929} [get_bd_cells radio/receiver/channel_20/xlslice_0]
set_property -dict [list CONFIG.DIN_WIDTH {2}] [get_bd_cells radio/receiver/channel_20/xlslice_0]
copy_bd_objs radio/receiver/channel_20  [get_bd_cells {radio/receiver/channel_20/xlslice_0}]
set_property location {3 640 1035} [get_bd_cells radio/receiver/channel_20/xlslice_1]
set_property -dict [list CONFIG.DIN_TO {1} CONFIG.DIN_FROM {1}] [get_bd_cells radio/receiver/channel_20/xlslice_1]
connect_bd_net [get_bd_pins radio/receiver/channel_20/freq_trans_ctrl_0/gpio_io_o] [get_bd_pins radio/receiver/channel_20/xlslice_0/Din]
connect_bd_net [get_bd_pins radio/receiver/channel_20/freq_trans_ctrl_0/gpio_io_o] [get_bd_pins radio/receiver/channel_20/xlslice_1/Din]
connect_bd_net [get_bd_pins radio/receiver/channel_20/xlslice_0/Dout] [get_bd_pins radio/receiver/channel_20/freq_translator_0/ap_start]
connect_bd_net [get_bd_pins radio/receiver/channel_20/freq_translator_0/ap_continue] [get_bd_pins radio/receiver/channel_20/xlslice_1/Dout]
connect_bd_net [get_bd_pins radio/receiver/channel_20/m_axis_aclk] [get_bd_pins radio/receiver/channel_20/freq_trans_ctrl_0/s_axi_aclk]
connect_bd_net [get_bd_pins radio/receiver/channel_20/m_axis_aresetn] [get_bd_pins radio/receiver/channel_20/freq_trans_ctrl_0/s_axi_aresetn]
create_bd_cell -type module -reference complexToSlice radio/receiver/channel_20/complexToSlice_0
connect_bd_net [get_bd_pins radio/receiver/channel_20/freq_translator_0/data_out_din] [get_bd_pins radio/receiver/channel_20/complexToSlice_0/data_in]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fir_compiler:7.2 radio/receiver/channel_20/fir_compiler_0
endgroup
set_property location {6 1955 724} [get_bd_cells radio/receiver/channel_20/fir_compiler_0]
delete_bd_objs [get_bd_intf_nets radio/receiver/channel_20/packet_generator_0_M_AXIS_RE] [get_bd_intf_nets radio/receiver/channel_20/packet_generator_0_M_AXIS_IM]
set_property -dict [list CONFIG.CoefficientSource {COE_File} CONFIG.Coefficient_File {/home/cttc/jorge/matlab/FIRx100.coe} CONFIG.Filter_Type {Decimation} CONFIG.Decimation_Rate {100} CONFIG.Sample_Frequency {450} CONFIG.Clock_Frequency {56.25} CONFIG.Output_Rounding_Mode {Truncate_LSBs} CONFIG.Output_Width {16} CONFIG.M_DATA_Has_TREADY {true} CONFIG.Coefficient_Sets {1} CONFIG.Interpolation_Rate {1} CONFIG.Zero_Pack_Factor {1} CONFIG.Number_Channels {1} CONFIG.RateSpecification {Frequency_Specification} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Inferred} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} CONFIG.ColumnConfig {2}] [get_bd_cells radio/receiver/channel_20/fir_compiler_0]
connect_bd_net [get_bd_pins radio/receiver/channel_20/complexToSlice_0/data_out_re] [get_bd_pins radio/receiver/channel_20/fir_compiler_0/s_axis_data_tdata]
copy_bd_objs radio/receiver/channel_20  [get_bd_cells {radio/receiver/channel_20/fir_compiler_0}]
set_property location {6 2008 931} [get_bd_cells radio/receiver/channel_20/fir_compiler_1]
connect_bd_net [get_bd_pins radio/receiver/channel_20/complexToSlice_0/data_out_im] [get_bd_pins radio/receiver/channel_20/fir_compiler_1/s_axis_data_tdata]
connect_bd_net [get_bd_pins radio/receiver/channel_20/m_axis_aclk] [get_bd_pins radio/receiver/channel_20/fir_compiler_0/aclk]
connect_bd_net [get_bd_pins radio/receiver/channel_20/m_axis_aclk] [get_bd_pins radio/receiver/channel_20/fir_compiler_1/aclk]
connect_bd_net [get_bd_pins radio/receiver/channel_20/freq_translator_0/data_out_write] [get_bd_pins radio/receiver/channel_20/fir_compiler_0/s_axis_data_tvalid]
connect_bd_net [get_bd_pins radio/receiver/channel_20/freq_translator_0/data_out_write] [get_bd_pins radio/receiver/channel_20/fir_compiler_1/s_axis_data_tvalid]
copy_bd_objs radio/receiver/channel_20  [get_bd_cells {radio/receiver/channel_20/util_vector_logic_0}]
connect_bd_net [get_bd_pins radio/receiver/channel_20/freq_translator_0/data_in_read] [get_bd_pins radio/receiver/channel_20/util_vector_logic_1/Op1]
connect_bd_net [get_bd_pins radio/receiver/channel_20/freq_translator_0/data_out_full_n] [get_bd_pins radio/receiver/channel_20/util_vector_logic_1/Op2]
undo
undo
connect_bd_net [get_bd_pins radio/receiver/channel_20/freq_translator_0/data_out_full_n] [get_bd_pins radio/receiver/channel_20/util_vector_logic_1/Res]
connect_bd_net [get_bd_pins radio/receiver/channel_20/fir_compiler_0/s_axis_data_tready] [get_bd_pins radio/receiver/channel_20/util_vector_logic_1/Op1]
connect_bd_net [get_bd_pins radio/receiver/channel_20/fir_compiler_1/s_axis_data_tready] [get_bd_pins radio/receiver/channel_20/util_vector_logic_1/Op2]
create_bd_cell -type module -reference concatToComplexSingle radio/receiver/channel_20/concatToComplexSingle_0
set_property location {7 2452 790} [get_bd_cells radio/receiver/channel_20/concatToComplexSingle_0]
connect_bd_net [get_bd_pins radio/receiver/channel_20/fir_compiler_0/m_axis_data_tdata] [get_bd_pins radio/receiver/channel_20/concatToComplexSingle_0/data_in_re]
connect_bd_net [get_bd_pins radio/receiver/channel_20/fir_compiler_1/m_axis_data_tdata] [get_bd_pins radio/receiver/channel_20/concatToComplexSingle_0/data_in_im]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 radio/receiver/channel_20/fifo_generator_0
endgroup
set_property location {7.5 2839 803} [get_bd_cells radio/receiver/channel_20/fifo_generator_0]
set_property -dict [list CONFIG.Fifo_Implementation {Common_Clock_Block_RAM} CONFIG.asymmetric_port_width {true} CONFIG.Input_Data_Width {32} CONFIG.Input_Depth {65536} CONFIG.Output_Data_Width {128} CONFIG.Output_Depth {16384} CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Use_Dout_Reset {false} CONFIG.Use_Extra_Logic {true} CONFIG.Data_Count_Width {16} CONFIG.Write_Data_Count_Width {17} CONFIG.Read_Data_Count_Width {15} CONFIG.Full_Threshold_Assert_Value {65533} CONFIG.Full_Threshold_Negate_Value {65532}] [get_bd_cells radio/receiver/channel_20/fifo_generator_0]
connect_bd_net [get_bd_pins radio/receiver/channel_20/m_axis_aclk] [get_bd_pins radio/receiver/channel_20/fifo_generator_0/clk]
connect_bd_net [get_bd_pins radio/receiver/channel_20/concatToComplexSingle_0/data_out] [get_bd_pins radio/receiver/channel_20/fifo_generator_0/din]
connect_bd_net [get_bd_pins radio/receiver/channel_20/fir_compiler_0/m_axis_data_tvalid] [get_bd_pins radio/receiver/channel_20/fifo_generator_0/wr_en]
delete_bd_objs [get_bd_nets radio/receiver/channel_20/fir_compiler_0_m_axis_data_tvalid]
copy_bd_objs radio/receiver/channel_20  [get_bd_cells {radio/receiver/channel_20/util_vector_logic_0}]
set_property location {7 2462 986} [get_bd_cells radio/receiver/channel_20/util_vector_logic_2]
connect_bd_net [get_bd_pins radio/receiver/channel_20/fir_compiler_0/m_axis_data_tvalid] [get_bd_pins radio/receiver/channel_20/util_vector_logic_2/Op1]
connect_bd_net [get_bd_pins radio/receiver/channel_20/fir_compiler_1/m_axis_data_tvalid] [get_bd_pins radio/receiver/channel_20/util_vector_logic_2/Op2]
connect_bd_net [get_bd_pins radio/receiver/channel_20/util_vector_logic_2/Res] [get_bd_pins radio/receiver/channel_20/fifo_generator_0/wr_en]
copy_bd_objs radio/receiver/channel_20  [get_bd_cells {radio/receiver/channel_20/util_vector_logic_2}]
set_property -dict [list CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells radio/receiver/channel_20/util_vector_logic_3]
connect_bd_net [get_bd_pins radio/receiver/channel_20/fifo_generator_0/full] [get_bd_pins radio/receiver/channel_20/util_vector_logic_3/Op1]
connect_bd_net [get_bd_pins radio/receiver/channel_20/util_vector_logic_3/Res] [get_bd_pins radio/receiver/channel_20/fir_compiler_0/m_axis_data_tready]
connect_bd_net [get_bd_pins radio/receiver/channel_20/util_vector_logic_3/Res] [get_bd_pins radio/receiver/channel_20/fir_compiler_1/m_axis_data_tready]
create_bd_cell -type module -reference tlast_gen radio/receiver/channel_20/tlast_gen_0
set_property location {8 2861 614} [get_bd_cells radio/receiver/channel_20/tlast_gen_0]
set_property -dict [list CONFIG.TDATA_WIDTH {128} CONFIG.MAX_PKT_LENGTH {2048}] [get_bd_cells radio/receiver/channel_20/tlast_gen_0]
connect_bd_net [get_bd_pins radio/receiver/channel_20/fifo_generator_0/dout] [get_bd_pins radio/receiver/channel_20/tlast_gen_0/s_axis_tdata]
copy_bd_objs radio/receiver/channel_20  [get_bd_cells {radio/receiver/channel_20/util_vector_logic_3}]
connect_bd_net [get_bd_pins radio/receiver/channel_20/fifo_generator_0/rd_en] [get_bd_pins radio/receiver/channel_20/tlast_gen_0/s_axis_tready]
connect_bd_net [get_bd_pins radio/receiver/channel_20/fifo_generator_0/empty] [get_bd_pins radio/receiver/channel_20/util_vector_logic_4/Op1]
connect_bd_net [get_bd_pins radio/receiver/channel_20/util_vector_logic_4/Res] [get_bd_pins radio/receiver/channel_20/tlast_gen_0/s_axis_tvalid]
connect_bd_net [get_bd_pins radio/receiver/channel_20/m_axis_aclk] [get_bd_pins radio/receiver/channel_20/tlast_gen_0/aclk]
connect_bd_net [get_bd_pins radio/receiver/channel_20/m_axis_aresetn] [get_bd_pins radio/receiver/channel_20/tlast_gen_0/resetn]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 radio/receiver/channel_20/xlconstant_0
endgroup
set_property location {8 2809 259} [get_bd_cells radio/receiver/channel_20/xlconstant_0]
set_property -dict [list CONFIG.CONST_WIDTH {12} CONFIG.CONST_VAL {2000}] [get_bd_cells radio/receiver/channel_20/xlconstant_0]
connect_bd_net [get_bd_pins radio/receiver/channel_20/xlconstant_0/dout] [get_bd_pins radio/receiver/channel_20/tlast_gen_0/pkt_length]
delete_bd_objs [get_bd_intf_nets radio/receiver/channel_20/axis_clock_converter_im_M_AXIS] [get_bd_intf_nets radio/receiver/channel_20/axis_clock_converter_re_M_AXIS] [get_bd_cells radio/receiver/channel_20/axis_clock_converter_im] [get_bd_cells radio/receiver/channel_20/axis_clock_converter_re]
connect_bd_intf_net [get_bd_intf_pins radio/receiver/channel_20/tlast_gen_0/m_axis] [get_bd_intf_pins radio/receiver/channel_20/axi_dma_real/S_AXIS_S2MM]
set_property location {8.5 3147 602} [get_bd_cells radio/receiver/channel_20/axi_dma_real]
set_property location {9 3251 826} [get_bd_cells radio/receiver/channel_20/axi_dma_imag]
set_property location {9.5 3401 561} [get_bd_cells radio/receiver/channel_20/axi_interconnect_hps]
set_property location {10 3374 854} [get_bd_cells radio/receiver/channel_20/concat_irq]
set_property location {8 2636 421} [get_bd_cells radio/receiver/channel_20/xlconstant_0]
startgroup
set_property -dict [list CONFIG.NUM_MI {5}] [get_bd_cells radio/receiver/channel_20/axi_interconnect_hpm]
endgroup
connect_bd_net [get_bd_pins radio/receiver/channel_20/m_axis_aclk] [get_bd_pins radio/receiver/channel_20/axi_interconnect_hpm/M03_ACLK]
connect_bd_net [get_bd_pins radio/receiver/channel_20/m_axis_aclk] [get_bd_pins radio/receiver/channel_20/axi_interconnect_hpm/M04_ACLK]
connect_bd_net [get_bd_pins radio/receiver/channel_20/m_axis_aresetn] [get_bd_pins radio/receiver/channel_20/axi_interconnect_hpm/M03_ARESETN]
connect_bd_net [get_bd_pins radio/receiver/channel_20/m_axis_aresetn] [get_bd_pins radio/receiver/channel_20/axi_interconnect_hpm/M04_ARESETN]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_slave {/clk_wiz_310MHz/clk_out1 (310 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/radio/receiver/channel_20/freq_trans_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_hpm0_lpd} master_apm {0}}  [get_bd_intf_pins radio/receiver/channel_20/freq_trans_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_slave {/clk_wiz_310MHz/clk_out1 (310 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/radio/receiver/channel_20/freq_translator_0/s_axi_control} ddr_seg {Auto} intc_ip {/axi_hpm0_lpd} master_apm {0}}  [get_bd_intf_pins radio/receiver/channel_20/freq_translator_0/s_axi_control]
endgroup
delete_bd_objs [get_bd_intf_nets radio/receiver/s_axi_control_1] [get_bd_intf_nets radio/transmitter/axi_interconnect_M04_AXI] [get_bd_intf_nets radio/transmitter_M04_AXI] [get_bd_intf_nets radio/receiver/channel_20/Conn2]
connect_bd_intf_net [get_bd_intf_pins radio/receiver/channel_20/freq_translator_0/s_axi_control] -boundary_type upper [get_bd_intf_pins radio/receiver/channel_20/axi_interconnect_hpm/M03_AXI]
delete_bd_objs [get_bd_intf_nets radio/Conn14] [get_bd_intf_nets axi_hpm0_lpd_M06_AXI] [get_bd_intf_nets radio/receiver/channel_20/Conn1] [get_bd_intf_nets radio/receiver/Conn5]
connect_bd_intf_net [get_bd_intf_pins radio/receiver/channel_20/freq_trans_ctrl_0/S_AXI] -boundary_type upper [get_bd_intf_pins radio/receiver/channel_20/axi_interconnect_hpm/M04_AXI]
startgroup
set_property -dict [list CONFIG.NUM_MI {4}] [get_bd_cells radio/transmitter/axi_interconnect]
delete_bd_objs [get_bd_nets radio/transmitter/M04_ACLK_1] [get_bd_nets radio/transmitter/M04_ARESETN_1]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:rf_converter_usp -config {ADC0_AXIS_SOURCE "ADC 0" ADC1_AXIS_SOURCE "ADC 1" ADC2_AXIS_SOURCE "ADC 2" ADC3_AXIS_SOURCE "ADC 3" DAC0_AXIS_SOURCE "DAC 0" DAC1_AXIS_SOURCE "DAC 1" DAC2_AXIS_SOURCE "DAC 2" DAC3_AXIS_SOURCE "DAC 3" }  [get_bd_cells radio/rfdc]
delete_bd_objs [get_bd_intf_pins radio/receiver/S_AXI1] [get_bd_intf_pins radio/receiver/channel_20/S_AXI1] [get_bd_intf_pins radio/receiver/channel_20/s_axi_control] [get_bd_intf_pins radio/receiver/s_axi_control] [get_bd_intf_pins radio/transmitter/M04_AXI]
startgroup
set_property -dict [list CONFIG.NUM_MI {6}] [get_bd_cells axi_hpm0_lpd]
endgroup
delete_bd_objs [get_bd_intf_pins radio/S_AXI1]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {radio/receiver/channel_20/axis_data_fifo_0_m_axis_tdata }]
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { radio/receiver/channel_20/axis_data_fifo_0_m_axis_tdata } ]
endgroup
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {radio/receiver/channel_20/S_AXIS_RE_1}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {radio/receiver/channel_20/concatToComplex_0_data_out }]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {radio/receiver/channel_20/xlslice_0_Dout }]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {radio/receiver/channel_20/complexToSlice_0_data_out_re }]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {radio/receiver/channel_20/concatToComplexSingle_0_data_out }]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {radio/receiver/channel_20/fifo_generator_0_dout }]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets radio/receiver/channel_20/complexToSlice_0_data_out_re] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_310MHz/clk_out1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets radio/receiver/channel_20/concatToComplex_0_data_out] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_310MHz/clk_out1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets radio/receiver/channel_20/concatToComplexSingle_0_data_out] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_310MHz/clk_out1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets radio/receiver/channel_20/fifo_generator_0_dout] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_310MHz/clk_out1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_intf_nets radio/receiver/channel_20/S_AXIS_RE_1] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/radio/rfdc/clk_adc2" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_nets radio/receiver/channel_20/xlslice_0_Dout] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_310MHz/clk_out1" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
startgroup
set_property -dict [list CONFIG.C_DATA_DEPTH {16384} CONFIG.C_EN_STRG_QUAL {1} CONFIG.C_ADV_TRIGGER {true} CONFIG.C_PROBE4_MU_CNT {2} CONFIG.C_PROBE3_MU_CNT {2} CONFIG.C_PROBE2_MU_CNT {2} CONFIG.C_PROBE1_MU_CNT {2} CONFIG.C_PROBE0_MU_CNT {2} CONFIG.ALL_PROBE_SAME_MU_CNT {2}] [get_bd_cells system_ila_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_DATA_DEPTH {16384} CONFIG.C_EN_STRG_QUAL {1} CONFIG.C_ADV_TRIGGER {true} CONFIG.C_PROBE0_MU_CNT {2} CONFIG.ALL_PROBE_SAME_MU_CNT {2}] [get_bd_cells system_ila_1]
endgroup
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {radio/receiver/channel_20/axi_dma_real_s2mm_introut }]
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets radio/receiver/channel_20/axi_dma_real_s2mm_introut] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_310MHz/clk_out1" SYSTEM_ILA "Auto" } \
                                                         ]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/cttc/jorge/vivados/ZCU208/Ago05/boards/ZCU208/base/base/base_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/cttc/jorge/vivados/ZCU208/Ago05/boards/ZCU208/base/base/base.runs/impl_1/base_wrapper.bit} [get_hw_devices xczu48dr_0]
set_property PROBES.FILE {/home/cttc/jorge/vivados/ZCU208/Ago05/boards/ZCU208/base/base/base.runs/impl_1/base_wrapper.ltx} [get_hw_devices xczu48dr_0]
set_property FULL_PROBES.FILE {/home/cttc/jorge/vivados/ZCU208/Ago05/boards/ZCU208/base/base/base.runs/impl_1/base_wrapper.ltx} [get_hw_devices xczu48dr_0]
current_hw_device [get_hw_devices xczu48dr_0]
refresh_hw_device [lindex [get_hw_devices xczu48dr_0] 0]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu48dr_0]
open_bd_design {/home/cttc/jorge/vivados/ZCU208/Ago05/boards/ZCU208/base/base/base.srcs/sources_1/bd/base/base.bd}
close_hw_manager
open_hw_manager
open_bd_design {/home/cttc/jorge/vivados/ZCU208/Ago05/boards/ZCU208/base/base/base.srcs/sources_1/bd/base/base.bd}
