Classic Timing Analyzer report for PQP
Fri May 17 12:05:16 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                              ; To                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 26.870 ns                        ; ControlUnit:ControlUnit|state.Addiu               ; MaiorQue                                          ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 55.24 MHz ( period = 18.104 ns ) ; ControlUnit:ControlUnit|nextstate.SraWriteReg_852 ; ControlUnit:ControlUnit|state.SraWriteReg         ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ControlUnit:ControlUnit|state.SllOp               ; ControlUnit:ControlUnit|nextstate.SllWriteReg_923 ; clock      ; clock    ; 284          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                   ;                                                   ;            ;          ; 284          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                  ; To                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 55.24 MHz ( period = 18.104 ns )                    ; ControlUnit:ControlUnit|nextstate.SraWriteReg_852     ; ControlUnit:ControlUnit|state.SraWriteReg             ; clock      ; clock    ; None                        ; None                      ; 0.710 ns                ;
; N/A                                     ; 55.37 MHz ( period = 18.060 ns )                    ; ControlUnit:ControlUnit|nextstate.SllOp_822           ; ControlUnit:ControlUnit|state.SllOp                   ; clock      ; clock    ; None                        ; None                      ; 0.729 ns                ;
; N/A                                     ; 55.61 MHz ( period = 17.982 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlOp_751           ; ControlUnit:ControlUnit|state.SrlOp                   ; clock      ; clock    ; None                        ; None                      ; 0.692 ns                ;
; N/A                                     ; 56.59 MHz ( period = 17.672 ns )                    ; ControlUnit:ControlUnit|nextstate.And_1016            ; ControlUnit:ControlUnit|state.And                     ; clock      ; clock    ; None                        ; None                      ; 0.709 ns                ;
; N/A                                     ; 56.68 MHz ( period = 17.642 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; ControlUnit:ControlUnit|state.WriteInRegAddi          ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 56.88 MHz ( period = 17.580 ns )                    ; ControlUnit:ControlUnit|nextstate.Decode_1115         ; ControlUnit:ControlUnit|state.Decode                  ; clock      ; clock    ; None                        ; None                      ; 0.725 ns                ;
; N/A                                     ; 57.35 MHz ( period = 17.438 ns )                    ; ControlUnit:ControlUnit|nextstate.Slt_721             ; ControlUnit:ControlUnit|state.Slt                     ; clock      ; clock    ; None                        ; None                      ; 1.099 ns                ;
; N/A                                     ; 58.49 MHz ( period = 17.098 ns )                    ; ControlUnit:ControlUnit|nextstate.SravWriteReg_779    ; ControlUnit:ControlUnit|state.SravWriteReg            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.49 MHz ( period = 17.098 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_736     ; ControlUnit:ControlUnit|state.SrlWriteReg             ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.49 MHz ( period = 17.096 ns )                    ; ControlUnit:ControlUnit|nextstate.SraOp_867           ; ControlUnit:ControlUnit|state.SraOp                   ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.49 MHz ( period = 17.096 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_895    ; ControlUnit:ControlUnit|state.SllvWriteReg            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.51 MHz ( period = 17.092 ns )                    ; ControlUnit:ControlUnit|nextstate.SllWriteReg_923     ; ControlUnit:ControlUnit|state.SllWriteReg             ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.55 MHz ( period = 17.078 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead_1130    ; ControlUnit:ControlUnit|state.WaitMemRead             ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.56 MHz ( period = 17.076 ns )                    ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; ControlUnit:ControlUnit|state.OverflowExc             ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.59 MHz ( period = 17.068 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_1031   ; ControlUnit:ControlUnit|state.WaitMemRead2            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.64 MHz ( period = 17.054 ns )                    ; ControlUnit:ControlUnit|nextstate.SravOp_794          ; ControlUnit:ControlUnit|state.SravOp                  ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.64 MHz ( period = 17.052 ns )                    ; ControlUnit:ControlUnit|nextstate.Wait_1072           ; ControlUnit:ControlUnit|state.Wait                    ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.65 MHz ( period = 17.050 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInReg_1087     ; ControlUnit:ControlUnit|state.WriteInReg              ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.69 MHz ( period = 17.038 ns )                    ; ControlUnit:ControlUnit|nextstate.Start_1145          ; ControlUnit:ControlUnit|state.Start                   ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.76 MHz ( period = 17.018 ns )                    ; ControlUnit:ControlUnit|nextstate.Srl_764             ; ControlUnit:ControlUnit|state.Srl                     ; clock      ; clock    ; None                        ; None                      ; 0.683 ns                ;
; N/A                                     ; 58.77 MHz ( period = 17.016 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInPC_977       ; ControlUnit:ControlUnit|state.WriteInPC               ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.78 MHz ( period = 17.012 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvOp_837          ; ControlUnit:ControlUnit|state.SllvOp                  ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 59.18 MHz ( period = 16.898 ns )                    ; ControlUnit:ControlUnit|nextstate.Break_990           ; ControlUnit:ControlUnit|state.Break                   ; clock      ; clock    ; None                        ; None                      ; 0.831 ns                ;
; N/A                                     ; 60.00 MHz ( period = 16.668 ns )                    ; ControlUnit:ControlUnit|nextstate.Addi_1057           ; ControlUnit:ControlUnit|state.Addi                    ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 60.00 MHz ( period = 16.668 ns )                    ; ControlUnit:ControlUnit|nextstate.Addiu_693           ; ControlUnit:ControlUnit|state.Addiu                   ; clock      ; clock    ; None                        ; None                      ; 0.709 ns                ;
; N/A                                     ; 63.86 MHz ( period = 15.660 ns )                    ; ControlUnit:ControlUnit|nextstate.Add_1100            ; ControlUnit:ControlUnit|state.Add                     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 63.88 MHz ( period = 15.654 ns )                    ; ControlUnit:ControlUnit|nextstate.Sub_1003            ; ControlUnit:ControlUnit|state.Sub                     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 64.14 MHz ( period = 15.590 ns )                    ; ControlUnit:ControlUnit|nextstate.Srav_807            ; ControlUnit:ControlUnit|state.Srav                    ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 64.21 MHz ( period = 15.574 ns )                    ; ControlUnit:ControlUnit|nextstate.Jr_949              ; ControlUnit:ControlUnit|state.Jr                      ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 64.22 MHz ( period = 15.572 ns )                    ; ControlUnit:ControlUnit|nextstate.Rte_962             ; ControlUnit:ControlUnit|state.Rte                     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 64.24 MHz ( period = 15.566 ns )                    ; ControlUnit:ControlUnit|nextstate.Sll_936             ; ControlUnit:ControlUnit|state.Sll                     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 64.28 MHz ( period = 15.558 ns )                    ; ControlUnit:ControlUnit|nextstate.Sra_880             ; ControlUnit:ControlUnit|state.Sra                     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 64.29 MHz ( period = 15.554 ns )                    ; ControlUnit:ControlUnit|nextstate.Sllv_908            ; ControlUnit:ControlUnit|state.Sllv                    ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 75.38 MHz ( period = 13.266 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 75.79 MHz ( period = 13.194 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                        ; None                      ; 10.605 ns               ;
; N/A                                     ; 76.44 MHz ( period = 13.082 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                        ; None                      ; 10.608 ns               ;
; N/A                                     ; 76.86 MHz ( period = 13.010 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                        ; None                      ; 10.513 ns               ;
; N/A                                     ; 77.75 MHz ( period = 12.862 ns )                    ; ControlUnit:ControlUnit|state.And                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                        ; None                      ; 10.498 ns               ;
; N/A                                     ; 78.19 MHz ( period = 12.790 ns )                    ; ControlUnit:ControlUnit|state.And                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                        ; None                      ; 10.403 ns               ;
; N/A                                     ; 78.31 MHz ( period = 12.770 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                        ; None                      ; 10.452 ns               ;
; N/A                                     ; 78.62 MHz ( period = 12.720 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                        ; None                      ; 10.427 ns               ;
; N/A                                     ; 78.75 MHz ( period = 12.698 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                        ; None                      ; 10.357 ns               ;
; N/A                                     ; 78.80 MHz ( period = 12.691 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg7[0]                  ; clock      ; clock    ; None                        ; None                      ; 12.464 ns               ;
; N/A                                     ; 78.81 MHz ( period = 12.688 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg23[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.461 ns               ;
; N/A                                     ; 78.89 MHz ( period = 12.676 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg19[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.449 ns               ;
; N/A                                     ; 79.06 MHz ( period = 12.648 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                        ; None                      ; 10.332 ns               ;
; N/A                                     ; 79.14 MHz ( period = 12.636 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg13[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.414 ns               ;
; N/A                                     ; 79.15 MHz ( period = 12.635 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg15[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.413 ns               ;
; N/A                                     ; 79.37 MHz ( period = 12.599 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg7[0]                  ; clock      ; clock    ; None                        ; None                      ; 12.372 ns               ;
; N/A                                     ; 79.39 MHz ( period = 12.596 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg23[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.369 ns               ;
; N/A                                     ; 79.39 MHz ( period = 12.596 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg31[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.371 ns               ;
; N/A                                     ; 79.40 MHz ( period = 12.594 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                        ; None                      ; 10.364 ns               ;
; N/A                                     ; 79.47 MHz ( period = 12.584 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg19[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.357 ns               ;
; N/A                                     ; 79.72 MHz ( period = 12.544 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg13[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.322 ns               ;
; N/A                                     ; 79.73 MHz ( period = 12.543 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg15[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.321 ns               ;
; N/A                                     ; 79.86 MHz ( period = 12.522 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                        ; None                      ; 10.269 ns               ;
; N/A                                     ; 79.90 MHz ( period = 12.516 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                        ; None                      ; 9.883 ns                ;
; N/A                                     ; 79.97 MHz ( period = 12.504 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg31[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.279 ns               ;
; N/A                                     ; 80.07 MHz ( period = 12.489 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Banco_reg:BancoRegistradores|Reg7[0]                  ; clock      ; clock    ; None                        ; None                      ; 12.262 ns               ;
; N/A                                     ; 80.09 MHz ( period = 12.486 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Banco_reg:BancoRegistradores|Reg23[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.259 ns               ;
; N/A                                     ; 80.10 MHz ( period = 12.484 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg10[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.269 ns               ;
; N/A                                     ; 80.17 MHz ( period = 12.474 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Banco_reg:BancoRegistradores|Reg19[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.247 ns               ;
; N/A                                     ; 80.36 MHz ( period = 12.444 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]            ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                        ; None                      ; 9.788 ns                ;
; N/A                                     ; 80.37 MHz ( period = 12.443 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Banco_reg:BancoRegistradores|Reg7[0]                  ; clock      ; clock    ; None                        ; None                      ; 12.216 ns               ;
; N/A                                     ; 80.39 MHz ( period = 12.440 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Banco_reg:BancoRegistradores|Reg23[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.213 ns               ;
; N/A                                     ; 80.42 MHz ( period = 12.434 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Banco_reg:BancoRegistradores|Reg13[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.212 ns               ;
; N/A                                     ; 80.43 MHz ( period = 12.433 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Banco_reg:BancoRegistradores|Reg15[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.211 ns               ;
; N/A                                     ; 80.46 MHz ( period = 12.428 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Banco_reg:BancoRegistradores|Reg19[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.201 ns               ;
; N/A                                     ; 80.53 MHz ( period = 12.418 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Banco_reg:BancoRegistradores|Reg7[0]                  ; clock      ; clock    ; None                        ; None                      ; 12.191 ns               ;
; N/A                                     ; 80.55 MHz ( period = 12.415 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Banco_reg:BancoRegistradores|Reg23[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.188 ns               ;
; N/A                                     ; 80.61 MHz ( period = 12.406 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg11[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.184 ns               ;
; N/A                                     ; 80.63 MHz ( period = 12.403 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Banco_reg:BancoRegistradores|Reg19[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.176 ns               ;
; N/A                                     ; 80.68 MHz ( period = 12.394 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Banco_reg:BancoRegistradores|Reg31[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.169 ns               ;
; N/A                                     ; 80.70 MHz ( period = 12.392 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg10[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.177 ns               ;
; N/A                                     ; 80.72 MHz ( period = 12.388 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Banco_reg:BancoRegistradores|Reg13[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.166 ns               ;
; N/A                                     ; 80.73 MHz ( period = 12.387 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Banco_reg:BancoRegistradores|Reg15[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.165 ns               ;
; N/A                                     ; 80.75 MHz ( period = 12.384 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                        ; None                      ; 10.259 ns               ;
; N/A                                     ; 80.85 MHz ( period = 12.369 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg22[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.140 ns               ;
; N/A                                     ; 80.86 MHz ( period = 12.367 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg30[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.138 ns               ;
; N/A                                     ; 80.87 MHz ( period = 12.366 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg6[0]                  ; clock      ; clock    ; None                        ; None                      ; 12.137 ns               ;
; N/A                                     ; 80.89 MHz ( period = 12.363 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Banco_reg:BancoRegistradores|Reg13[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.141 ns               ;
; N/A                                     ; 80.89 MHz ( period = 12.363 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg25[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.138 ns               ;
; N/A                                     ; 80.89 MHz ( period = 12.362 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Banco_reg:BancoRegistradores|Reg15[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.140 ns               ;
; N/A                                     ; 80.89 MHz ( period = 12.362 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg29[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.137 ns               ;
; N/A                                     ; 80.94 MHz ( period = 12.355 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Banco_reg:BancoRegistradores|Reg7[0]                  ; clock      ; clock    ; None                        ; None                      ; 12.128 ns               ;
; N/A                                     ; 80.95 MHz ( period = 12.354 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg12[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.137 ns               ;
; N/A                                     ; 80.96 MHz ( period = 12.352 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Banco_reg:BancoRegistradores|Reg23[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.125 ns               ;
; N/A                                     ; 80.98 MHz ( period = 12.348 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Banco_reg:BancoRegistradores|Reg31[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.123 ns               ;
; N/A                                     ; 81.01 MHz ( period = 12.344 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg21[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.123 ns               ;
; N/A                                     ; 81.02 MHz ( period = 12.343 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg9[0]                  ; clock      ; clock    ; None                        ; None                      ; 12.122 ns               ;
; N/A                                     ; 81.02 MHz ( period = 12.343 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg1[0]                  ; clock      ; clock    ; None                        ; None                      ; 12.117 ns               ;
; N/A                                     ; 81.02 MHz ( period = 12.343 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg3[0]                  ; clock      ; clock    ; None                        ; None                      ; 12.117 ns               ;
; N/A                                     ; 81.03 MHz ( period = 12.341 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg5[0]                  ; clock      ; clock    ; None                        ; None                      ; 12.115 ns               ;
; N/A                                     ; 81.04 MHz ( period = 12.340 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Banco_reg:BancoRegistradores|Reg19[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.113 ns               ;
; N/A                                     ; 81.08 MHz ( period = 12.333 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg17[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.112 ns               ;
; N/A                                     ; 81.15 MHz ( period = 12.323 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Banco_reg:BancoRegistradores|Reg31[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.098 ns               ;
; N/A                                     ; 81.20 MHz ( period = 12.316 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]            ; Banco_reg:BancoRegistradores|Reg7[0]                  ; clock      ; clock    ; None                        ; None                      ; 11.647 ns               ;
; N/A                                     ; 81.21 MHz ( period = 12.314 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg11[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.092 ns               ;
; N/A                                     ; 81.21 MHz ( period = 12.313 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]            ; Banco_reg:BancoRegistradores|Reg23[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.644 ns               ;
; N/A                                     ; 81.22 MHz ( period = 12.312 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                        ; None                      ; 10.164 ns               ;
; N/A                                     ; 81.29 MHz ( period = 12.301 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]            ; Banco_reg:BancoRegistradores|Reg19[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.632 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Banco_reg:BancoRegistradores|Reg13[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.078 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                        ; None                      ; 10.217 ns               ;
; N/A                                     ; 81.31 MHz ( period = 12.299 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Banco_reg:BancoRegistradores|Reg15[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.077 ns               ;
; N/A                                     ; 81.42 MHz ( period = 12.282 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Banco_reg:BancoRegistradores|Reg10[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.067 ns               ;
; N/A                                     ; 81.42 MHz ( period = 12.282 ns )                    ; Registrador:A|Saida[0]                                ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                        ; None                      ; 10.210 ns               ;
; N/A                                     ; 81.45 MHz ( period = 12.277 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg22[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.048 ns               ;
; N/A                                     ; 81.45 MHz ( period = 12.277 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg8[0]                  ; clock      ; clock    ; None                        ; None                      ; 12.023 ns               ;
; N/A                                     ; 81.47 MHz ( period = 12.275 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg30[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.046 ns               ;
; N/A                                     ; 81.47 MHz ( period = 12.274 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg6[0]                  ; clock      ; clock    ; None                        ; None                      ; 12.045 ns               ;
; N/A                                     ; 81.49 MHz ( period = 12.271 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg2[0]                  ; clock      ; clock    ; None                        ; None                      ; 12.056 ns               ;
; N/A                                     ; 81.49 MHz ( period = 12.271 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg25[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.046 ns               ;
; N/A                                     ; 81.50 MHz ( period = 12.270 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg18[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.055 ns               ;
; N/A                                     ; 81.50 MHz ( period = 12.270 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg29[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.045 ns               ;
; N/A                                     ; 81.55 MHz ( period = 12.262 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg12[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.045 ns               ;
; N/A                                     ; 81.56 MHz ( period = 12.261 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]            ; Banco_reg:BancoRegistradores|Reg13[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.597 ns               ;
; N/A                                     ; 81.57 MHz ( period = 12.260 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]            ; Banco_reg:BancoRegistradores|Reg15[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.596 ns               ;
; N/A                                     ; 81.57 MHz ( period = 12.260 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Banco_reg:BancoRegistradores|Reg31[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.035 ns               ;
; N/A                                     ; 81.62 MHz ( period = 12.252 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg21[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.031 ns               ;
; N/A                                     ; 81.63 MHz ( period = 12.251 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg9[0]                  ; clock      ; clock    ; None                        ; None                      ; 12.030 ns               ;
; N/A                                     ; 81.63 MHz ( period = 12.251 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg1[0]                  ; clock      ; clock    ; None                        ; None                      ; 12.025 ns               ;
; N/A                                     ; 81.63 MHz ( period = 12.251 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg3[0]                  ; clock      ; clock    ; None                        ; None                      ; 12.025 ns               ;
; N/A                                     ; 81.63 MHz ( period = 12.250 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Banco_reg:BancoRegistradores|Reg7[0]                  ; clock      ; clock    ; None                        ; None                      ; 12.023 ns               ;
; N/A                                     ; 81.64 MHz ( period = 12.249 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg5[0]                  ; clock      ; clock    ; None                        ; None                      ; 12.023 ns               ;
; N/A                                     ; 81.65 MHz ( period = 12.247 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Banco_reg:BancoRegistradores|Reg23[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.020 ns               ;
; N/A                                     ; 81.67 MHz ( period = 12.244 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                        ; None                      ; 9.747 ns                ;
; N/A                                     ; 81.69 MHz ( period = 12.242 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg28[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.026 ns               ;
; N/A                                     ; 81.69 MHz ( period = 12.242 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg4[0]                  ; clock      ; clock    ; None                        ; None                      ; 12.026 ns               ;
; N/A                                     ; 81.69 MHz ( period = 12.241 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg17[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.020 ns               ;
; N/A                                     ; 81.73 MHz ( period = 12.236 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Banco_reg:BancoRegistradores|Reg10[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.021 ns               ;
; N/A                                     ; 81.73 MHz ( period = 12.236 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg20[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.020 ns               ;
; N/A                                     ; 81.73 MHz ( period = 12.235 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Banco_reg:BancoRegistradores|Reg19[0]                 ; clock      ; clock    ; None                        ; None                      ; 12.008 ns               ;
; N/A                                     ; 81.78 MHz ( period = 12.228 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                        ; None                      ; 10.122 ns               ;
; N/A                                     ; 81.83 MHz ( period = 12.221 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]            ; Banco_reg:BancoRegistradores|Reg31[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.554 ns               ;
; N/A                                     ; 81.89 MHz ( period = 12.211 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Banco_reg:BancoRegistradores|Reg10[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.996 ns               ;
; N/A                                     ; 81.90 MHz ( period = 12.210 ns )                    ; Registrador:A|Saida[0]                                ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                        ; None                      ; 10.115 ns               ;
; N/A                                     ; 81.91 MHz ( period = 12.208 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Banco_reg:BancoRegistradores|Reg7[0]                  ; clock      ; clock    ; None                        ; None                      ; 11.981 ns               ;
; N/A                                     ; 81.93 MHz ( period = 12.205 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Banco_reg:BancoRegistradores|Reg23[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.978 ns               ;
; N/A                                     ; 81.94 MHz ( period = 12.204 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Banco_reg:BancoRegistradores|Reg11[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.982 ns               ;
; N/A                                     ; 81.97 MHz ( period = 12.199 ns )                    ; Registrador:A|Saida[0]                                ; Banco_reg:BancoRegistradores|Reg7[0]                  ; clock      ; clock    ; None                        ; None                      ; 11.974 ns               ;
; N/A                                     ; 81.99 MHz ( period = 12.196 ns )                    ; Registrador:A|Saida[0]                                ; Banco_reg:BancoRegistradores|Reg23[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.971 ns               ;
; N/A                                     ; 82.00 MHz ( period = 12.195 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg26[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.967 ns               ;
; N/A                                     ; 82.00 MHz ( period = 12.195 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Banco_reg:BancoRegistradores|Reg13[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.973 ns               ;
; N/A                                     ; 82.01 MHz ( period = 12.194 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Banco_reg:BancoRegistradores|Reg15[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.972 ns               ;
; N/A                                     ; 82.01 MHz ( period = 12.193 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Banco_reg:BancoRegistradores|Reg19[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.966 ns               ;
; N/A                                     ; 82.07 MHz ( period = 12.185 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg8[0]                  ; clock      ; clock    ; None                        ; None                      ; 11.931 ns               ;
; N/A                                     ; 82.07 MHz ( period = 12.184 ns )                    ; Registrador:A|Saida[0]                                ; Banco_reg:BancoRegistradores|Reg19[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.959 ns               ;
; N/A                                     ; 82.10 MHz ( period = 12.180 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]            ; Banco_reg:BancoRegistradores|Reg7[0]                  ; clock      ; clock    ; None                        ; None                      ; 11.511 ns               ;
; N/A                                     ; 82.11 MHz ( period = 12.179 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg2[0]                  ; clock      ; clock    ; None                        ; None                      ; 11.964 ns               ;
; N/A                                     ; 82.12 MHz ( period = 12.178 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg18[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.963 ns               ;
; N/A                                     ; 82.12 MHz ( period = 12.177 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]            ; Banco_reg:BancoRegistradores|Reg23[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.508 ns               ;
; N/A                                     ; 82.16 MHz ( period = 12.172 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]            ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                        ; None                      ; 9.652 ns                ;
; N/A                                     ; 82.19 MHz ( period = 12.167 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Banco_reg:BancoRegistradores|Reg22[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.938 ns               ;
; N/A                                     ; 82.20 MHz ( period = 12.165 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Banco_reg:BancoRegistradores|Reg30[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.936 ns               ;
; N/A                                     ; 82.20 MHz ( period = 12.165 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]            ; Banco_reg:BancoRegistradores|Reg19[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.496 ns               ;
; N/A                                     ; 82.21 MHz ( period = 12.164 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Banco_reg:BancoRegistradores|Reg6[0]                  ; clock      ; clock    ; None                        ; None                      ; 11.935 ns               ;
; N/A                                     ; 82.23 MHz ( period = 12.161 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Banco_reg:BancoRegistradores|Reg25[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.936 ns               ;
; N/A                                     ; 82.24 MHz ( period = 12.160 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Banco_reg:BancoRegistradores|Reg29[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.935 ns               ;
; N/A                                     ; 82.25 MHz ( period = 12.158 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Banco_reg:BancoRegistradores|Reg11[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.936 ns               ;
; N/A                                     ; 82.27 MHz ( period = 12.155 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Banco_reg:BancoRegistradores|Reg31[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.930 ns               ;
; N/A                                     ; 82.28 MHz ( period = 12.153 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Banco_reg:BancoRegistradores|Reg13[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.931 ns               ;
; N/A                                     ; 82.29 MHz ( period = 12.152 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Banco_reg:BancoRegistradores|Reg12[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.935 ns               ;
; N/A                                     ; 82.29 MHz ( period = 12.152 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Banco_reg:BancoRegistradores|Reg15[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.930 ns               ;
; N/A                                     ; 82.30 MHz ( period = 12.150 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg14[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.930 ns               ;
; N/A                                     ; 82.30 MHz ( period = 12.150 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg28[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.934 ns               ;
; N/A                                     ; 82.30 MHz ( period = 12.150 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg4[0]                  ; clock      ; clock    ; None                        ; None                      ; 11.934 ns               ;
; N/A                                     ; 82.32 MHz ( period = 12.148 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Banco_reg:BancoRegistradores|Reg10[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.933 ns               ;
; N/A                                     ; 82.35 MHz ( period = 12.144 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg20[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.928 ns               ;
; N/A                                     ; 82.35 MHz ( period = 12.144 ns )                    ; Registrador:A|Saida[0]                                ; Banco_reg:BancoRegistradores|Reg13[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.924 ns               ;
; N/A                                     ; 82.35 MHz ( period = 12.143 ns )                    ; Registrador:A|Saida[0]                                ; Banco_reg:BancoRegistradores|Reg15[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.923 ns               ;
; N/A                                     ; 82.36 MHz ( period = 12.142 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Banco_reg:BancoRegistradores|Reg21[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.921 ns               ;
; N/A                                     ; 82.37 MHz ( period = 12.141 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Banco_reg:BancoRegistradores|Reg9[0]                  ; clock      ; clock    ; None                        ; None                      ; 11.920 ns               ;
; N/A                                     ; 82.37 MHz ( period = 12.141 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Banco_reg:BancoRegistradores|Reg1[0]                  ; clock      ; clock    ; None                        ; None                      ; 11.915 ns               ;
; N/A                                     ; 82.37 MHz ( period = 12.141 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Banco_reg:BancoRegistradores|Reg3[0]                  ; clock      ; clock    ; None                        ; None                      ; 11.915 ns               ;
; N/A                                     ; 82.38 MHz ( period = 12.139 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Banco_reg:BancoRegistradores|Reg5[0]                  ; clock      ; clock    ; None                        ; None                      ; 11.913 ns               ;
; N/A                                     ; 82.42 MHz ( period = 12.133 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Banco_reg:BancoRegistradores|Reg11[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.911 ns               ;
; N/A                                     ; 82.43 MHz ( period = 12.132 ns )                    ; Registrador:B|Saida[0]                                ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                        ; None                      ; 10.146 ns               ;
; N/A                                     ; 82.43 MHz ( period = 12.131 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Banco_reg:BancoRegistradores|Reg17[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.910 ns               ;
; N/A                                     ; 82.45 MHz ( period = 12.128 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg16[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.911 ns               ;
; N/A                                     ; 82.47 MHz ( period = 12.125 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]            ; Banco_reg:BancoRegistradores|Reg13[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.461 ns               ;
; N/A                                     ; 82.48 MHz ( period = 12.124 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg0[0]                  ; clock      ; clock    ; None                        ; None                      ; 11.907 ns               ;
; N/A                                     ; 82.48 MHz ( period = 12.124 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]            ; Banco_reg:BancoRegistradores|Reg15[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.460 ns               ;
; N/A                                     ; 82.48 MHz ( period = 12.124 ns )                    ; Registrador:B|Saida[0]                                ; Banco_reg:BancoRegistradores|Reg7[0]                  ; clock      ; clock    ; None                        ; None                      ; 11.910 ns               ;
; N/A                                     ; 82.49 MHz ( period = 12.123 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Banco_reg:BancoRegistradores|Reg24[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.906 ns               ;
; N/A                                     ; 82.50 MHz ( period = 12.121 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Banco_reg:BancoRegistradores|Reg22[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.892 ns               ;
; N/A                                     ; 82.50 MHz ( period = 12.121 ns )                    ; Registrador:B|Saida[0]                                ; Banco_reg:BancoRegistradores|Reg23[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.907 ns               ;
; N/A                                     ; 82.52 MHz ( period = 12.119 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Banco_reg:BancoRegistradores|Reg30[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.890 ns               ;
; N/A                                     ; 82.52 MHz ( period = 12.118 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Banco_reg:BancoRegistradores|Reg6[0]                  ; clock      ; clock    ; None                        ; None                      ; 11.889 ns               ;
; N/A                                     ; 82.54 MHz ( period = 12.115 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Banco_reg:BancoRegistradores|Reg25[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.890 ns               ;
; N/A                                     ; 82.55 MHz ( period = 12.114 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Banco_reg:BancoRegistradores|Reg29[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.889 ns               ;
; N/A                                     ; 82.56 MHz ( period = 12.113 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Banco_reg:BancoRegistradores|Reg31[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.888 ns               ;
; N/A                                     ; 82.58 MHz ( period = 12.109 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]            ; Banco_reg:BancoRegistradores|Reg10[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.452 ns               ;
; N/A                                     ; 82.58 MHz ( period = 12.109 ns )                    ; Registrador:B|Saida[0]                                ; Banco_reg:BancoRegistradores|Reg19[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.895 ns               ;
; N/A                                     ; 82.60 MHz ( period = 12.106 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Banco_reg:BancoRegistradores|Reg12[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.889 ns               ;
; N/A                                     ; 82.62 MHz ( period = 12.104 ns )                    ; Registrador:A|Saida[0]                                ; Banco_reg:BancoRegistradores|Reg31[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.881 ns               ;
; N/A                                     ; 82.62 MHz ( period = 12.103 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Banco_reg:BancoRegistradores|Reg26[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.875 ns               ;
; N/A                                     ; 82.67 MHz ( period = 12.096 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Banco_reg:BancoRegistradores|Reg22[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.867 ns               ;
; N/A                                     ; 82.67 MHz ( period = 12.096 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Banco_reg:BancoRegistradores|Reg21[0]                 ; clock      ; clock    ; None                        ; None                      ; 11.875 ns               ;
; N/A                                     ; 82.68 MHz ( period = 12.095 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Banco_reg:BancoRegistradores|Reg9[0]                  ; clock      ; clock    ; None                        ; None                      ; 11.874 ns               ;
; N/A                                     ; 82.68 MHz ( period = 12.095 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Banco_reg:BancoRegistradores|Reg1[0]                  ; clock      ; clock    ; None                        ; None                      ; 11.869 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                       ;                                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                 ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllOp                 ; ControlUnit:ControlUnit|nextstate.SllWriteReg_923     ; clock      ; clock    ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sllv                  ; ControlUnit:ControlUnit|nextstate.SllvOp_837          ; clock      ; clock    ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraOp                 ; ControlUnit:ControlUnit|nextstate.SraWriteReg_852     ; clock      ; clock    ; None                       ; None                       ; 0.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sra                   ; ControlUnit:ControlUnit|nextstate.SraOp_867           ; clock      ; clock    ; None                       ; None                       ; 1.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sll                   ; ControlUnit:ControlUnit|nextstate.SllOp_822           ; clock      ; clock    ; None                       ; None                       ; 0.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead           ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_1031   ; clock      ; clock    ; None                       ; None                       ; 1.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srav                  ; ControlUnit:ControlUnit|nextstate.SravOp_794          ; clock      ; clock    ; None                       ; None                       ; 1.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2          ; ControlUnit:ControlUnit|nextstate.Decode_1115         ; clock      ; clock    ; None                       ; None                       ; 1.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravOp                ; ControlUnit:ControlUnit|nextstate.SravWriteReg_779    ; clock      ; clock    ; None                       ; None                       ; 1.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 2.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInReg            ; ControlUnit:ControlUnit|nextstate.Wait_1072           ; clock      ; clock    ; None                       ; None                       ; 1.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Slt                   ; ControlUnit:ControlUnit|nextstate.Wait_1072           ; clock      ; clock    ; None                       ; None                       ; 1.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_1087     ; clock      ; clock    ; None                       ; None                       ; 2.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvOp                ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_895    ; clock      ; clock    ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addiu                 ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 2.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 2.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.And_1016            ; clock      ; clock    ; None                       ; None                       ; 1.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_1087     ; clock      ; clock    ; None                       ; None                       ; 2.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.WriteInPC_977       ; clock      ; clock    ; None                       ; None                       ; 2.175 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravWriteReg          ; ControlUnit:ControlUnit|nextstate.Wait_1072           ; clock      ; clock    ; None                       ; None                       ; 2.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 2.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlOp                 ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_736     ; clock      ; clock    ; None                       ; None                       ; 2.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInRegAddi        ; ControlUnit:ControlUnit|nextstate.Wait_1072           ; clock      ; clock    ; None                       ; None                       ; 2.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_1087     ; clock      ; clock    ; None                       ; None                       ; 2.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.And_1016            ; clock      ; clock    ; None                       ; None                       ; 1.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srl                   ; ControlUnit:ControlUnit|nextstate.SrlOp_751           ; clock      ; clock    ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 2.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.And_1016            ; clock      ; clock    ; None                       ; None                       ; 2.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 2.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 2.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Srl_764             ; clock      ; clock    ; None                       ; None                       ; 1.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 2.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 2.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraWriteReg           ; ControlUnit:ControlUnit|nextstate.Wait_1072           ; clock      ; clock    ; None                       ; None                       ; 2.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jr                    ; ControlUnit:ControlUnit|nextstate.Wait_1072           ; clock      ; clock    ; None                       ; None                       ; 2.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvWriteReg          ; ControlUnit:ControlUnit|nextstate.Wait_1072           ; clock      ; clock    ; None                       ; None                       ; 2.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sub_1003            ; clock      ; clock    ; None                       ; None                       ; 1.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srav_807            ; clock      ; clock    ; None                       ; None                       ; 1.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 2.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Rte_962             ; clock      ; clock    ; None                       ; None                       ; 1.639 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 2.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.OverflowExc           ; ControlUnit:ControlUnit|nextstate.Wait_1072           ; clock      ; clock    ; None                       ; None                       ; 2.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllWriteReg           ; ControlUnit:ControlUnit|nextstate.Wait_1072           ; clock      ; clock    ; None                       ; None                       ; 2.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 2.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.WaitMemRead_1130    ; clock      ; clock    ; None                       ; None                       ; 2.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srl_764             ; clock      ; clock    ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Srl_764             ; clock      ; clock    ; None                       ; None                       ; 1.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 3.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Srav_807            ; clock      ; clock    ; None                       ; None                       ; 1.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Srl_764             ; clock      ; clock    ; None                       ; None                       ; 2.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait                  ; ControlUnit:ControlUnit|nextstate.Start_1145          ; clock      ; clock    ; None                       ; None                       ; 3.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Srl_764             ; clock      ; clock    ; None                       ; None                       ; 2.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sra_880             ; clock      ; clock    ; None                       ; None                       ; 1.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 3.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Rte                   ; ControlUnit:ControlUnit|nextstate.Wait_1072           ; clock      ; clock    ; None                       ; None                       ; 3.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sub_1003            ; clock      ; clock    ; None                       ; None                       ; 2.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlWriteReg           ; ControlUnit:ControlUnit|nextstate.Wait_1072           ; clock      ; clock    ; None                       ; None                       ; 3.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 3.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sub_1003            ; clock      ; clock    ; None                       ; None                       ; 2.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 3.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Srl_764             ; clock      ; clock    ; None                       ; None                       ; 2.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 3.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset                 ; ControlUnit:ControlUnit|nextstate.Start_1145          ; clock      ; clock    ; None                       ; None                       ; 3.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Slt_721             ; clock      ; clock    ; None                       ; None                       ; 2.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Break_990           ; clock      ; clock    ; None                       ; None                       ; 2.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Slt                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 3.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.And_1016            ; clock      ; clock    ; None                       ; None                       ; 2.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Break_990           ; clock      ; clock    ; None                       ; None                       ; 2.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Add_1100            ; clock      ; clock    ; None                       ; None                       ; 2.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.And_1016            ; clock      ; clock    ; None                       ; None                       ; 3.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Srav_807            ; clock      ; clock    ; None                       ; None                       ; 2.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 3.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Add_1100            ; clock      ; clock    ; None                       ; None                       ; 2.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInPC             ; ControlUnit:ControlUnit|nextstate.Wait_1072           ; clock      ; clock    ; None                       ; None                       ; 3.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Add_1100            ; clock      ; clock    ; None                       ; None                       ; 2.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 3.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Add_1100            ; clock      ; clock    ; None                       ; None                       ; 2.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sllv_908            ; clock      ; clock    ; None                       ; None                       ; 2.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Slt_721             ; clock      ; clock    ; None                       ; None                       ; 2.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[25]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 3.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sll_936             ; clock      ; clock    ; None                       ; None                       ; 2.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Add_1100            ; clock      ; clock    ; None                       ; None                       ; 2.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sll_936             ; clock      ; clock    ; None                       ; None                       ; 2.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sllv_908            ; clock      ; clock    ; None                       ; None                       ; 2.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 4.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sllv_908            ; clock      ; clock    ; None                       ; None                       ; 2.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Break_990           ; clock      ; clock    ; None                       ; None                       ; 2.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 3.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 4.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sll_936             ; clock      ; clock    ; None                       ; None                       ; 2.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sll_936             ; clock      ; clock    ; None                       ; None                       ; 2.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 4.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sllv_908            ; clock      ; clock    ; None                       ; None                       ; 2.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 4.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 4.137 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.And_1016            ; clock      ; clock    ; None                       ; None                       ; 3.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[30]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 4.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[22]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 4.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Break_990           ; clock      ; clock    ; None                       ; None                       ; 2.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Srav_807            ; clock      ; clock    ; None                       ; None                       ; 2.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 4.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Slt_721             ; clock      ; clock    ; None                       ; None                       ; 2.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sll_936             ; clock      ; clock    ; None                       ; None                       ; 2.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 3.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sllv_908            ; clock      ; clock    ; None                       ; None                       ; 2.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 3.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 4.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Break_990           ; clock      ; clock    ; None                       ; None                       ; 2.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Slt_721             ; clock      ; clock    ; None                       ; None                       ; 2.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Slt_721             ; clock      ; clock    ; None                       ; None                       ; 2.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 3.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Srav_807            ; clock      ; clock    ; None                       ; None                       ; 2.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[25]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 4.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 4.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Add_1100            ; clock      ; clock    ; None                       ; None                       ; 2.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 4.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[30]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 4.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Rte_962             ; clock      ; clock    ; None                       ; None                       ; 2.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 4.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 4.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sub_1003            ; clock      ; clock    ; None                       ; None                       ; 3.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Break_990           ; clock      ; clock    ; None                       ; None                       ; 3.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 4.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sll_936             ; clock      ; clock    ; None                       ; None                       ; 2.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Rte_962             ; clock      ; clock    ; None                       ; None                       ; 3.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 4.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[22]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 4.190 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sllv_908            ; clock      ; clock    ; None                       ; None                       ; 3.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sra_880             ; clock      ; clock    ; None                       ; None                       ; 3.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Rte_962             ; clock      ; clock    ; None                       ; None                       ; 3.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Slt_721             ; clock      ; clock    ; None                       ; None                       ; 3.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sub_1003            ; clock      ; clock    ; None                       ; None                       ; 3.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Rte_962             ; clock      ; clock    ; None                       ; None                       ; 3.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 4.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Srav_807            ; clock      ; clock    ; None                       ; None                       ; 3.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sra_880             ; clock      ; clock    ; None                       ; None                       ; 3.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 4.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 4.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 4.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[23]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 4.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sra_880             ; clock      ; clock    ; None                       ; None                       ; 3.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sra_880             ; clock      ; clock    ; None                       ; None                       ; 3.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[19]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 4.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[27]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 4.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[29]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 4.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Jr_949              ; clock      ; clock    ; None                       ; None                       ; 3.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Rte_962             ; clock      ; clock    ; None                       ; None                       ; 3.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sub_1003            ; clock      ; clock    ; None                       ; None                       ; 3.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addiu                 ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 4.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[18]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 4.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 4.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 4.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sra_880             ; clock      ; clock    ; None                       ; None                       ; 3.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[20]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 4.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[29]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 4.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 4.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Slt                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 4.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Jr_949              ; clock      ; clock    ; None                       ; None                       ; 3.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[23]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 4.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 5.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[21]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 5.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 4.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[24]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 5.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[19]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 4.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 4.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[27]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 4.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Jr_949              ; clock      ; clock    ; None                       ; None                       ; 3.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[25]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 5.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Jr_949              ; clock      ; clock    ; None                       ; None                       ; 3.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 4.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[18]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 4.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Jr_949              ; clock      ; clock    ; None                       ; None                       ; 3.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 4.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[20]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 5.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Jr_949              ; clock      ; clock    ; None                       ; None                       ; 3.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 5.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[21]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 5.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[22]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 5.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[24]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 5.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[25]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 5.186 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[14]         ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 5.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[23]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 5.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[16]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 5.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[21]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 5.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[15]         ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 5.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[12]         ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 5.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[22]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 5.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[22]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 5.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[19]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 5.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[14]         ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 5.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[23]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 5.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[16]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 5.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 5.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[21]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 5.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[19]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 5.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[14]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 5.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[21]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 5.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[15]         ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 5.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[20]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046 ; clock      ; clock    ; None                       ; None                       ; 6.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[12]         ; ControlUnit:ControlUnit|nextstate.OverflowExc_708     ; clock      ; clock    ; None                       ; None                       ; 5.783 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                                       ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                        ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 26.870 ns  ; ControlUnit:ControlUnit|state.Addiu         ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 26.843 ns  ; ControlUnit:ControlUnit|state.Add           ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 26.831 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 26.765 ns  ; ControlUnit:ControlUnit|state.Start         ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 26.715 ns  ; ControlUnit:ControlUnit|state.Addi          ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 26.686 ns  ; ControlUnit:ControlUnit|state.And           ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 26.662 ns  ; ControlUnit:ControlUnit|state.Slt           ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 26.639 ns  ; Registrador:B|Saida[0]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 26.621 ns  ; ControlUnit:ControlUnit|state.Sub           ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 26.597 ns  ; ControlUnit:ControlUnit|state.Break         ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 26.541 ns  ; Registrador:PC|Saida[1]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 26.484 ns  ; ControlUnit:ControlUnit|state.Addiu         ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 26.457 ns  ; ControlUnit:ControlUnit|state.Add           ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 26.445 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 26.434 ns  ; Registrador:A|Saida[1]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 26.379 ns  ; ControlUnit:ControlUnit|state.Start         ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 26.329 ns  ; ControlUnit:ControlUnit|state.Addi          ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 26.300 ns  ; ControlUnit:ControlUnit|state.And           ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 26.276 ns  ; ControlUnit:ControlUnit|state.Slt           ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 26.253 ns  ; Registrador:B|Saida[0]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 26.235 ns  ; ControlUnit:ControlUnit|state.Sub           ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 26.211 ns  ; ControlUnit:ControlUnit|state.Break         ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 26.155 ns  ; Registrador:PC|Saida[1]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 26.129 ns  ; Registrador:A|Saida[0]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 26.110 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 26.048 ns  ; Registrador:A|Saida[1]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 25.957 ns  ; Registrador:PC|Saida[0]~DUPLICATE           ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 25.947 ns  ; Registrador:PC|Saida[0]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 25.924 ns  ; Registrador:B|Saida[1]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 25.861 ns  ; Registrador:B|Saida[3]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 25.829 ns  ; Registrador:A|Saida[2]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 25.818 ns  ; Registrador:B|Saida[5]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 25.795 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 25.743 ns  ; Registrador:A|Saida[0]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 25.724 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 25.694 ns  ; Registrador:PC|Saida[2]~DUPLICATE           ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 25.572 ns  ; Registrador:B|Saida[7]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 25.571 ns  ; Registrador:PC|Saida[0]~DUPLICATE           ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 25.561 ns  ; Registrador:PC|Saida[0]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 25.552 ns  ; Registrador:A|Saida[4]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 25.541 ns  ; Registrador:A|Saida[3]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 25.538 ns  ; Registrador:B|Saida[1]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 25.494 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 25.475 ns  ; Registrador:B|Saida[3]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 25.443 ns  ; Registrador:A|Saida[2]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 25.432 ns  ; Registrador:B|Saida[5]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 25.415 ns  ; Registrador:B|Saida[2]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 25.410 ns  ; Registrador:A|Saida[5]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 25.409 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 25.398 ns  ; Registrador:PC|Saida[5]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 25.350 ns  ; Registrador:PC|Saida[3]~DUPLICATE           ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 25.338 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]  ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 25.308 ns  ; Registrador:B|Saida[4]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 25.308 ns  ; Registrador:PC|Saida[2]~DUPLICATE           ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 25.224 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 25.186 ns  ; Registrador:B|Saida[7]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 25.166 ns  ; Registrador:A|Saida[4]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 25.155 ns  ; Registrador:A|Saida[3]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 25.108 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 25.105 ns  ; Registrador:PC|Saida[7]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 25.029 ns  ; Registrador:B|Saida[2]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 25.024 ns  ; Registrador:A|Saida[5]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 25.012 ns  ; Registrador:PC|Saida[5]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 24.965 ns  ; Registrador:A|Saida[7]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 24.964 ns  ; Registrador:PC|Saida[3]~DUPLICATE           ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 24.952 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]  ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 24.922 ns  ; Registrador:B|Saida[4]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 24.884 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]  ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 24.838 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 24.788 ns  ; Registrador:B|Saida[6]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 24.719 ns  ; Registrador:PC|Saida[7]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 24.597 ns  ; Registrador:PC|Saida[4]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 24.579 ns  ; Registrador:A|Saida[7]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 24.498 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]  ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 24.402 ns  ; Registrador:B|Saida[6]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 24.211 ns  ; Registrador:PC|Saida[4]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 24.133 ns  ; Registrador:PC|Saida[6]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 24.132 ns  ; Registrador:A|Saida[6]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 23.993 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 23.747 ns  ; Registrador:PC|Saida[6]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 23.746 ns  ; Registrador:A|Saida[6]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 23.607 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 23.401 ns  ; Registrador:A|Saida[9]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 23.015 ns  ; Registrador:A|Saida[9]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 22.987 ns  ; Registrador:A|Saida[8]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 22.827 ns  ; Instr_Reg:InstructionRegister|Instr15_0[8]  ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 22.601 ns  ; Registrador:A|Saida[8]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 22.585 ns  ; Registrador:B|Saida[8]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 22.441 ns  ; Instr_Reg:InstructionRegister|Instr15_0[8]  ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 22.438 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 22.397 ns  ; Registrador:PC|Saida[9]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 22.324 ns  ; Registrador:B|Saida[9]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 22.199 ns  ; Registrador:B|Saida[8]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 22.052 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 22.011 ns  ; Registrador:PC|Saida[9]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 21.978 ns  ; Registrador:PC|Saida[8]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 21.938 ns  ; Registrador:B|Saida[9]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 21.592 ns  ; Registrador:PC|Saida[8]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 20.325 ns  ; Registrador:A|Saida[13]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 20.185 ns  ; Registrador:PC|Saida[11]                    ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 20.103 ns  ; Registrador:A|Saida[10]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.996 ns  ; Registrador:A|Saida[11]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.939 ns  ; Registrador:A|Saida[13]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 19.799 ns  ; Registrador:PC|Saida[11]                    ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 19.796 ns  ; Registrador:B|Saida[23]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.717 ns  ; Registrador:A|Saida[10]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 19.642 ns  ; Registrador:A|Saida[12]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.610 ns  ; Registrador:A|Saida[11]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 19.604 ns  ; Instr_Reg:InstructionRegister|Instr15_0[13] ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.566 ns  ; Registrador:PC|Saida[12]                    ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.563 ns  ; Registrador:A|Saida[18]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.471 ns  ; Registrador:B|Saida[19]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.433 ns  ; Registrador:B|Saida[17]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.410 ns  ; Registrador:B|Saida[23]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 19.384 ns  ; Registrador:PC|Saida[10]                    ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.375 ns  ; Registrador:B|Saida[13]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.362 ns  ; Registrador:A|Saida[23]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.256 ns  ; Registrador:A|Saida[12]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 19.229 ns  ; ControlUnit:ControlUnit|state.Sub           ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 19.218 ns  ; Instr_Reg:InstructionRegister|Instr15_0[13] ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 19.206 ns  ; Registrador:B|Saida[11]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.199 ns  ; Registrador:PC|Saida[13]                    ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.180 ns  ; Registrador:PC|Saida[12]                    ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 19.180 ns  ; ControlUnit:ControlUnit|state.Sub           ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.180 ns  ; ControlUnit:ControlUnit|state.Sub           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 19.177 ns  ; Registrador:A|Saida[18]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 19.175 ns  ; Registrador:B|Saida[18]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.170 ns  ; Instr_Reg:InstructionRegister|Instr15_0[10] ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.144 ns  ; Registrador:PC|Saida[15]                    ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.137 ns  ; ControlUnit:ControlUnit|state.Add           ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 19.110 ns  ; Registrador:B|Saida[10]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.088 ns  ; ControlUnit:ControlUnit|state.Add           ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.088 ns  ; ControlUnit:ControlUnit|state.Add           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 19.085 ns  ; Registrador:B|Saida[19]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 19.047 ns  ; Registrador:B|Saida[17]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 19.041 ns  ; Registrador:B|Saida[14]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.027 ns  ; ControlUnit:ControlUnit|state.And           ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 19.019 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11] ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 18.998 ns  ; Registrador:PC|Saida[10]                    ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 18.989 ns  ; Registrador:B|Saida[13]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 18.981 ns  ; ControlUnit:ControlUnit|state.Addi          ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.978 ns  ; ControlUnit:ControlUnit|state.And           ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 18.978 ns  ; ControlUnit:ControlUnit|state.And           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.976 ns  ; Registrador:A|Saida[23]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 18.962 ns  ; Registrador:B|Saida[12]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 18.956 ns  ; ControlUnit:ControlUnit|state.Slt           ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.941 ns  ; Registrador:A|Saida[16]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 18.932 ns  ; ControlUnit:ControlUnit|state.Addi          ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 18.932 ns  ; ControlUnit:ControlUnit|state.Addi          ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.907 ns  ; ControlUnit:ControlUnit|state.Slt           ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 18.907 ns  ; ControlUnit:ControlUnit|state.Slt           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.893 ns  ; Registrador:A|Saida[15]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 18.893 ns  ; ControlUnit:ControlUnit|state.Addiu         ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.880 ns  ; Registrador:A|Saida[19]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 18.854 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.844 ns  ; ControlUnit:ControlUnit|state.Addiu         ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 18.844 ns  ; ControlUnit:ControlUnit|state.Addiu         ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.820 ns  ; Registrador:B|Saida[11]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 18.813 ns  ; Registrador:PC|Saida[13]                    ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 18.805 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 18.805 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.789 ns  ; Registrador:B|Saida[18]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 18.788 ns  ; ControlUnit:ControlUnit|state.Start         ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.787 ns  ; Registrador:B|Saida[16]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 18.784 ns  ; Instr_Reg:InstructionRegister|Instr15_0[10] ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 18.758 ns  ; Registrador:PC|Saida[15]                    ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 18.746 ns  ; ControlUnit:ControlUnit|state.Break         ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.739 ns  ; ControlUnit:ControlUnit|state.Start         ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 18.739 ns  ; ControlUnit:ControlUnit|state.Start         ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.737 ns  ; Registrador:A|Saida[0]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.724 ns  ; Registrador:B|Saida[10]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 18.718 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.697 ns  ; ControlUnit:ControlUnit|state.Break         ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 18.697 ns  ; ControlUnit:ControlUnit|state.Break         ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.688 ns  ; Registrador:A|Saida[0]                      ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 18.688 ns  ; Registrador:A|Saida[0]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.669 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 18.669 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.662 ns  ; Registrador:B|Saida[0]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.655 ns  ; Registrador:B|Saida[14]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 18.633 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11] ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 18.613 ns  ; Registrador:B|Saida[0]                      ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 18.613 ns  ; Registrador:B|Saida[0]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.599 ns  ; ControlUnit:ControlUnit|state.Sub           ; Overflow            ; clock      ;
; N/A                                     ; None                                                ; 18.587 ns  ; Registrador:PC|Saida[1]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.576 ns  ; Registrador:A|Saida[14]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 18.576 ns  ; Registrador:B|Saida[12]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 18.565 ns  ; Registrador:PC|Saida[0]~DUPLICATE           ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.555 ns  ; Registrador:A|Saida[16]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 18.555 ns  ; Registrador:PC|Saida[0]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.538 ns  ; Registrador:PC|Saida[1]                     ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 18.538 ns  ; Registrador:PC|Saida[1]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.532 ns  ; Registrador:B|Saida[1]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 18.516 ns  ; Registrador:PC|Saida[0]~DUPLICATE           ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 18.516 ns  ; Registrador:PC|Saida[0]~DUPLICATE           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 18.509 ns  ; Instr_Reg:InstructionRegister|Instr15_0[12] ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 18.507 ns  ; ControlUnit:ControlUnit|state.Add           ; Overflow            ; clock      ;
; N/A                                     ; None                                                ; 18.507 ns  ; Registrador:A|Saida[15]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 18.506 ns  ; Registrador:PC|Saida[0]                     ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 18.506 ns  ; Registrador:PC|Saida[0]                     ; MenorQueExtended[0] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                             ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+---------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 17 12:05:16 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srav_807" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraOp_867" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravOp_794" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraWriteReg_852" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravWriteReg_779" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllWriteReg_923" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlWriteReg_736" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllOp_822" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvWriteReg_895" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvOp_837" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sll_936" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sra_880" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sllv_908" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srl_764" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_1031" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlOp_751" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_949" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_1115" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Slt_721" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.OverflowExc_708" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_1130" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_977" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_962" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_1145" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_1057" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_1087" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1046" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_990" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_1100" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_1016" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addiu_693" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_1003" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_1072" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 22 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr16~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr16~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr16~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder0~3" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder0~2" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector61~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.SllvOp~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal0~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.Add~0" as buffer
Info: Clock "clock" has Internal fmax of 55.24 MHz between source register "ControlUnit:ControlUnit|nextstate.SraWriteReg_852" and destination register "ControlUnit:ControlUnit|state.SraWriteReg" (period= 18.104 ns)
    Info: + Longest register to register delay is 0.710 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SraWriteReg_852'
        Info: 2: + IC(0.296 ns) + CELL(0.414 ns) = 0.710 ns; Loc. = LCFF_X14_Y11_N11; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.SraWriteReg'
        Info: Total cell delay = 0.414 ns ( 58.31 % )
        Info: Total interconnect delay = 0.296 ns ( 41.69 % )
    Info: - Smallest clock skew is -8.221 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.286 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1400; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.872 ns) + CELL(0.828 ns) = 3.286 ns; Loc. = LCFF_X14_Y11_N11; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.SraWriteReg'
            Info: Total cell delay = 1.955 ns ( 59.49 % )
            Info: Total interconnect delay = 1.331 ns ( 40.51 % )
        Info: - Longest clock path from clock "clock" to source register is 11.507 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.784 ns) + CELL(0.955 ns) = 3.866 ns; Loc. = LCFF_X15_Y13_N13; Fanout = 16; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[2]'
            Info: 3: + IC(0.887 ns) + CELL(0.490 ns) = 5.243 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Decoder0~2'
            Info: 4: + IC(0.419 ns) + CELL(0.302 ns) = 5.964 ns; Loc. = LCCOMB_X15_Y13_N16; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|Decoder0~3'
            Info: 5: + IC(0.787 ns) + CELL(0.490 ns) = 7.241 ns; Loc. = LCCOMB_X13_Y13_N20; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|nextstate.SllvOp~0'
            Info: 6: + IC(0.771 ns) + CELL(0.302 ns) = 8.314 ns; Loc. = LCCOMB_X13_Y11_N0; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector61~0'
            Info: 7: + IC(1.900 ns) + CELL(0.000 ns) = 10.214 ns; Loc. = CLKCTRL_G2; Fanout = 19; COMB Node = 'ControlUnit:ControlUnit|Selector61~0clkctrl'
            Info: 8: + IC(1.222 ns) + CELL(0.071 ns) = 11.507 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SraWriteReg_852'
            Info: Total cell delay = 3.737 ns ( 32.48 % )
            Info: Total interconnect delay = 7.770 ns ( 67.52 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.121 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ControlUnit:ControlUnit|state.SllOp" and destination pin or register "ControlUnit:ControlUnit|nextstate.SllWriteReg_923" for clock "clock" (Hold time is 7.297 ns)
    Info: + Largest clock skew is 8.220 ns
        Info: + Longest clock path from clock "clock" to destination register is 11.504 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.784 ns) + CELL(0.955 ns) = 3.866 ns; Loc. = LCFF_X15_Y13_N13; Fanout = 16; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[2]'
            Info: 3: + IC(0.887 ns) + CELL(0.490 ns) = 5.243 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Decoder0~2'
            Info: 4: + IC(0.419 ns) + CELL(0.302 ns) = 5.964 ns; Loc. = LCCOMB_X15_Y13_N16; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|Decoder0~3'
            Info: 5: + IC(0.787 ns) + CELL(0.490 ns) = 7.241 ns; Loc. = LCCOMB_X13_Y13_N20; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|nextstate.SllvOp~0'
            Info: 6: + IC(0.771 ns) + CELL(0.302 ns) = 8.314 ns; Loc. = LCCOMB_X13_Y11_N0; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector61~0'
            Info: 7: + IC(1.900 ns) + CELL(0.000 ns) = 10.214 ns; Loc. = CLKCTRL_G2; Fanout = 19; COMB Node = 'ControlUnit:ControlUnit|Selector61~0clkctrl'
            Info: 8: + IC(1.219 ns) + CELL(0.071 ns) = 11.504 ns; Loc. = LCCOMB_X14_Y11_N26; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SllWriteReg_923'
            Info: Total cell delay = 3.737 ns ( 32.48 % )
            Info: Total interconnect delay = 7.767 ns ( 67.52 % )
        Info: - Shortest clock path from clock "clock" to source register is 3.284 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1400; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.870 ns) + CELL(0.828 ns) = 3.284 ns; Loc. = LCFF_X13_Y11_N5; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.SllOp'
            Info: Total cell delay = 1.955 ns ( 59.53 % )
            Info: Total interconnect delay = 1.329 ns ( 40.47 % )
    Info: - Micro clock to output delay of source is 0.127 ns
    Info: - Shortest register to register delay is 0.796 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y11_N5; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.SllOp'
        Info: 2: + IC(0.490 ns) + CELL(0.306 ns) = 0.796 ns; Loc. = LCCOMB_X14_Y11_N26; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SllWriteReg_923'
        Info: Total cell delay = 0.306 ns ( 38.44 % )
        Info: Total interconnect delay = 0.490 ns ( 61.56 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "MaiorQue" through register "ControlUnit:ControlUnit|state.Addiu" is 26.870 ns
    Info: + Longest clock path from clock "clock" to source register is 3.294 ns
        Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
        Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1400; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.880 ns) + CELL(0.828 ns) = 3.294 ns; Loc. = LCFF_X17_Y13_N13; Fanout = 15; REG Node = 'ControlUnit:ControlUnit|state.Addiu'
        Info: Total cell delay = 1.955 ns ( 59.35 % )
        Info: Total interconnect delay = 1.339 ns ( 40.65 % )
    Info: + Micro clock to output delay of source is 0.127 ns
    Info: + Longest register to pin delay is 23.449 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y13_N13; Fanout = 15; REG Node = 'ControlUnit:ControlUnit|state.Addiu'
        Info: 2: + IC(0.765 ns) + CELL(0.364 ns) = 1.129 ns; Loc. = LCCOMB_X18_Y13_N4; Fanout = 4; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux0~0'
        Info: 3: + IC(2.355 ns) + CELL(0.478 ns) = 3.962 ns; Loc. = LCCOMB_X17_Y10_N4; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~0'
        Info: 4: + IC(2.699 ns) + CELL(0.364 ns) = 7.025 ns; Loc. = LCCOMB_X17_Y11_N4; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~1'
        Info: 5: + IC(0.327 ns) + CELL(0.364 ns) = 7.716 ns; Loc. = LCCOMB_X17_Y11_N26; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~2'
        Info: 6: + IC(0.267 ns) + CELL(0.071 ns) = 8.054 ns; Loc. = LCCOMB_X17_Y11_N30; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~3'
        Info: 7: + IC(0.479 ns) + CELL(0.507 ns) = 9.040 ns; Loc. = LCCOMB_X18_Y11_N6; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~4'
        Info: 8: + IC(0.785 ns) + CELL(0.478 ns) = 10.303 ns; Loc. = LCCOMB_X21_Y11_N20; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~5'
        Info: 9: + IC(0.361 ns) + CELL(0.507 ns) = 11.171 ns; Loc. = LCCOMB_X21_Y11_N8; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~6'
        Info: 10: + IC(1.080 ns) + CELL(0.478 ns) = 12.729 ns; Loc. = LCCOMB_X23_Y10_N10; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~7'
        Info: 11: + IC(0.751 ns) + CELL(0.478 ns) = 13.958 ns; Loc. = LCCOMB_X19_Y10_N2; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~8'
        Info: 12: + IC(0.351 ns) + CELL(0.364 ns) = 14.673 ns; Loc. = LCCOMB_X19_Y10_N22; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~9'
        Info: 13: + IC(0.714 ns) + CELL(0.478 ns) = 15.865 ns; Loc. = LCCOMB_X15_Y10_N20; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~10'
        Info: 14: + IC(0.974 ns) + CELL(0.478 ns) = 17.317 ns; Loc. = LCCOMB_X15_Y10_N10; Fanout = 2; COMB Node = 'Ula32:ULA|Igual~11'
        Info: 15: + IC(1.076 ns) + CELL(0.206 ns) = 18.599 ns; Loc. = LCCOMB_X11_Y11_N6; Fanout = 1; COMB Node = 'Ula32:ULA|Maior~0'
        Info: 16: + IC(2.437 ns) + CELL(2.413 ns) = 23.449 ns; Loc. = PIN_A22; Fanout = 0; PIN Node = 'MaiorQue'
        Info: Total cell delay = 8.028 ns ( 34.24 % )
        Info: Total interconnect delay = 15.421 ns ( 65.76 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 253 megabytes
    Info: Processing ended: Fri May 17 12:05:17 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


