============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Mon Oct 24 23:50:52 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 16 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_dup_1" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net cam_pclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 28 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 1664 instances
RUN-0007 : 848 luts, 514 seqs, 103 mslices, 58 lslices, 132 pads, 2 brams, 0 dsps
RUN-1001 : There are total 1830 nets
RUN-1001 : 1294 nets have 2 pins
RUN-1001 : 344 nets have [3 - 5] pins
RUN-1001 : 116 nets have [6 - 10] pins
RUN-1001 : 47 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     52      
RUN-1001 :   No   |  No   |  Yes  |     322     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     82      
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    8    |  12   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 26
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1662 instances, 848 luts, 514 seqs, 161 slices, 33 macros(161 instances: 103 mslices 58 lslices)
PHY-0007 : Cell area utilization is 5%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 7117, tnet num: 1828, tinst num: 1662, tnode num: 8766, tedge num: 11181.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1828 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.885071s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (100.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 376695
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1662.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 313870, overlap = 9
PHY-3002 : Step(2): len = 252540, overlap = 9
PHY-3002 : Step(3): len = 215620, overlap = 9
PHY-3002 : Step(4): len = 179524, overlap = 9
PHY-3002 : Step(5): len = 155857, overlap = 9
PHY-3002 : Step(6): len = 133001, overlap = 9
PHY-3002 : Step(7): len = 120000, overlap = 9
PHY-3002 : Step(8): len = 108557, overlap = 9
PHY-3002 : Step(9): len = 97202.9, overlap = 9
PHY-3002 : Step(10): len = 89630.8, overlap = 9
PHY-3002 : Step(11): len = 83488.7, overlap = 9.0625
PHY-3002 : Step(12): len = 75932.8, overlap = 11.125
PHY-3002 : Step(13): len = 72860.1, overlap = 14.2188
PHY-3002 : Step(14): len = 69771, overlap = 14.3438
PHY-3002 : Step(15): len = 66293.5, overlap = 14.5938
PHY-3002 : Step(16): len = 64966.9, overlap = 15.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000148858
PHY-3002 : Step(17): len = 71379, overlap = 10.5938
PHY-3002 : Step(18): len = 72338.1, overlap = 10.5938
PHY-3002 : Step(19): len = 69348.2, overlap = 14.9688
PHY-3002 : Step(20): len = 69194.8, overlap = 14.9375
PHY-3002 : Step(21): len = 69350, overlap = 15
PHY-3002 : Step(22): len = 69068.9, overlap = 15.0938
PHY-3002 : Step(23): len = 68866.8, overlap = 15.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000297716
PHY-3002 : Step(24): len = 69160.5, overlap = 15.0938
PHY-3002 : Step(25): len = 69145.7, overlap = 15.0938
PHY-3002 : Step(26): len = 68887.7, overlap = 15.1562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000595432
PHY-3002 : Step(27): len = 69043.5, overlap = 15.1562
PHY-3002 : Step(28): len = 68968.1, overlap = 15.2188
PHY-3002 : Step(29): len = 68948.7, overlap = 10.7812
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007406s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1828 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030264s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (103.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(30): len = 73759.5, overlap = 18.5312
PHY-3002 : Step(31): len = 73731.7, overlap = 18.625
PHY-3002 : Step(32): len = 71923.6, overlap = 17.1562
PHY-3002 : Step(33): len = 71374.4, overlap = 17.25
PHY-3002 : Step(34): len = 69356.9, overlap = 16.8438
PHY-3002 : Step(35): len = 68045.5, overlap = 16.5625
PHY-3002 : Step(36): len = 67416.7, overlap = 17
PHY-3002 : Step(37): len = 66824.8, overlap = 16.1562
PHY-3002 : Step(38): len = 65615.8, overlap = 17.1875
PHY-3002 : Step(39): len = 65048.6, overlap = 17.4688
PHY-3002 : Step(40): len = 63699.5, overlap = 18.9062
PHY-3002 : Step(41): len = 63003.1, overlap = 18.4688
PHY-3002 : Step(42): len = 62662.2, overlap = 18.5625
PHY-3002 : Step(43): len = 61468.5, overlap = 18.9062
PHY-3002 : Step(44): len = 60773.6, overlap = 24.625
PHY-3002 : Step(45): len = 59574.8, overlap = 31.0938
PHY-3002 : Step(46): len = 58528.1, overlap = 31.625
PHY-3002 : Step(47): len = 57975.1, overlap = 33.125
PHY-3002 : Step(48): len = 57113.2, overlap = 33.4688
PHY-3002 : Step(49): len = 57024.2, overlap = 33.4375
PHY-3002 : Step(50): len = 56802.6, overlap = 34.8438
PHY-3002 : Step(51): len = 56476.8, overlap = 35.8125
PHY-3002 : Step(52): len = 56147.2, overlap = 36.7188
PHY-3002 : Step(53): len = 56095.5, overlap = 36.5938
PHY-3002 : Step(54): len = 55506.3, overlap = 36.0938
PHY-3002 : Step(55): len = 55274, overlap = 36.1875
PHY-3002 : Step(56): len = 54897.1, overlap = 35.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.57979e-05
PHY-3002 : Step(57): len = 54778.7, overlap = 35.8125
PHY-3002 : Step(58): len = 54825.1, overlap = 35.625
PHY-3002 : Step(59): len = 54844.2, overlap = 35.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000131596
PHY-3002 : Step(60): len = 55159.4, overlap = 34.25
PHY-3002 : Step(61): len = 55297.6, overlap = 33.9375
PHY-3002 : Step(62): len = 57419.4, overlap = 27.5938
PHY-3002 : Step(63): len = 57258.8, overlap = 22.7812
PHY-3002 : Step(64): len = 57228.1, overlap = 21.6875
PHY-3002 : Step(65): len = 56515.6, overlap = 20.5625
PHY-3002 : Step(66): len = 56541.9, overlap = 20.7188
PHY-3002 : Step(67): len = 56366, overlap = 24.5
PHY-3002 : Step(68): len = 55817.6, overlap = 24.8125
PHY-3002 : Step(69): len = 55752.2, overlap = 24.9062
PHY-3002 : Step(70): len = 54967.7, overlap = 25.3438
PHY-3002 : Step(71): len = 54938.8, overlap = 25.3438
PHY-3002 : Step(72): len = 54360, overlap = 25
PHY-3002 : Step(73): len = 54360, overlap = 25
PHY-3002 : Step(74): len = 54020.9, overlap = 25.0312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000263192
PHY-3002 : Step(75): len = 53930.3, overlap = 24.5
PHY-3002 : Step(76): len = 53925.2, overlap = 23.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000526383
PHY-3002 : Step(77): len = 54040, overlap = 23.2188
PHY-3002 : Step(78): len = 54040, overlap = 23.2188
PHY-3002 : Step(79): len = 54068.2, overlap = 22.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1828 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.031346s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.63736e-05
PHY-3002 : Step(80): len = 53956, overlap = 57.5312
PHY-3002 : Step(81): len = 53956, overlap = 57.5312
PHY-3002 : Step(82): len = 53971.8, overlap = 56.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.27471e-05
PHY-3002 : Step(83): len = 54746.7, overlap = 50.1875
PHY-3002 : Step(84): len = 54953.4, overlap = 49.375
PHY-3002 : Step(85): len = 55376.2, overlap = 47.6875
PHY-3002 : Step(86): len = 55568, overlap = 46.8125
PHY-3002 : Step(87): len = 55741.3, overlap = 46.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.54943e-05
PHY-3002 : Step(88): len = 56161.7, overlap = 43.6875
PHY-3002 : Step(89): len = 56240.9, overlap = 42.9375
PHY-3002 : Step(90): len = 58383.5, overlap = 34.6562
PHY-3002 : Step(91): len = 58727.7, overlap = 32.3438
PHY-3002 : Step(92): len = 58847.1, overlap = 29.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000130989
PHY-3002 : Step(93): len = 58313.6, overlap = 24.25
PHY-3002 : Step(94): len = 58220, overlap = 24.75
PHY-3002 : Step(95): len = 57965.9, overlap = 27.1562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000261977
PHY-3002 : Step(96): len = 58498.5, overlap = 26.375
PHY-3002 : Step(97): len = 58658.6, overlap = 26.0938
PHY-3002 : Step(98): len = 58735, overlap = 26.6562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000523954
PHY-3002 : Step(99): len = 58728.6, overlap = 25.125
PHY-3002 : Step(100): len = 58756.6, overlap = 25.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00103924
PHY-3002 : Step(101): len = 59163.3, overlap = 24.5
PHY-3002 : Step(102): len = 59276.7, overlap = 24.4688
PHY-3002 : Step(103): len = 59315.7, overlap = 25.875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00207848
PHY-3002 : Step(104): len = 59299.9, overlap = 24.5
PHY-3002 : Step(105): len = 59284.6, overlap = 24.4688
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00400864
PHY-3002 : Step(106): len = 59426, overlap = 25.0938
PHY-3002 : Step(107): len = 59441.6, overlap = 25.125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00801727
PHY-3002 : Step(108): len = 59429.7, overlap = 24.9375
PHY-3002 : Step(109): len = 59423.3, overlap = 25.0312
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0145353
PHY-3002 : Step(110): len = 59456.9, overlap = 24.875
PHY-3002 : Step(111): len = 59461.4, overlap = 25.0312
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0290707
PHY-3002 : Step(112): len = 59438, overlap = 25.3125
PHY-3002 : Step(113): len = 59438, overlap = 25.3125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 7117, tnet num: 1828, tinst num: 1662, tnode num: 8766, tedge num: 11181.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 67.62 peak overflow 3.47
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1830.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 66032, over cnt = 183(0%), over = 664, worst = 21
PHY-1001 : End global iterations;  0.108059s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (159.1%)

PHY-1001 : Congestion index: top1 = 34.16, top5 = 20.96, top10 = 14.36, top15 = 10.89.
PHY-1001 : End incremental global routing;  0.168357s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (139.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1828 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037899s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.234449s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (126.6%)

OPT-1001 : Current memory(MB): used = 178, reserve = 153, peak = 178.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1269/1830.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 66032, over cnt = 183(0%), over = 664, worst = 21
PHY-1002 : len = 70448, over cnt = 112(0%), over = 269, worst = 9
PHY-1002 : len = 72936, over cnt = 33(0%), over = 41, worst = 4
PHY-1002 : len = 73528, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 73560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.112202s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (125.3%)

PHY-1001 : Congestion index: top1 = 30.80, top5 = 21.17, top10 = 15.34, top15 = 11.81.
OPT-1001 : End congestion update;  0.164526s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (114.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1828 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.029089s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.4%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.193715s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (112.9%)

OPT-1001 : Current memory(MB): used = 180, reserve = 155, peak = 180.
OPT-1001 : End physical optimization;  1.250097s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (107.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 848 LUT to BLE ...
SYN-4008 : Packed 848 LUT and 287 SEQ to BLE.
SYN-4003 : Packing 227 remaining SEQ's ...
SYN-4005 : Packed 122 SEQ with LUT/SLICE
SYN-4006 : 467 single LUT's are left
SYN-4006 : 105 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 953/1415 primitive instances ...
PHY-3001 : End packing;  0.065542s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (95.4%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 829 instances
RUN-1001 : 344 mslices, 344 lslices, 132 pads, 2 brams, 0 dsps
RUN-1001 : There are total 1579 nets
RUN-1001 : 1024 nets have 2 pins
RUN-1001 : 357 nets have [3 - 5] pins
RUN-1001 : 128 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 827 instances, 688 slices, 33 macros(161 instances: 103 mslices 58 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : After packing: Len = 60514.6, Over = 40
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 6345, tnet num: 1577, tinst num: 827, tnode num: 7540, tedge num: 10426.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1577 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.856439s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.3731e-05
PHY-3002 : Step(114): len = 59633.6, overlap = 38.5
PHY-3002 : Step(115): len = 58995.4, overlap = 41
PHY-3002 : Step(116): len = 58851.9, overlap = 42.25
PHY-3002 : Step(117): len = 58584.9, overlap = 42.25
PHY-3002 : Step(118): len = 58561.6, overlap = 42.5
PHY-3002 : Step(119): len = 58587.9, overlap = 42.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000147462
PHY-3002 : Step(120): len = 59054.9, overlap = 41.5
PHY-3002 : Step(121): len = 59337.2, overlap = 40.75
PHY-3002 : Step(122): len = 59574.1, overlap = 40.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000294924
PHY-3002 : Step(123): len = 59836.2, overlap = 38.5
PHY-3002 : Step(124): len = 59944.6, overlap = 38.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.147508s wall, 0.093750s user + 0.281250s system = 0.375000s CPU (254.2%)

PHY-3001 : Trial Legalized: Len = 72023.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1577 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027263s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000714514
PHY-3002 : Step(125): len = 68449.4, overlap = 6.5
PHY-3002 : Step(126): len = 65363.7, overlap = 12.75
PHY-3002 : Step(127): len = 63746.8, overlap = 19.5
PHY-3002 : Step(128): len = 62796.2, overlap = 21.25
PHY-3002 : Step(129): len = 62077.1, overlap = 22
PHY-3002 : Step(130): len = 61821.4, overlap = 22.75
PHY-3002 : Step(131): len = 61761.7, overlap = 22.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00142903
PHY-3002 : Step(132): len = 61774.3, overlap = 22
PHY-3002 : Step(133): len = 61751.1, overlap = 22.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00285806
PHY-3002 : Step(134): len = 61775, overlap = 22.5
PHY-3002 : Step(135): len = 61729.5, overlap = 22
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005542s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 66999.2, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.007272s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (214.9%)

PHY-3001 : 8 instances has been re-located, deltaX = 2, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 67035.2, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 6345, tnet num: 1577, tinst num: 827, tnode num: 7540, tedge num: 10426.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 120/1579.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 77624, over cnt = 169(0%), over = 244, worst = 4
PHY-1002 : len = 78424, over cnt = 95(0%), over = 129, worst = 4
PHY-1002 : len = 79144, over cnt = 55(0%), over = 76, worst = 4
PHY-1002 : len = 79928, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 80008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.194693s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (136.4%)

PHY-1001 : Congestion index: top1 = 28.32, top5 = 21.39, top10 = 16.56, top15 = 12.88.
PHY-1001 : End incremental global routing;  0.260890s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (119.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1577 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037515s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (125.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.328586s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (118.9%)

OPT-1001 : Current memory(MB): used = 186, reserve = 161, peak = 186.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1334/1579.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 80008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008274s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.32, top5 = 21.39, top10 = 16.56, top15 = 12.88.
OPT-1001 : End congestion update;  0.063498s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (98.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1577 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026323s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (118.7%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.089914s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (104.3%)

OPT-1001 : Current memory(MB): used = 187, reserve = 162, peak = 187.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1577 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027377s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1334/1579.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 80008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008087s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (193.2%)

PHY-1001 : Congestion index: top1 = 28.32, top5 = 21.39, top10 = 16.56, top15 = 12.88.
PHY-1001 : End incremental global routing;  0.063192s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (98.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1577 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.034945s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (134.1%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1334/1579.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 80008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008223s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.32, top5 = 21.39, top10 = 16.56, top15 = 12.88.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1577 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026622s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.896552
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  1.486218s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (104.1%)

RUN-1003 : finish command "place" in  8.286213s wall, 10.203125s user + 4.203125s system = 14.406250s CPU (173.9%)

RUN-1004 : used memory is 164 MB, reserved memory is 139 MB, peak memory is 188 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 829 instances
RUN-1001 : 344 mslices, 344 lslices, 132 pads, 2 brams, 0 dsps
RUN-1001 : There are total 1579 nets
RUN-1001 : 1024 nets have 2 pins
RUN-1001 : 357 nets have [3 - 5] pins
RUN-1001 : 128 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 6345, tnet num: 1577, tinst num: 827, tnode num: 7540, tedge num: 10426.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 344 mslices, 344 lslices, 132 pads, 2 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1577 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 76664, over cnt = 178(0%), over = 260, worst = 4
PHY-1002 : len = 77640, over cnt = 94(0%), over = 125, worst = 4
PHY-1002 : len = 78256, over cnt = 57(0%), over = 76, worst = 4
PHY-1002 : len = 79208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.193318s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (137.4%)

PHY-1001 : Congestion index: top1 = 27.61, top5 = 21.19, top10 = 16.46, top15 = 12.82.
PHY-1001 : End global routing;  0.254856s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (128.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 215, reserve = 191, peak = 222.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : Current memory(MB): used = 474, reserve = 454, peak = 474.
PHY-1001 : End build detailed router design. 3.859579s wall, 3.750000s user + 0.109375s system = 3.859375s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 20504, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.169325s wall, 3.171875s user + 0.000000s system = 3.171875s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 506, reserve = 487, peak = 506.
PHY-1001 : End phase 1; 3.175455s wall, 3.187500s user + 0.000000s system = 3.187500s CPU (100.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Patch 714 net; 1.285139s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (99.7%)

PHY-1022 : len = 147912, over cnt = 65(0%), over = 66, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 507, reserve = 488, peak = 507.
PHY-1001 : End initial routed; 4.219531s wall, 4.750000s user + 0.000000s system = 4.750000s CPU (112.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1412(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.904432s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 509, reserve = 490, peak = 509.
PHY-1001 : End phase 2; 5.124026s wall, 5.656250s user + 0.000000s system = 5.656250s CPU (110.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 147912, over cnt = 65(0%), over = 66, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.009370s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 147616, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.052667s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (178.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 147632, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.023489s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (133.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1412(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.907641s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (99.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 25 feed throughs used by 16 nets
PHY-1001 : End commit to database; 0.166545s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.2%)

PHY-1001 : Current memory(MB): used = 522, reserve = 503, peak = 522.
PHY-1001 : End phase 3; 1.281206s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (103.7%)

PHY-1003 : Routed, final wirelength = 147632
PHY-1001 : Current memory(MB): used = 523, reserve = 504, peak = 523.
PHY-1001 : End export database. 0.011017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  13.678783s wall, 14.109375s user + 0.140625s system = 14.250000s CPU (104.2%)

RUN-1003 : finish command "route" in  14.866118s wall, 15.328125s user + 0.187500s system = 15.515625s CPU (104.4%)

RUN-1004 : used memory is 470 MB, reserved memory is 451 MB, peak memory is 523 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        77
  #input                   29
  #output                  47
  #inout                    1

Utilization Statistics
#lut                     1225   out of  19600    6.25%
#reg                      529   out of  19600    2.70%
#le                      1330
  #lut only               801   out of   1330   60.23%
  #reg only               105   out of   1330    7.89%
  #lut&reg                424   out of   1330   31.88%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    2   out of     16   12.50%
#pad                       77   out of    188   40.96%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       8   out of     16   50.00%

Clock Resource Statistics
Index     ClockNet                         Type               DriverType         Driver                          Fanout
#1        u_pll/clk0_buf                   GCLK               pll                u_pll/pll_inst.clkc0            172
#2        cam_pclk_dup_1                   GCLK               io                 cam_pclk_syn_2.di               44
#3        vga_clk_dup_1                    GCLK               pll                u_pll/pll_inst.clkc2            41
#4        u_camera_init/divider2[8]        GCLK               lslice             u_camera_init/reg3_syn_35.q1    23
#5        u_camera_init/u_i2c_write/clk    GCLK               pll                u_pll/pll_inst.clkc4            20
#6        u_camera_init/divider2[7]        GCLK               lslice             u_camera_init/reg3_syn_35.q0    18
#7        clk_24m_dup_1                    GeneralRouting     io                 clk_24m_syn_2.di                1
#8        Sdram_Control_4Port/SDRAM_CLK    GCLK               pll                u_pll/pll_inst.clkc1            0
#9        clk_cam                          GCLK               pll                u_pll/pll_inst.clkc3            0


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  cam_href       INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
  cam_pclk       INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
  cam_vsync      INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
   clk_24m       INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
    rst_n        INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
  cam_pwdn      OUTPUT        F14        LVCMOS33           8            NONE       NONE    
   cam_rst      OUTPUT        F13        LVCMOS33           8            NONE       NONE    
  cam_soic      OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
  cam_xclk      OUTPUT        J12        LVCMOS33           8            NONE       NONE    
  vga_b[7]      OUTPUT         C1        LVCMOS25           8            NONE       NONE    
  vga_b[6]      OUTPUT         D1        LVCMOS25           8            NONE       NONE    
  vga_b[5]      OUTPUT         E2        LVCMOS25           8            NONE       NONE    
  vga_b[4]      OUTPUT         G3        LVCMOS25           8            NONE       NONE    
  vga_b[3]      OUTPUT         E1        LVCMOS25           8            NONE       NONE    
  vga_b[2]      OUTPUT         F2        LVCMOS25           8            NONE       NONE    
  vga_b[1]      OUTPUT         F1        LVCMOS25           8            NONE       NONE    
  vga_b[0]      OUTPUT         G1        LVCMOS25           8            NONE       NONE    
   vga_clk      OUTPUT         H2        LVCMOS25           8            NONE       NONE    
  vga_g[7]      OUTPUT         H5        LVCMOS25           8            NONE       NONE    
  vga_g[6]      OUTPUT         H1        LVCMOS25           8            NONE       NONE    
  vga_g[5]      OUTPUT         J6        LVCMOS25           8            NONE       NONE    
  vga_g[4]      OUTPUT         H3        LVCMOS25           8            NONE       NONE    
  vga_g[3]      OUTPUT         J1        LVCMOS25           8            NONE       NONE    
  vga_g[2]      OUTPUT         K1        LVCMOS25           8            NONE       NONE    
  vga_g[1]      OUTPUT         K2        LVCMOS25           8            NONE       NONE    
  vga_g[0]      OUTPUT         L1        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         J3        LVCMOS25           8            NONE       NONE    
  vga_r[7]      OUTPUT         K6        LVCMOS25           8            NONE       NONE    
  vga_r[6]      OUTPUT         K3        LVCMOS25           8            NONE       NONE    
  vga_r[5]      OUTPUT         K5        LVCMOS25           8            NONE       NONE    
  vga_r[4]      OUTPUT         L4        LVCMOS25           8            NONE       NONE    
  vga_r[3]      OUTPUT         M1        LVCMOS25           8            NONE       NONE    
  vga_r[2]      OUTPUT         M2        LVCMOS25           8            NONE       NONE    
  vga_r[1]      OUTPUT         L3        LVCMOS25           8            NONE       NONE    
  vga_r[0]      OUTPUT         L5        LVCMOS25           8            NONE       NONE    
  vga_vsync     OUTPUT         J4        LVCMOS25           8            NONE       NONE    
  cam_soid       INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------------------+
|top                         |test_camera                                |1330   |1064    |161     |529     |2       |0       |
|  Sdram_Control_4Port       |Sdram_Control_4Port                        |604    |417     |87      |390     |2       |0       |
|    command1                |command                                    |53     |53      |0       |45      |0       |0       |
|    control1                |control_interface                          |94     |65      |24      |45      |0       |0       |
|    data_path1              |sdr_data_path                              |20     |20      |0       |2       |0       |0       |
|    read_fifo1              |Sdram_RD_FIFO                              |130    |64      |18      |104     |1       |0       |
|      dcfifo_component      |softfifo                                   |130    |64      |18      |104     |1       |0       |
|        ram_inst            |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_softfifo |40     |20      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_softfifo |34     |23      |0       |34      |0       |0       |
|    sdram1                  |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1             |Sdram_WR_FIFO                              |124    |75      |18      |97      |1       |0       |
|      dcfifo_component      |softfifo                                   |124    |75      |18      |97      |1       |0       |
|        ram_inst            |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_softfifo |37     |23      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_softfifo |34     |26      |0       |34      |0       |0       |
|  u_cam_vga_out             |Driver                                     |112    |68      |44      |23      |0       |0       |
|  u_camera_init             |camera_init                                |534    |516     |13      |91      |0       |0       |
|    u_i2c_write             |i2c_module                                 |168    |168     |0       |43      |0       |0       |
|  u_camera_reader           |camera_reader                              |57     |40      |17      |21      |0       |0       |
|  u_pll                     |ip_pll                                     |0      |0       |0       |0       |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       984   
    #2          2       223   
    #3          3        72   
    #4          4        61   
    #5        5-10      132   
    #6        11-50      50   
    #7       51-100      7    
    #8       101-500     1    
  Average     2.88            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 827
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1579, pip num: 13385
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 25
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1314 valid insts, and 40701 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  2.463061s wall, 19.578125s user + 0.140625s system = 19.718750s CPU (800.6%)

RUN-1004 : used memory is 462 MB, reserved memory is 447 MB, peak memory is 658 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221024_235052.log"
