Th. Calin , F. L. Vargas , Michael Nicolaidis, Upset-Tolerant CMOS SRAM Using Current Monitoring: Prototype and Test Experiments, Proceedings of the  IEEE International Test Conference on Driving Down the Cost of Test, p.45-53, October 21-25, 1995
Chugg, A. M., Moutrie, M. J., and Jones, R. 2004. Broadening of the variance of the number of upsets in a read-cycle by MBUs. IEEE Trans. Nucl. Sci. 51, 6, 3701--3707.
Avijit Dutta , Nur A. Touba, Multiple Bit Upset Tolerant Memory Using a Selective Cycle Avoidance Based SEC-DED-DAEC Code, Proceedings of the 25th IEEE VLSI Test Symmposium, p.349-354, May 06-10, 2007[doi>10.1109/VTS.2007.40]
Balkaran Gill , Michael Nicolaidis , Chris Papachristou, Radiation Induced Single-Word Multiple-Bit Upsets Correction in SRAM, Proceedings of the 11th IEEE International On-Line Testing Symposium, p.266-271, July 06-08, 2005[doi>10.1109/IOLTS.2005.59]
Balkaran Gill , Michael Nicolaidis , Francis Wolff , Chris Papachristou , Steven Garverick, An Efficient BICS Design for SEUs Detection and Correction in Semiconductor Memories, Proceedings of the conference on Design, Automation and Test in Europe, p.592-597, March 07-11, 2005[doi>10.1109/DATE.2005.54]
Jien-Chung Lo, Analysis of a BICS-Only Concurrent Error Detection Method, IEEE Transactions on Computers, v.51 n.3, p.241-253, March 2002[doi>10.1109/12.990124]
Maiz, J., Hareland, S., Zhang, K., and Armstrong, P. 2003. Characterization of multi-bit soft error events in advanced SRAMs. In Proceedings of the IEEE International Electron Devices Meeting. 21.4.1--21.4.4.
Egas Henes Neto , Ivandro Ribeiro , Michele Vieira , Gilson Wirth , Fernanda Lima Kastensmidt, Evaluating fault coverage of bulk built-in current sensor for soft errors in combinational and sequential logic, Proceedings of the 18th annual symposium on Integrated circuits and system design, September 04-07, 2005, Florianolpolis, Brazil[doi>10.1145/1081081.1081103]
Gustavo Neuberger , Fernanda de Lima , Luigi Carro , Ricardo Reis, A multiple bit upset tolerant SRAM memory, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.4, p.577-590, October 2003[doi>10.1145/944027.944038]
Radaelli, D., Puchner, H., Wong, S., and Daniel, S. 2005. Investigation of multi-bit upsets in a 150 nm technology SRAM device. IEEE Trans.Nucl. Sci. 52, 6, 2433--2437.
Reviriego, P., Maestro, J. A., and Cervantes, C. 2007. Reliability analysis of memories suffering multiple bit upsets. IEEE Trans. Device Materials Reliabil. 7, 4, 592--601.
Rubio, A., Figueras, J., and Segura, J. 1990. Quiescent current sensor circuits in digital VLSI CMOS testing. Electron. Lett. 26, 15, 1204--1206.
Satoh, S., Tosaka, Y., and Wender, S. A. 2000. Geometric effect of multiple-bit soft errors induced by cosmic ray neutrons on DRAM's. IEEE Electron Device Lett. 21, 6, 310--312.
Saleh, A. M., Serrano, J. J., and Patel, J. H. 1990. Reliability of scrubbing recovery-techniques for memory systems. IEEE Trans. Reliability 39, 1, 114--122.
Tipton, D., Pellish, J. A., Reed, R. A., Schrimpf, R. D., Weller, R. A., Mendenhall, M. H., Sierawski, B., Sutton, A. K., Diestelhorst, R. M., Espinel, G., Cressler, J. D., Marshall, P. W., and Vizkelethy, G. 2006. Multiple-bit upset in 130 nm CMOS technology. IEEE Trans. Nucl. Sci. 53, 6, 3259--3264.
Vargas, F., Nicolaidis, M., and Courtois, B. 1993. Quiescent current monitoring to improve the reliability of electronic systems in space radiation environments. In Proceedings of the IEEE International Conference on Computer Design (ICCD), 596--600.
Vargas, F. and Nicolaidis, M. 1994. SEU-tolerant SRAM design based on current monitoring. Proceedings of the International Symposium on Fault-Tolerant Computing, 106--115.
