SCUBA, Version Diamond_1.4_Production (87)
Tue Jan  8 23:31:49 2013
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : /usr/local/diamond/1.4/ispfpga/bin/lin/scuba -w -n ram_dp_true -lang verilog -synth synplify -bus_exp 7 -bb -arch ep5c00 -type ramdp -device LFE3-35EA -aaddr_width 12 -widtha 16 -baddr_width 12 -widthb 16 -anum_words 4096 -bnum_words 4096 -byte 8 -outdataA REGISTERED -outdataB REGISTERED -writemodeA NORMAL -writemodeB NORMAL -cascade -1 -e 
    Circuit name     : ram_dp_true
    Module type      : RAM_DP_TRUE
    Module Version   : 7.1
    Ports            : 
    Inputs       : DataInA[15:0], DataInB[15:0], ByteEnA[1:0], ByteEnB[1:0], AddressA[11:0], AddressB[11:0], ClockA, ClockB, ClockEnA, ClockEnB, WrA, WrB, ResetA, ResetB
    Outputs      : QA[15:0], QB[15:0]
    I/O buffer       : not inserted
    EDIF output      : suppressed
    Verilog output   : ram_dp_true.v
    Verilog template : ram_dp_true_tmpl.v
    Verilog testbench: tb_ram_dp_true_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : ram_dp_true.srp
    Estimated Resource Usage:
            LUT : 34
            EBR : 4
            Reg : 8
  
END   SCUBA Module Synthesis

