# CPEN311 LAB1

### Introduction:
In this lab, we will be using System Verilog to design a simple Baccarat Engine on a DE1-Soc Board via implementing a simple datapath and a finite state emachine.
