<style type='text/css'>/*<![CDATA[*/
div.rbtoc1759725279290 {padding: 0px;}
div.rbtoc1759725279290 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759725279290 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759725279290'>
<ul class='toc-indentation'>
<li><a href='#nativeInterface:ACE_Lite-Overview'>Overview</a></li>
<li><a href='#nativeInterface:ACE_Lite-StimulusDescription'>Stimulus Description</a></li>
<li><a href='#nativeInterface:ACE_Lite-FunctionalCoverageandChecks'>Functional Coverage and Checks</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface:ACE_Lite-ReadChannelTransactions'>Read Channel Transactions</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface:ACE_Lite-Non-Coherent/Non-SnoopingReads'>Non-Coherent/Non-Snooping Reads</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface:ACE_Lite-NormalAccess'>Normal Access</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface:ACE_Lite-NarrowReads'>Narrow Reads</a></li>
<li><a href='#nativeInterface:ACE_Lite-WideReads'>Wide Reads</a></li>
</ul>
</li>
<li><a href='#nativeInterface:ACE_Lite-ExclusiveAccess'>Exclusive Access</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface:ACE_Lite-NarrowReads.1'>Narrow Reads</a></li>
<li><a href='#nativeInterface:ACE_Lite-WideReads.1'>Wide Reads</a></li>
</ul>
</li>
</ul>
</li>
<li><a href='#nativeInterface:ACE_Lite-CoherentReads'>Coherent Reads</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface:ACE_Lite-NormalAccess.1'>Normal Access</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface:ACE_Lite-NarrowReads.2'>Narrow Reads</a></li>
<li><a href='#nativeInterface:ACE_Lite-WideReads.2'>Wide Reads</a></li>
</ul>
</li>
</ul>
</li>
<li><a href='#nativeInterface:ACE_Lite-Cache-maintenanceOps'>Cache-maintenance Ops</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface:ACE_Lite-Coherent'>Coherent</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface:ACE_Lite-CleanShared'>CleanShared</a></li>
<li><a href='#nativeInterface:ACE_Lite-CleanInvalid'>CleanInvalid</a></li>
<li><a href='#nativeInterface:ACE_Lite-MakeInvalid'>MakeInvalid</a></li>
</ul>
</li>
<li><a href='#nativeInterface:ACE_Lite-Non-coherent'>Non-coherent</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface:ACE_Lite-CleanShared.1'>CleanShared</a></li>
<li><a href='#nativeInterface:ACE_Lite-CleanInvalid.1'>CleanInvalid</a></li>
<li><a href='#nativeInterface:ACE_Lite-MakeInvalid.1'>MakeInvalid</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li><a href='#nativeInterface:ACE_Lite-WriteChannelTransactions'>Write Channel Transactions</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface:ACE_Lite-Non-Coherent/Non-SnoopingWrites'>Non-Coherent/Non-Snooping Writes</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface:ACE_Lite-NormalAccess.2'>Normal Access</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface:ACE_Lite-Narrowwrites'>Narrow writes</a></li>
<li><a href='#nativeInterface:ACE_Lite-Widewrites'>Wide writes</a></li>
</ul>
</li>
<li><a href='#nativeInterface:ACE_Lite-ExclusiveAccess.1'>Exclusive Access</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface:ACE_Lite-Narrowwrites.1'>Narrow writes</a></li>
<li><a href='#nativeInterface:ACE_Lite-Widewrite'>Wide write</a></li>
</ul>
</li>
</ul>
</li>
<li><a href='#nativeInterface:ACE_Lite-CoherentWrites'>Coherent Writes</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface:ACE_Lite-WriteUnique'>WriteUnique</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface:ACE_Lite-NarrowWrites'>Narrow Writes</a></li>
<li><a href='#nativeInterface:ACE_Lite-WideWrites'>Wide Writes</a></li>
</ul>
</li>
<li><a href='#nativeInterface:ACE_Lite-WriteLineUnique'>WriteLineUnique</a></li>
</ul>
</li>
</ul>
</li>
<li><a href='#nativeInterface:ACE_Lite-ReadRespChannel'>Read Resp Channel</a></li>
<li><a href='#nativeInterface:ACE_Lite-WriteRespChannel'>Write Resp Channel</a></li>
</ul>
</li>
<li><a href='#nativeInterface:ACE_Lite-DirectedTestcase'>Directed Testcase</a></li>
<li><a href='#nativeInterface:ACE_Lite-Configs'>Configs</a></li>
</ul>
</div><h1 id="nativeInterface:ACE_Lite-Overview">Overview</h1><p>The ACE-Lite interface is a defined subset of the full ACE interface. ACE-Lite is used by master components that do no have hardware coherent caches, but are required to: </p><ul><li><p>indicate if issued transactions could be held in the hardware coherent caches of other masters</p></li><li><p>issue barrier transactions. (Ncore does not support it)</p></li><li><p>issue broadcast cache maintenance operations.</p></li></ul><p><strong>Reference Documents/Links:</strong></p><p><strong> </strong><a class="external-link" data-card-appearance="inline" href="https://developer.arm.com/documentation/ihi0022/hc/?lang=en" rel="nofollow">https://developer.arm.com/documentation/ihi0022/hc/?lang=en</a> </p><p class="media-group"><a href="/wiki/spaces/ENGR/pages/396787713/nativeInterface+ACE_Lite?preview=%2F396787713%2F396787722%2FIHI0022H_c_amba_axi_protocol_spec.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">IHI0022H_c_amba_axi_prot…</span></a></p><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><h1 id="nativeInterface:ACE_Lite-StimulusDescription">Stimulus Description</h1><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="ba149d1b-a8a8-4edf-815a-c8c00bb7d2fa" class="confluenceTable"><colgroup><col style="width: 104.0px;"/><col style="width: 311.0px;"/><col style="width: 236.0px;"/><col style="width: 159.0px;"/><col style="width: 188.0px;"/><col style="width: 100.0px;"/><col style="width: 67.0px;"/><col style="width: 102.0px;"/><col style="width: 86.0px;"/><col style="width: 69.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of the field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash-Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority</strong></p></th><th class="confluenceTh"><p><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>axaddr</p></td><td class="confluenceTd"><p>addr will be covered in the following distinct bins-</p><ol start="1"><li><p>cache-aligned (ex. for 64B cacheline-size, addr[5:0]=0)</p></li><li><p>cache-unaligned &amp;&amp; burst-size aligned</p></li></ol><p>(ex. for 64B cacheline and 16B bus-size, addr[5:4]!=0 &amp;&amp; addr[3:0]==0</p><ol start="1"><li><p>cache-unaligned &amp;&amp; burst-size unaligned</p></li></ol><p>(ex. for 64B cacheline and 16B bus-size, addr[5:4]!=0 and addr[3:0]!=0)</p><p> </p></td><td class="confluenceTd"><p>randomized in address_manager based on address regions:</p><p><u>coherent addr</u></p><p>addr_mgr.get_coh_addr</p><p> </p><p><u>non-coherent dmi addr</u></p><p>addr_mgr.get_noncoh_addr</p><p> </p><p><u>IO coherent/DII addr</u></p><p>addr_mgr.get_iocoh_addr</p><p> </p><p>For WRAP burst: The start address must be aligned to the size of each transfer.</p><p>For INCR burst: Completely unaligned start address possible</p><p>For EXCLUSIVE ops- address must be aligned to total number of bytes in the transaction.</p><p>ex. for a 128B exclusive, addr[6:0]==0.</p><p>EXCLUSIVE ops are always non-coherent RDNOSNP, WRNOSNP (ie axdomain inside {non-shareable, system_shareable}</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A3.4.1 Address structure</p><p>A7.2 Exclusive accesses</p><p>A7.2.4 Exclusive access restrictions</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axaddr</p></td><td class="confluenceTd"><p>addr_mgr.svh</p><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axlen</p></td><td class="confluenceTd"><p>Burst-Length indicates number of data transfers or beats</p><p>Burst_Length = axlen + 1</p></td><td class="confluenceTd"><p>For INCR: 0-255</p><p>For WRAP: 1,3,7,15</p><p>For EXCLUSIVE ops, following should hold true: axlen &lt;= 15</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A3.4.1 Address structure</p><p>Burst length</p><p>A7.2 Exclusive accesses</p><p>A7.2.4 Exclusive access restrictions</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axlen</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axsize</p></td><td class="confluenceTd"><p>The maximum number of bytes to transfer in each data transfer, or beat</p></td><td class="confluenceTd"><p>The size of any transfer must not exceed the data bus width of either agent in the transaction</p><p>if axlen=0, narrow transfers are possible. arsize=0,1,2...log2(bus-wdth)</p><p>if axlen&gt;0, wide transfers, entire bus width should be utilized for the transfer</p><p>arsize=log2(bus-width)</p><p>Narrow bursts are limited to only a single beat</p><p>For EXCLUSIVE ops, following should hold true:</p><p>(2 ** axsize) x axlen &lt;= 128B</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A3.4.1 Address structure</p><p>Burst size</p><p>Ncore Supplemental Architecture Specification Rev 0.84</p><p>1.2 Burst limitations</p><p>A7.2 Exclusive accesses</p><p>A7.2.4 Exclusive access restrictions</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axsize</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axburst</p></td><td class="confluenceTd"><p>burst_type defines how the address for each transfer in a burst changes with respect to previous transfer</p></td><td class="confluenceTd"><p>INCR, WRAP</p><p>burst must not cross 4K boundary</p><p>FIXED burst_type is not supported</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A3.4.1 Address structure</p><p>Burst type</p><p>Ncore Supplemental Architecture Specification Rev 0.84</p><p>1.2 Burst limitations</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axburst</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axsnoop </p></td><td class="confluenceTd"><p>Indicates the transaction type for sharable read/write transactions</p></td><td class="confluenceTd"><p>cmdtype inside {RDNOSNP, RDONCE, CLNSHRD, CLNINVLD, MKINVLD, WRNOSNP, WRUNQ, WRLNUNQ}</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D11-1 ACE-Lite permitted read address control signal combinations</p><p>Table D11-2 ACE-Lite permitted write address control signal combinations</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axsnoop</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>axdomain</p></td><td class="confluenceTd"><p>The interconnect component uses shareability information to determine what other Manager components must be snooped to complete the transaction. </p></td><td class="confluenceTd"><p>Coherent transactions: axdomain inside {0b01, 0b10}</p><p>For non-coherent transactions axdomain inside {0b00, 0b11}</p><p>(cmdtype == RDNOSNP) → ardomain inside {0b00, 0b11}</p><p>(cmdtype == RDONCE) → ardomain inside {0b10, 0b01}</p><p>(cmdtype inside {CLNSHRD, CLNINV, MKINV}) → ardomain inside {0b00, 0b10, 0b01}</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D11-1 ACE-Lite permitted read address control signal combinations</p><p>Table D11-2 ACE-Lite permitted write address control signal combinations</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axdomain</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>axcache</p></td><td class="confluenceTd"><p>axcache values define the memory attribute signalling</p><p>0 - Bufferable</p><p>1 - Modifiable</p><p>2 - Read Allocate</p><p>3 - Write Allocate</p></td><td class="confluenceTd"><p>all values from Table A4-5 Memory type encoding</p><p> </p><p>For EXCLUSIVE ops-</p><ol start="1"><li><p>The value of the AxCACHE signals must guarantee that the slave that is monitoring the exclusive access sees the transaction. For example, an exclusive access must not have an AxCACHE value that indicates that the transaction is Cacheable, i.e AxCACHE[3:2] = 'b00</p></li><li><p>If there is a buffer or cache which might respond to an exclusive access before it reaches the monitor, then the exclusive access must be Non-bufferable  i.e AxCACHE[0]=0</p></li></ol><p>For Coherent/cache line transactions transactions : ReadOnce, WriteUnique and all cache line size transactions must be modifiable</p><p>Table C3-12 ReadOnce and WriteUnique transaction constraints<br/>Table C3-11 Cache line size transaction constraints</p><ol start="1"><li><p>AxCACHE[1]=1</p></li></ol></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A4.4 Memory types</p><p>Table A4-5 Memory type encoding</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axcache</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axid</p></td><td class="confluenceTd"><p>transaction ID</p></td><td class="confluenceTd"><p>axid_collision: all transactions issued with same axid </p><p>Check that if axid_collision is set, all transactions are issued with same axid</p><p> </p><p> </p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A4.8 Legacy considerations</p><p>In AXI4, all Device transactions using the same ID to the same Subordinate must be ordered with respect to each other.</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axid_collision</p><p>#Check.IOAIU.axid_collision</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axlock</p></td><td class="confluenceTd"><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/396787713/image-20221021-195116.png?api=v2"></span><p> </p></td><td class="confluenceTd"><p>randomize both values with the following distribution-</p><p>0: 90%</p><p>1: 10%</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A7.3 Locked accesses<br/>AXI4 does not support locked transactions.</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axlock</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axprot</p></td><td class="confluenceTd"><p> </p><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/396787713/protection_encoding.JPG?api=v2"></span></td><td class="confluenceTd"><p>completely randomize axprot[2:0]</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>'A4.7 Access permissions</p><p>Table A4-6 Protection encoding</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axprot</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axqos</p></td><td class="confluenceTd"><p>AxQOS is used as a priority indicator for the associated write or read transaction. A higher value indicates a higher priority transaction.</p></td><td class="confluenceTd"><p>randomize to the following values by default (on config with fnQosEnable=1)</p><p>0b0000 - 5% (interface does not participate in any qos scheme)</p><p>0b0000 - 0b1111 - 95%</p><p>user can specify a deterministic value.</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A8.1.1 QoS interface signals</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axqos</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axregion</p></td><td class="confluenceTd"><p>Ncore does not get this signal, since wRegion is always set to 0</p></td><td class="confluenceTd"><p>completely randomize with no constraints</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A8.2 Multiple region signaling</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axregion</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axuser</p></td><td class="confluenceTd"><p>The user signals can be used to<br/>augment information to a transaction</p></td><td class="confluenceTd"><p>completely randomize with no constraints</p></td><td class="confluenceTd"><p>A8.3 User-defined signaling</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axuser</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr></tbody></table></div><p /><h1 id="nativeInterface:ACE_Lite-FunctionalCoverageandChecks">Functional Coverage and Checks</h1><h2 id="nativeInterface:ACE_Lite-ReadChannelTransactions">Read Channel Transactions</h2><h3 id="nativeInterface:ACE_Lite-Non-Coherent/Non-SnoopingReads">Non-Coherent/Non-Snooping Reads</h3><h4 id="nativeInterface:ACE_Lite-NormalAccess">Normal Access</h4><h5 id="nativeInterface:ACE_Lite-NarrowReads">Narrow Reads</h5><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="b095da7a-c618-436b-aa23-e2d941371d0a" class="confluenceTable"><colgroup><col style="width: 234.0px;"/><col style="width: 140.0px;"/><col style="width: 326.0px;"/><col style="width: 239.0px;"/><col style="width: 152.0px;"/><col style="width: 84.0px;"/><col style="width: 120.0px;"/><col style="width: 162.0px;"/><col style="width: 105.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>non-coherent device, non-bufferable narrow normal read transaction.</p><p>Device transactions are illegal to DMI target. <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11546" rel="nofollow">CONC-11546</a></p><p /></td><td rowspan="9" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table A4-5 Memory type encoding</p></td><td class="confluenceTd"><p>cross addr_type x arburst x ardomain x tgt_type iff (arcache == 'b0000 &amp;&amp; arsize &lt; log2(bus-width &amp;&amp; arlen==0 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arlock == 0 &amp;&amp; arsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nr_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent device, bufferable narrow normal read transaction.</p><p>Device transactions are illegal to DMI target. <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11546" rel="nofollow">CONC-11546</a></p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain xtgt_type iff (arcache == 'b0001 &amp;&amp; arsize &lt; log2(bus-width) &amp;&amp; arlen==0 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arlock == 0 &amp;&amp; arsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nr_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, non-cacheable, non-bufferable narrow normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain x tgt_type iff (arcache == 'b0010 &amp;&amp; arsize &lt; log2(bus-width) &amp;&amp; arlen==0 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arlock == 0 &amp;&amp; arsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nr_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Non-cacheable, Bufferable narrow, normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain x tgt_type iff (arcache == 'b0011 &amp;&amp; arsize &lt; log2(bus-width) &amp;&amp; arlen==0 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arlock == 0 &amp;&amp; arsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nr_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write through write allocate narrow ,normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain x tgt_type iff (arcache == 'b1010 &amp;&amp; arsize &lt; log2(bus-width) &amp;&amp; arlen==0 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arlock == 0 &amp;&amp; arsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nr_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write through read &amp; write allocate, narrow normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain x tgt_type iff (arcache == 'b1110 &amp;&amp; arsize &lt; log2(bus-width) &amp;&amp; arlen==0 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arlock == 0 &amp;&amp; arsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nr_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write back no allocate / read allocate, narrow normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain x tgt_type iff (arcache == 'b0111 &amp;&amp; arsize &lt; log2(bus-width) &amp;&amp; arlen==0 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arlock == 0 &amp;&amp; arsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nr_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back write allocate wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain x tgt_type iff (arcache == 'b1011 &amp;&amp; arsize &lt; log2(bus-width) &amp;&amp; arlen==0 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arlock == 0 &amp;&amp; arsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nr_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back read and write allocate wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain x tgt_type iff (arcache == 'b1111 &amp;&amp; arsize &lt; log2(bus-width) &amp;&amp; arlen==0 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arlock == 0 &amp;&amp; arsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nr_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h5 id="nativeInterface:ACE_Lite-WideReads">Wide Reads</h5><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="efc484c3-0aff-41e6-b4e3-d336a590212b" class="confluenceTable"><colgroup><col style="width: 229.0px;"/><col style="width: 140.0px;"/><col style="width: 333.0px;"/><col style="width: 239.0px;"/><col style="width: 151.0px;"/><col style="width: 82.0px;"/><col style="width: 120.0px;"/><col style="width: 164.0px;"/><col style="width: 104.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>non-coherent device, non-bufferable wide normal read transaction</p><p>Device transactions are illegal to DMI target. <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11546" rel="nofollow">CONC-11546</a></p></td><td rowspan="9" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table A4-5 Memory type encoding</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst  x ardomain x tgt_type iff (arcache == 'b0000 &amp;&amp; arsize == log2(bus-width  &amp;&amp; ardomain inside {00, 11} &amp;&amp; arlock == 0 &amp;&amp; arsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.wr_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent device, bufferable wide normal read transaction.</p><p>Device transactions are illegal to DMI target. <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11546" rel="nofollow">CONC-11546</a></p></td><td class="confluenceTd"><p>cross addr_type  x arlen x arburst x ardomain x tgt_type iff (arcache == 'b0001 &amp;&amp; arsize ==log2(bus-width)  &amp;&amp; ardomain inside {00, 11} &amp;&amp; arlock == 0 &amp;&amp; arsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.wr_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, non-cacheable, non-bufferable wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arlen  x arburst x ardomain x tgt_type iff (arcache == 'b0010 &amp;&amp; arsize ==log2(bus-width)  &amp;&amp; ardomain inside {00, 11} &amp;&amp; arlock == 0 &amp;&amp; arsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.wr_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Non-cacheable, Bufferable wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type  x arlen x arburst x ardomain x tgt_type iff (arcache == 'b0011 &amp;&amp; arsize ==log2(bus-width)  &amp;&amp; ardomain inside {00, 11} &amp;&amp; arlock == 0 &amp;&amp; arsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.wr_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write through write allocate wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type  x arlen x arburst x ardomain x tgt_type iff (arcache == 'b1010 &amp;&amp; arsize ==log2(bus-width)  &amp;&amp; ardomain inside {00, 11} &amp;&amp; arlock == 0 &amp;&amp; arsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.wr_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write through read &amp; write allocate wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type  x arlen x arburst x ardomain x tgt_type iff (arcache == 'b1110 &amp;&amp; arsize ==log2(bus-width)  &amp;&amp; ardomain inside {00, 11} &amp;&amp; arlock == 0 &amp;&amp; arsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.wr_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal,Write back no allocate / read allocate wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type  x arlen x arburst x ardomain x tgt_type iff (arcache =='b0111 &amp;&amp; arsize ==log2(bus-width)  &amp;&amp; ardomain inside {00, 11} &amp;&amp; arlock == 0 &amp;&amp; arsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.wr_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back write allocate wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type  x arlen x arburst x ardomain x tgt_type iff (arcache =='b1011 &amp;&amp; arsize ==log2(bus-width)  &amp;&amp; ardomain inside {00, 11} &amp;&amp; arlock == 0 &amp;&amp; arsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.wr_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back read and write allocate wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type  x arlen x arburst x ardomain x tgt_type iff (arcache =='b1111 &amp;&amp; arsize ==log2(bus-width)  &amp;&amp; ardomain inside {00, 11} &amp;&amp; arlock == 0 &amp;&amp; arsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.wr_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h4 id="nativeInterface:ACE_Lite-ExclusiveAccess">Exclusive Access</h4><h5 id="nativeInterface:ACE_Lite-NarrowReads.1">Narrow Reads</h5><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="adc87859-0922-4833-8caa-d35f02c38c2e" class="confluenceTable"><colgroup><col style="width: 253.0px;"/><col style="width: 140.0px;"/><col style="width: 337.0px;"/><col style="width: 207.0px;"/><col style="width: 155.0px;"/><col style="width: 91.0px;"/><col style="width: 122.0px;"/><col style="width: 151.0px;"/><col style="width: 106.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>non-coherent device, non-bufferable narrow exclusive read transaction.</p><p>Device transactions are illegal to DMI target. <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11546" rel="nofollow">CONC-11546</a></p></td><td rowspan="4" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p> </p><p>A7.2 Exclusive accesses</p><p>A7.2.4 Exclusive access restrictions</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain  x tgt_type iff (arcache == 'b0000 &amp;&amp; arsize &lt; log2(bus-width &amp;&amp; arlen==0 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arlock == 1 &amp;&amp; arsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.nr_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent device, bufferable narrow  exclusive read transaction.</p><p>Device transactions are illegal to DMI target. <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11546" rel="nofollow">CONC-11546</a></p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain  x tgt_type iff (arcache == 'b0001 &amp;&amp; arsize &lt; log2(bus-width &amp;&amp; arlen==0 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arlock == 1 &amp;&amp; arsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.nr_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent  non-cacheable, non-bufferable narrow exclusive read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain  x tgt_type iff (arcache == 'b0010 &amp;&amp; arsize &lt; log2(bus-width) &amp;&amp; arlen==0 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arlock == 1 &amp;&amp; arsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.nr_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Non-cacheable, Bufferable narrow exclusive read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain  x tgt_type iff (arcache == 'b0011 &amp;&amp; arsize &lt; log2(bus-width) &amp;&amp; arlen==0 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arlock == 1 &amp;&amp; arsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.nr_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h5 id="nativeInterface:ACE_Lite-WideReads.1">Wide Reads</h5><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="b242ae49-f6ca-4653-85a0-4f74462adf76" class="confluenceTable"><colgroup><col style="width: 250.0px;"/><col style="width: 140.0px;"/><col style="width: 346.0px;"/><col style="width: 203.0px;"/><col style="width: 156.0px;"/><col style="width: 94.0px;"/><col style="width: 123.0px;"/><col style="width: 146.0px;"/><col style="width: 104.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>non-coherent device, non-bufferable wide exclusive read transaction. </p><p>Device transactions are illegal to DMI target. <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11546" rel="nofollow">CONC-11546</a></p></td><td rowspan="4" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p> </p><p>A7.2 Exclusive accesses</p><p>A7.2.4 Exclusive access restrictions</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst x ardomain x tgt_type iff (arcache == 'b0000 &amp;&amp; arsize == log2(bus-width  &amp;&amp; ardomain inside {00, 11} &amp;&amp; &amp;&amp; arlock == 1 &amp;&amp; arsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.wr_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Noncoherent device, bufferable wide exclusive read transaction. </p><p>Device transactions are illegal to DMI target. <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11546" rel="nofollow">CONC-11546</a></p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst  x ardomain x tgt_type iff (arcache == 'b0001 &amp;&amp; arsize == log2(bus-width  &amp;&amp; ardomain inside {00, 11} &amp;&amp; &amp;&amp; arlock == 1 &amp;&amp; arsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.wr_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent non-cacheable, non-bufferable wide exclusive read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst  x ardomain x tgt_type iff (arcache == 'b0010 &amp;&amp; arsize == log2(bus-width  &amp;&amp; ardomain inside {00, 11} &amp;&amp; &amp;&amp; arlock == 1 &amp;&amp; arsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.wr_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Noncoherent  Non-cacheable, Bufferable wide exclusive read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst  x ardomain x tgt_type iff (arcache == 'b0011 &amp;&amp; arsize == log2(bus-width &amp;&amp; ardomain inside {00, 11} &amp;&amp; &amp;&amp; arlock == 1 &amp;&amp; arsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.wr_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="nativeInterface:ACE_Lite-CoherentReads">Coherent Reads</h3><h4 id="nativeInterface:ACE_Lite-NormalAccess.1">Normal Access</h4><h5 id="nativeInterface:ACE_Lite-NarrowReads.2">Narrow Reads</h5><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="9ef88a37-b459-44c9-8f6d-ddfaeee1f752" class="confluenceTable"><colgroup><col style="width: 239.0px;"/><col style="width: 140.0px;"/><col style="width: 345.0px;"/><col style="width: 195.0px;"/><col style="width: 165.0px;"/><col style="width: 89.0px;"/><col style="width: 121.0px;"/><col style="width: 142.0px;"/><col style="width: 92.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent device, non-bufferable narrow normal read transaction</p></td><td rowspan="9" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D3-11 ReadOnce and WriteUnique transaction constraints</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b0000 &amp;&amp; arsize &lt; log2(bus-width &amp;&amp; arlen==0 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0 &amp;&amp; arlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nr_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent device, bufferable narrow normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b0001 &amp;&amp; arsize &lt; log2(bus-width) &amp;&amp; arlen==0 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0 &amp;&amp; arlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nr_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, non-cacheable, non-bufferable narrow normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b0010 &amp;&amp; arsize &lt; log2(bus-width) &amp;&amp; arlen==0 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0 &amp;&amp; arlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nr_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Non-cacheable, Bufferable narrow normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b0011 &amp;&amp; arsize &lt; log2(bus-width) &amp;&amp; arlen==0 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0 &amp;&amp; arlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nr_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write through write allocate narrow normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b1010 &amp;&amp; arsize &lt; log2(bus-width) &amp;&amp; arlen==0 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0 &amp;&amp; arlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nr_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through read &amp; write allocate narrow normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b1110 &amp;&amp; arsize &lt; log2(bus-width) &amp;&amp; arlen==0 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0 &amp;&amp; arlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nr_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back no allocate / read allocate narrow normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b0111 &amp;&amp; arsize &lt; log2(bus-width) &amp;&amp; arlen==0 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0 &amp;&amp; arlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nr_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write back write allocate narrow normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b1011 &amp;&amp; arsize &lt; log2(bus-width) &amp;&amp; arlen==0 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0 &amp;&amp; arlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nr_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back read and write allocate  normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b1111 &amp;&amp; arsize &lt; log2(bus-width) &amp;&amp; arlen==0 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0 &amp;&amp; arlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nr_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h5 id="nativeInterface:ACE_Lite-WideReads.2">Wide Reads</h5><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="78287b9a-24c2-4604-b08f-a59267f2bee7" class="confluenceTable"><colgroup><col style="width: 245.0px;"/><col style="width: 140.0px;"/><col style="width: 350.0px;"/><col style="width: 202.0px;"/><col style="width: 166.0px;"/><col style="width: 99.0px;"/><col style="width: 122.0px;"/><col style="width: 134.0px;"/><col style="width: 104.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent device, non-bufferable wide normal read transaction</p></td><td rowspan="9" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D3-11 ReadOnce and WriteUnique transaction constraints</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst  x ardomain iff (arcache == 'b0000 &amp;&amp; arsize == log2(bus-width  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0 &amp;&amp; arlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.wr_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent device, bufferable wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst  x ardomain iff (arcache == 'b0001 &amp;&amp; arsize == log2(bus-width)  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0 &amp;&amp; arlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.wr_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, non-cacheable, non-bufferable wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst  x ardomain iff (arcache == 'b0010 &amp;&amp; arsize == log2(bus-width)  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0 &amp;&amp; arlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.wr_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Non-cacheable, Bufferable wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst  x ardomain iff (arcache == 'b0011 &amp;&amp; arsize ==log2(bus-width)  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0 &amp;&amp; arlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.wr_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write through write allocate wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst x ardomain iff (arcache == 'b1010 &amp;&amp; arsize ==log2(bus-width)  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0 &amp;&amp; arlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.wr_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through read &amp; write allocate wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst  x ardomain iff (arcache == 'b1110 &amp;&amp; arsize == log2(bus-width)  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0 &amp;&amp; arlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.wr_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back no allocate / read allocate wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst  x ardomain iff (arcache == 'b0111 &amp;&amp; arsize == log2(bus-width)  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0 &amp;&amp; arlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.wr_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write back write allocate wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst  x ardomain iff (arcache == 'b1011 &amp;&amp; arsize == log2(bus-width)  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0 &amp;&amp; arlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.wr_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back read and write allocate wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst  x ardomain iff (arcache == 'b1111 &amp;&amp; arsize == log2(bus-width)  &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0 &amp;&amp; arlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.wr_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="nativeInterface:ACE_Lite-Cache-maintenanceOps">Cache-maintenance Ops</h3><h4 id="nativeInterface:ACE_Lite-Coherent">Coherent </h4><h5 id="nativeInterface:ACE_Lite-CleanShared">CleanShared</h5><p>CleanShared is a cache-line size transaction. So (arlen+1) * 2^arsize == CACHELINE_SIZE(64B).</p><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="1d1c9605-7387-4696-b246-9237b7594a1c" class="confluenceTable"><colgroup><col style="width: 249.0px;"/><col style="width: 140.0px;"/><col style="width: 348.0px;"/><col style="width: 205.0px;"/><col style="width: 157.0px;"/><col style="width: 95.0px;"/><col style="width: 121.0px;"/><col style="width: 161.0px;"/><col style="width: 86.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent device, non-bufferable </p></td><td rowspan="9" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p /><p>Table D3-10 Cache line size transaction constraints</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b0000 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1000)</p><p>For 64B cacheline, 8B bus-width, arsize=3, arlen=7</p><p>For 64B cacheline, 16B bus-width, arsize=4, arlen=3</p><p>For 64B cacheline, 32B bus-width, arsize=5, arlen=1</p><p>ignore_bins incr_only_cachealigned_addr = binsof(arburst.incr) &amp;&amp; !binsof(addr_type.cachealigned) //dont add this now. after review </p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohCleanShared.devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent device, bufferable</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b0001 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1000)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohCleanShared.devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, non-cacheable, non-bufferable </p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache =='b0010 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1000)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohCleanShared.ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Non-cacheable, Bufferable</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b0011 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1000)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohCleanShared.ncnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write through write allocate</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache =='b1010 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1000)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohCleanShared.wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through read &amp; write allocate</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b1110 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1000)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohCleanShared.wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back no allocate / read allocate</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache =='b0111 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1000)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohCleanShared.wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write back write allocate </p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b1011 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1000)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohCleanShared.wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back read and write allocate</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache =='b1111 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1000)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohCleanShared.wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h5 id="nativeInterface:ACE_Lite-CleanInvalid">CleanInvalid</h5><p>CleanInvalid is a cache-line size transaction. So (arlen+1) * 2^arsize == CACHELINE_SIZE(64B) </p><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="7bbfbd04-db10-49fe-8a3f-07dbc33f981b" class="confluenceTable"><colgroup><col style="width: 252.0px;"/><col style="width: 140.0px;"/><col style="width: 348.0px;"/><col style="width: 202.0px;"/><col style="width: 156.0px;"/><col style="width: 105.0px;"/><col style="width: 111.0px;"/><col style="width: 162.0px;"/><col style="width: 86.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent non-bufferable</p></td><td rowspan="9" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p /><p>Table D3-10 Cache line size transaction constraints</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b0000 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1001)</p><p>For 64B cacheline, 8B bus-width, arsize=3, arlen=7</p><p>For 64B cacheline, 16B bus-width, arsize=4, arlen=3</p><p>For 64B cacheline, 32B bus-width, arsize=5, arlen=1</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohCleanInvalid.devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent device, bufferable</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b0001 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1001)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohCleanInvalid.devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, non-cacheable, non-bufferable </p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache =='b0010 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1001)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohCleanInvalid.ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Non-cacheable, Bufferable</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b0011 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1001)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohCleanInvalid.ncnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write through write allocate</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache =='b1010 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1001)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohCLeanInvalid.wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through read &amp; write allocate</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b1110 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1001)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohCleanInvalid.wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back no allocate / read allocate</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache =='b0111 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1001)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohCleanInvalid.wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write back write allocate </p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b1011 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1001)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohCleanInvalid.wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back read and write allocate</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache =='b1111 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1001)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohCleanInvalid.wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h5 id="nativeInterface:ACE_Lite-MakeInvalid">MakeInvalid<br/></h5><p>MakeInvalid is a cache-line size transaction. So (arlen+1) * 2^arsize == CACHELINE_SIZE(64B).</p><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="62e1ef68-52f9-4393-98fe-effd0bad3c9d" class="confluenceTable"><colgroup><col style="width: 254.0px;"/><col style="width: 140.0px;"/><col style="width: 343.0px;"/><col style="width: 198.0px;"/><col style="width: 153.0px;"/><col style="width: 109.0px;"/><col style="width: 136.0px;"/><col style="width: 247.0px;"/><col style="width: 84.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent non-bufferable</p><p>coh_cleanshared_devnonbuf: </p></td><td rowspan="9" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p /><p>Table D3-10 Cache line size transaction constraints</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b0000 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1101)</p><p>For 64B cacheline, 8B bus-width, arsize=3, arlen=7</p><p>For 64B cacheline, 16B bus-width, arsize=4, arlen=3</p><p>For 64B cacheline, 32B bus-width, arsize=5, arlen=1</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohMakeInvalid.devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent device, bufferable</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b0001 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1101)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohMakeInvalid.devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, non-cacheable, non-bufferable </p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache =='b0010 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1101)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohMakeInvalid.ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Non-cacheable, Bufferable</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b0011 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1101)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohMakeInvalid.ncnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write through write allocate</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache =='b1010 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1101)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohMakeInvalid.wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through read &amp; write allocate</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b1110 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1101)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohMakeInvalid.wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back no allocate / read allocate</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache =='b0111 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1101)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohMakeInvalid.wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write back write allocate </p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b1011 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1101)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohMakeInvalid.wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back read and write allocate</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache =='b1111 &amp;&amp; ardomain inside {00,10, 01} &amp;&amp; arsnoop == 0b1101)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohMakeInvalid.wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h4 id="nativeInterface:ACE_Lite-Non-coherent">Non-coherent</h4><h5 id="nativeInterface:ACE_Lite-CleanShared.1">CleanShared</h5><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="290beb71-b4ce-423f-a9b3-301ef48f7671" class="confluenceTable"><colgroup><col style="width: 250.0px;"/><col style="width: 197.0px;"/><col style="width: 569.0px;"/><col style="width: 236.0px;"/><col style="width: 141.0px;"/><col style="width: 136.0px;"/><col style="width: 117.0px;"/><col style="width: 205.0px;"/><col style="width: 134.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>non-coherent non-bufferable, cover to both targets DII and DMI</p></td><td rowspan="9" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p /><p>Table D3-10 Cache line size transaction constraints</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain x tgt_type iff (arcache == 'b0000 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1000)</p><p>For 64B cacheline, 8B bus-width, arsize=3, arlen=7</p><p>For 64B cacheline, 16B bus-width, arsize=4, arlen=3</p><p>For 64B cacheline, 32B bus-width, arsize=5, arlen=1</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohCleanShared.devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent device, bufferable, , cover to both targets DII and DMI</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain x tgt_type iff (arcache == 'b0001 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1000)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohCleanShared.devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, non-cacheable, non-bufferable </p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain x tgt_type iff (arcache =='b0010 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1000)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohCleanShared.ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Non-cacheable, Bufferable</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain  x tgt_typeiff (arcache == 'b0011 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1000)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohCleanShared.norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent normal,Write through write allocate</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain x tgt_type iff (arcache =='b1010 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1000)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohCleanShared.wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write through read &amp; write allocate</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain x tgt_type iff (arcache == 'b1110 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1000)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohCleanShared.wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write back no allocate / read allocate</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain x tgt_type iff (arcache =='b0111 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1000)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohCleanShared.wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent normal,Write back write allocate </p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain x tgt_type iff (arcache == 'b1011 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1000)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohCleanShared.wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write back read and write allocate</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain x tgt_type iff (arcache =='b1111 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1000)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohCleanShared.wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h5 id="nativeInterface:ACE_Lite-CleanInvalid.1">CleanInvalid</h5><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="1f24f70d-cddd-4827-a765-ecd350473ea6" class="confluenceTable"><colgroup><col style="width: 251.0px;"/><col style="width: 140.0px;"/><col style="width: 348.0px;"/><col style="width: 196.0px;"/><col style="width: 158.0px;"/><col style="width: 107.0px;"/><col style="width: 133.0px;"/><col style="width: 143.0px;"/><col style="width: 86.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Noncoherent non-bufferable</p><p>Noncoh_cleanshared_devnonbuf: </p></td><td rowspan="9" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p /><p>Table D3-10 Cache line size transaction constraints</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain x tgt_type iff (arcache == 'b0000 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1001)</p><p>For 64B cacheline, 8B bus-width, arsize=3, arlen=7</p><p>For 64B cacheline, 16B bus-width, arsize=4, arlen=3</p><p>For 64B cacheline, 32B bus-width, arsize=5, arlen=1</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohCleanInvalid.devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent device, bufferable</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain x tgt_typeiff (arcache == 'b0001 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1001)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohCleanInvalid.devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, non-cacheable, non-bufferable </p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain x tgt_typeiff (arcache =='b0010 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1001)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohCleanInvalid.ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Non-cacheable, Bufferable</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain x tgt_type iff (arcache == 'b0011 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1001)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohCleanInvalid.norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal,Write through write allocate</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain x tgt_typeiff (arcache =='b1010 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1001)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohCleanInvalid.wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write through read &amp; write allocate</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain x tgt_type iff (arcache == 'b1110 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1001)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohCleanInvalid.wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back no allocate / read allocate</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain x tgt_typeiff (arcache =='b0111 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1001)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohCleanInvalid.wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal,Write back write allocate </p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain x tgt_typeiff (arcache == 'b1011 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1001)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohCleanInvalid.wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back read and write allocate</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain x tgt_typeiff (arcache =='b1111 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1001)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohCleanInvalid.wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h5 id="nativeInterface:ACE_Lite-MakeInvalid.1">MakeInvalid</h5><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="81bcbe5e-7a44-4953-84ed-1a4f10824ba4" class="confluenceTable"><colgroup><col style="width: 233.0px;"/><col style="width: 140.0px;"/><col style="width: 330.0px;"/><col style="width: 183.0px;"/><col style="width: 147.0px;"/><col style="width: 109.0px;"/><col style="width: 118.0px;"/><col style="width: 148.0px;"/><col style="width: 256.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Noncoherent non-bufferable</p><p>Noncoh_cleanshared_devnonbuf: </p></td><td rowspan="9" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p /><p>Table D3-10 Cache line size transaction constraints</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b0000 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1101)</p><p>For 64B cacheline, 8B bus-width, arsize=3, arlen=7</p><p>For 64B cacheline, 16B bus-width, arsize=4, arlen=3</p><p>For 64B cacheline, 32B bus-width, arsize=5, arlen=1</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohMakeInvalid.devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent device, bufferable</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b0001 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1101)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohMakeInvalid.devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, non-cacheable, non-bufferable </p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache =='b0010 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1101)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohMakeInvalid.ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Non-cacheable, Bufferable</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b0011 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1101)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohMakeInvalid.norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal,Write through write allocate</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache =='b1010 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1101)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohMakeInvalid.wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write through read &amp; write allocate</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b1110 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1101)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohMakeInvalid.wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back no allocate / read allocate</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache =='b0111 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1101)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohMakeInvalid.wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal,Write back write allocate </p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b1011 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1101)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohMakeInvalid.wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back read and write allocate</p></td><td class="confluenceTd"><p>cross addr_type x arburst x arsize x ardomain iff (arcache =='b1111 &amp;&amp; ardomain inside {00, 11} &amp;&amp; arsnoop == 0b1101)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohMakeInvalid.wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="nativeInterface:ACE_Lite-WriteChannelTransactions">Write Channel Transactions</h2><h3 id="nativeInterface:ACE_Lite-Non-Coherent/Non-SnoopingWrites">Non-Coherent/Non-Snooping Writes</h3><h4 id="nativeInterface:ACE_Lite-NormalAccess.2">Normal Access </h4><h5 id="nativeInterface:ACE_Lite-Narrowwrites">Narrow writes</h5><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="6c491f7f-f3f0-42ac-b794-fc7b0045b4b3" class="confluenceTable"><colgroup><col style="width: 257.0px;"/><col style="width: 140.0px;"/><col style="width: 345.0px;"/><col style="width: 191.0px;"/><col style="width: 154.0px;"/><col style="width: 120.0px;"/><col style="width: 122.0px;"/><col style="width: 149.0px;"/><col style="width: 84.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>non-coherent device, non-bufferable narrow normal write transaction</p><p>Device transactions are illegal to DMI target. <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11546" rel="nofollow">CONC-11546</a></p><p /></td><td rowspan="9" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A3.4.1 Address structure</p><p>Table A4-5 Memory type encoding</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain x tgt_type iff (awcache == 'b0000 &amp;&amp; awsize &lt; log2(bus-width) &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent device, bufferable narrow normal write transaction.</p><p>Device transactions are illegal to DMI target. <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11546" rel="nofollow">CONC-11546</a></p><p /></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain x tgt_type iff (awcache == 'b0001 &amp;&amp; awsize &lt; log2(bus-width) &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, non-cacheable, non-bufferable narrow normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain x tgt_type iff (awcache == 'b0010 &amp;&amp; awsize &lt; log2(bus-width) &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Non-cacheable, Bufferable narrow, normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain x tgt_type iff (awcache == 'b0011 &amp;&amp; awsize &lt; log2(bus-width) &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write through write allocate narrow ,normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain x tgt_type iff (awcache == 'b1010 &amp;&amp; awsize &lt; log2(bus-width) &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write through read &amp; write allocate, narrow normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain x tgt_type iff (awcache == 'b1110 &amp;&amp; awsize &lt; log2(bus-width) &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write back no allocate / read allocate, narrow normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain x tgt_type iff (awcache == 'b0111 &amp;&amp; awsize &lt; log2(bus-width) &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back write allocate wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain x tgt_type iff (awcache == 'b1011 &amp;&amp; awsize &lt; log2(bus-width) &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back read and write allocate wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain x tgt_type iff (awcache == 'b1111 &amp;&amp; awsize &lt; log2(bus-width) &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h5 id="nativeInterface:ACE_Lite-Widewrites">Wide writes<br/></h5><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="d0d608a5-179f-4cd7-942c-01c80dd5a0bc" class="confluenceTable"><colgroup><col style="width: 252.0px;"/><col style="width: 140.0px;"/><col style="width: 351.0px;"/><col style="width: 202.0px;"/><col style="width: 149.0px;"/><col style="width: 113.0px;"/><col style="width: 124.0px;"/><col style="width: 145.0px;"/><col style="width: 86.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>non-coherent device, non-bufferable wide normal write transaction</p><p>Device transactions are illegal to DMI target. <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11546" rel="nofollow">CONC-11546</a></p></td><td rowspan="9" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A3.4.1 Address structure</p><p>Table A4-5 Memory type encoding</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain x tgt_type iff (awcache =='b0000 &amp;&amp; awsize ==log2(bus-width)  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent device, bufferable wide normal write transaction</p><p>Device transactions are illegal to DMI target. <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11546" rel="nofollow">CONC-11546</a></p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain x tgt_type iff (awcache =='b0001 &amp;&amp; awsize ==log2(bus-width)  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, non-cacheable, non-bufferable wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain x tgt_type iff (awcache =='b0010 &amp;&amp; awsize ==log2(bus-width)  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Non-cacheable, Bufferable wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst  x awdomain x tgt_type iff (awcache =='b0011 &amp;&amp; awsize ==log2(bus-width)  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write through write allocate wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain x tgt_type iff (awcache =='b1010 &amp;&amp; awsize ==log2(bus-width)  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write through read &amp; write allocate wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst  x awdomain x tgt_type iff (awcache =='b1110 &amp;&amp; awsize ==log2(bus-width)  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal,Write back no allocate / read allocate wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst  x awdomain x tgt_type iff (awcache =='b0111 &amp;&amp; awsize ==log2(bus-width)  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back write allocate wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst  x awdomain x tgt_type iff (awcache =='b1011 &amp;&amp; awsize ==log2(bus-width)  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back read and write allocate wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst  x awdomain x tgt_type iff (awcache =='b1111 &amp;&amp; awsize ==log2(bus-width)  &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h4 id="nativeInterface:ACE_Lite-ExclusiveAccess.1">Exclusive Access</h4><h5 id="nativeInterface:ACE_Lite-Narrowwrites.1">Narrow writes</h5><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="7f1e2e69-ccd9-4088-8cd3-2d85b9a36b0c" class="confluenceTable"><colgroup><col style="width: 257.0px;"/><col style="width: 140.0px;"/><col style="width: 353.0px;"/><col style="width: 186.0px;"/><col style="width: 153.0px;"/><col style="width: 93.0px;"/><col style="width: 120.0px;"/><col style="width: 128.0px;"/><col style="width: 132.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>non-coherent device, non-bufferable narrow exclusive write transaction</p><p>Device transactions are illegal to DMI target. <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11546" rel="nofollow">CONC-11546</a></p><p /></td><td rowspan="4" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p> </p><p>A7.2 Exclusive accesses</p><p>A7.2.4 Exclusive access restrictions</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain  x tgt_type iff (awcache =='b0000 &amp;&amp; awsize &lt; log2(bus-width) &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 1 &amp;&amp; awsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.nw_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent device, bufferable narrow  exclusive write transaction</p><p>Device transactions are illegal to DMI target. <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11546" rel="nofollow">CONC-11546</a></p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain  x tgt_type iff (awcache =='b0001 &amp;&amp; awsize &lt; log2(bus-width) &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 1 &amp;&amp; awsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.nr_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent  non-cacheable, non-bufferable narrow exclusive write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain  x tgt_type iff (awcache =='b0010 &amp;&amp; awsize &lt; log2(bus-width) &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 1 &amp;&amp; awsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.nw_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Non-cacheable, Bufferable narrow exclusive write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain  x tgt_type iff (awcache =='b0011 &amp;&amp; awsize &lt; log2(bus-width) &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 1 &amp;&amp; awsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.nw_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h5 id="nativeInterface:ACE_Lite-Widewrite">Wide write</h5><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="35eadfe3-5a5a-488f-a901-50ef4e27477e" class="confluenceTable"><colgroup><col style="width: 256.0px;"/><col style="width: 140.0px;"/><col style="width: 355.0px;"/><col style="width: 186.0px;"/><col style="width: 154.0px;"/><col style="width: 88.0px;"/><col style="width: 125.0px;"/><col style="width: 129.0px;"/><col style="width: 129.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>non-coherent device, non-bufferable wide exclusive write transaction</p><p>Device transactions are illegal to DMI target. <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11546" rel="nofollow">CONC-11546</a></p></td><td rowspan="4" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p> </p><p>A7.2 Exclusive accesses</p><p>A7.2.4 Exclusive access restrictions</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain x tgt_type iff (awcache =='b0000 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {00, 11} &amp;&amp; &amp;&amp; awlock == 1 &amp;&amp; awsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.wr_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent device, bufferable wide exclusive write transaction</p><p>Device transactions are illegal to DMI target. <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11546" rel="nofollow">CONC-11546</a></p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst  x awdomain x tgt_type iff (awcache =='b0001 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {00, 11} &amp;&amp; &amp;&amp; awlock == 1 &amp;&amp; awsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.wr_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent non-cacheable, non-bufferable wide exclusive write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain x tgt_type iff (awcache =='b0010 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {00, 11} &amp;&amp; &amp;&amp; awlock == 1 &amp;&amp; awsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.wr_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Noncoherent  Non-cacheable, Bufferable wide exclusive write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst  x awdomain x tgt_type iff (awcache =='b0011 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {00, 11} &amp;&amp; &amp;&amp; awlock == 1 &amp;&amp; awsnoop == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.wr_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="nativeInterface:ACE_Lite-CoherentWrites">Coherent Writes</h3><h4 id="nativeInterface:ACE_Lite-WriteUnique">WriteUnique</h4><h5 id="nativeInterface:ACE_Lite-NarrowWrites">Narrow Writes</h5><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="9a3c5dfa-9ed0-4016-8022-53b0faaab5d1" class="confluenceTable"><colgroup><col style="width: 253.0px;"/><col style="width: 140.0px;"/><col style="width: 356.0px;"/><col style="width: 192.0px;"/><col style="width: 153.0px;"/><col style="width: 108.0px;"/><col style="width: 126.0px;"/><col style="width: 127.0px;"/><col style="width: 107.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent non-cacheable, non-bufferable  write transaction</p><p /></td><td rowspan="7" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D3-11 ReadOnce and WriteUnique transaction constraints</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain  iff (awcache =='b0010 &amp;&amp;  awdomain inside {10, 01} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0 &amp;&amp; awsize &lt; log2(bus-width) &amp;&amp; awlen==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent  Non-cacheable, Bufferable  write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain iff (awcache =='b0011  &amp;&amp; awdomain inside {10, 01}  &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0 &amp;&amp; awsize &lt; log2(bus-width) &amp;&amp; awlen==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent  Write through write allocate   write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain iff (awcache =='b1010 &amp;&amp; awdomain inside {10, 01}  &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0 &amp;&amp; awsize &lt; log2(bus-width) &amp;&amp; awlen==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent  Write through read &amp; write allocate   write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain  iff (awcache =='b1110  &amp;&amp; awdomain inside {10, 01}  &amp;&amp; awlock == 0 &amp;&amp; awsnoop ==0 &amp;&amp; awsize &lt; log2(bus-width) &amp;&amp; awlen==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent Write back no allocate / read allocate  write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain iff (awcache =='b0111  &amp;&amp; awdomain inside {10, 01}  &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0 &amp;&amp; awsize &lt; log2(bus-width) &amp;&amp; awlen==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent Write back write allocate  write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain  iff (awcache =='b1011  &amp;&amp; awdomain inside {10, 01}  &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0 &amp;&amp; awsize &lt; log2(bus-width) &amp;&amp; awlen==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent  Write back read and write allocate  write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain  iff (awcache =='b1111  &amp;&amp; awdomain inside {10, 01}  &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0 &amp;&amp; awsize &lt; log2(bus-width) &amp;&amp; awlen==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h5 id="nativeInterface:ACE_Lite-WideWrites">Wide Writes</h5><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="facd8a91-cc48-411a-8e9d-9915f3f754d9" class="confluenceTable"><colgroup><col style="width: 257.0px;"/><col style="width: 140.0px;"/><col style="width: 348.0px;"/><col style="width: 189.0px;"/><col style="width: 172.0px;"/><col style="width: 98.0px;"/><col style="width: 115.0px;"/><col style="width: 148.0px;"/><col style="width: 95.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent non-cacheable, non-bufferable  write transaction</p></td><td rowspan="7" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D3-11 ReadOnce and WriteUnique transaction constraints</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain  iff (awcache =='b0010 &amp;&amp;  awdomain inside {10, 01} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0 &amp;&amp; awsize == log2(bus-width ))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent  Non-cacheable, Bufferable  write transaction</p></td><td class="confluenceTd"><p>cross addr_type  x awlen x awburst x awdomain iff (awcache =='b0011  &amp;&amp; awdomain inside {10, 01}  &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0 &amp;&amp; awsize == log2(bus-width ))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent  Write through write allocate   write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst  x awdomain iff (awcache =='b1010 &amp;&amp; awdomain inside {10, 01}  &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0 &amp;&amp; awsize == log2(bus-width ))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent  Write through read &amp; write allocate   write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst  x awdomain  iff (awcache =='b1111  &amp;&amp; awdomain inside {10, 01}  &amp;&amp; awlock == 0 &amp;&amp; awsnoop ==0 &amp;&amp; awsize == log2(bus-width ))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent Write back no allocate / read allocate  write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst  x awdomain iff (awcache =='b0111  &amp;&amp; awdomain inside {10, 01}  &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0 &amp;&amp; awsize == log2(bus-width ))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent Write back write allocate  write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst  x awdomain  iff (awcache =='b1011  &amp;&amp; awdomain inside {10, 01}  &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0 &amp;&amp; awsize == log2(bus-width ))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent  Write back read and write allocate  write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain  iff (awcache =='b1111  &amp;&amp; awdomain inside {10, 01}  &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0 &amp;&amp; awsize == log2(bus-width ))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h4 id="nativeInterface:ACE_Lite-WriteLineUnique">WriteLineUnique</h4><p /><p>WriteLineUnique is a cache-line size transaction. So (arlen+1) * 2^arsize == CACHELINE_SIZE(64B).</p><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="777c7913-6249-470d-9b2c-d3f20451fc58" class="confluenceTable"><colgroup><col style="width: 252.0px;"/><col style="width: 140.0px;"/><col style="width: 357.0px;"/><col style="width: 206.0px;"/><col style="width: 147.0px;"/><col style="width: 83.0px;"/><col style="width: 130.0px;"/><col style="width: 142.0px;"/><col style="width: 105.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent device, non-bufferable  write transaction</p></td><td rowspan="9" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p /><p>Table D3-10 Cache line size transaction constraints</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain  iff (awcache =='b0000  &amp;&amp; awdomain inside {10, 01} &amp;&amp;  awlock == 0 &amp;&amp; awsnoop == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent device, bufferable  write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain  iff (awcache =='b0001  &amp;&amp; awdomain inside {10, 01} &amp;&amp;  awlock ==01 &amp;&amp; awsnoop == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent non-cacheable, non-bufferable  write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain  iff (awcache =='b0010 &amp;&amp;  awdomain inside {10, 01} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent  Non-cacheable, Bufferable  write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain iff (awcache =='b0011  &amp;&amp; awdomain inside {10, 01}  &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent  Write through write allocate   write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain iff (awcache =='b1010 &amp;&amp; awdomain inside {10, 01}  &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent  Write through read &amp; write allocate   write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain  iff (awcache =='b1111  &amp;&amp; awdomain inside {10, 01}  &amp;&amp; awlock == 0 &amp;&amp; awsnoop ==1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent Write back no allocate / read allocate  write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain iff (awcache =='b0111  &amp;&amp; awdomain inside {10, 01}  &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent Write back write allocate  write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain  iff (awcache =='b1011  &amp;&amp; awdomain inside {10, 01}  &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent  Write back read and write allocate  write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain  iff (awcache =='b1111  &amp;&amp; awdomain inside {10, 01}  &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h2 id="nativeInterface:ACE_Lite-ReadRespChannel">Read Resp Channel </h2><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="afffd361-5853-46d4-8278-bfdab19b9db1" class="confluenceTable"><colgroup><col style="width: 231.0px;"/><col style="width: 177.0px;"/><col style="width: 156.0px;"/><col style="width: 201.0px;"/><col style="width: 151.0px;"/><col style="width: 388.0px;"/><col style="width: 86.0px;"/><col style="width: 86.0px;"/><col style="width: 86.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>cover that exclusive read transaction send both OKAY and EXOKAY RResp</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>D11.1 About ACE-Lite</p></td><td class="confluenceTd"><p>cover rresp iff (arlock == 'b1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.ExcRead.RResp</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr></tbody></table></div><h2 id="nativeInterface:ACE_Lite-WriteRespChannel">Write Resp Channel</h2><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="e4c59998-e8fd-4fdc-ae99-d6c69b14d5ff" class="confluenceTable"><colgroup><col style="width: 233.0px;"/><col style="width: 180.0px;"/><col style="width: 151.0px;"/><col style="width: 205.0px;"/><col style="width: 147.0px;"/><col style="width: 388.0px;"/><col style="width: 86.0px;"/><col style="width: 86.0px;"/><col style="width: 86.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>cover that exclusive write transaction send both OKAY and EXOKAY BResp</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>D11.1 About ACE-Lite</p></td><td class="confluenceTd"><p>cover bresp iff (arlock == 'b1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.ExcWrite.BResp</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr></tbody></table></div><h1 id="nativeInterface:ACE_Lite-DirectedTestcase">Directed Testcase</h1><p>This section will be populated post coverage analysis as we discover coverage holes that don't seem to be hit by random testcases.</p><h1 id="nativeInterface:ACE_Lite-Configs">Configs</h1><p>Below are the configs and testcases this feature will be exercised, and coverage collected/analyzed and closed.</p><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="22d4438b-c89a-4f74-84d6-6e10f033d7d6" class="confluenceTable"><colgroup><col style="width: 795.0px;"/><col style="width: 627.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Configs Name/Description</strong></p></th><th class="confluenceTh"><p><strong>Testcases Name/Description</strong></p></th></tr><tr><td class="confluenceTd"><p>config3 → ACE-Lite config</p></td><td class="confluenceTd"><p>coh_noncoh_rd → random coh and noncoh read transactions</p><p>coh_noncoh_wr → random coh and noncoh write transactions</p><p>coh_noncoh_rd_wr→ random coh and noncoh read and write transactions</p><p>coh_noncoh_rd_wr_snp → random coh and noncoh read/write transactions with incoming SMI snoop traffic (DVMs)</p></td></tr></tbody></table></div><p> </p>