
---------- Begin Simulation Statistics ----------
simSeconds                                   0.076655                       # Number of seconds simulated (Second)
simTicks                                  76655360000                       # Number of ticks simulated (Tick)
finalTick                                 76655360000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    223.81                       # Real time elapsed on the host (Second)
hostTickRate                                342494656                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9639680                       # Number of bytes of host memory used (Byte)
simInsts                                     46698355                       # Number of instructions simulated (Count)
simOps                                       83201955                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   208647                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     371745                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            8                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           79                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples         2321580                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.422637                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          1.700666                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |     2312558     99.61%     99.61% |        5686      0.24%     99.86% |        2076      0.09%     99.95% |         809      0.03%     99.98% |         310      0.01%     99.99% |          91      0.00%    100.00% |          39      0.00%    100.00% |           7      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           2321580                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     28279745                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.687891                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.483386                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     1.014221                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    15535310     54.93%     54.93% |    11164448     39.48%     94.41% |     1383494      4.89%     99.31% |      135265      0.48%     99.78% |       33208      0.12%     99.90% |       16526      0.06%     99.96% |        6683      0.02%     99.98% |        2831      0.01%     99.99% |        1980      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     28279745                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     28626234                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        2.844640                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.182613                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      10.881430                       (Unspecified)
system.caches.m_latencyHistSeqr          |    28479434     99.49%     99.49% |      106059      0.37%     99.86% |       32065      0.11%     99.97% |        4697      0.02%     99.99% |        2247      0.01%     99.99% |        1289      0.00%    100.00% |         253      0.00%    100.00% |         159      0.00%    100.00% |          31      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       28626234                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     27465428                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.084807                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.020653                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     1.259412                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    27465213    100.00%    100.00% |         124      0.00%    100.00% |          74      0.00%    100.00% |          13      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     27465428                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      1160806                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    44.483438                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    38.573524                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    32.792727                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     1014221     87.37%     87.37% |      105935      9.13%     96.50% |       31991      2.76%     99.25% |        4684      0.40%     99.66% |        2246      0.19%     99.85% |        1288      0.11%     99.96% |         251      0.02%     99.98% |         159      0.01%    100.00% |          31      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      1160806                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples      1160806                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.054955                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.595599                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |     1151511     99.20%     99.20% |        6264      0.54%     99.74% |        2807      0.24%     99.98% |         108      0.01%     99.99% |         101      0.01%    100.00% |           9      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       1160806                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples      1160774                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.790330                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      2.271447                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |     1154783     99.48%     99.48% |        2771      0.24%     99.72% |        1966      0.17%     99.89% |         803      0.07%     99.96% |         310      0.03%     99.99% |          91      0.01%    100.00% |          39      0.00%    100.00% |           7      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       1160774                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         8995146      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       8651688      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       10979401      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         1160806      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      1160775      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      1160774      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        413369      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       550997      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       196441      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       8581777      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      8100691      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store     10782960      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      1160775      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      1160774      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data       964365      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       196441      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       1160806      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       1160774      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      1160806      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      1160774      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      1160806      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      1160774      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      1160806      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      1160774      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      1160806                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    44.483438                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    38.573524                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    32.792727                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     1014221     87.37%     87.37% |      105935      9.13%     96.50% |       31991      2.76%     99.25% |        4684      0.40%     99.66% |        2246      0.19%     99.85% |        1288      0.11%     99.96% |         251      0.02%     99.98% |         159      0.01%    100.00% |          31      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      1160806                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      1160805                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      8995146                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     3.480476                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.211083                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    13.678492                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     8916076     99.12%     99.12% |       56934      0.63%     99.75% |       16610      0.18%     99.94% |        3296      0.04%     99.98% |        1279      0.01%     99.99% |         708      0.01%    100.00% |         126      0.00%    100.00% |          93      0.00%    100.00% |          24      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      8995146                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      8581777                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.098453                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.017264                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     1.320611                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     8533244     99.43%     99.43% |       12271      0.14%     99.58% |       31755      0.37%     99.95% |        4419      0.05%    100.00% |          67      0.00%    100.00% |          17      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      8581777                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       413369                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    52.932641                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    45.246946                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    38.365495                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      334299     80.87%     80.87% |       56934     13.77%     94.64% |       16610      4.02%     98.66% |        3296      0.80%     99.46% |        1279      0.31%     99.77% |         708      0.17%     99.94% |         126      0.03%     99.97% |          93      0.02%     99.99% |          24      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       413369                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10484930                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.869867                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.095803                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     7.126617                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10453463     99.70%     99.70% |       26434      0.25%     99.95% |        3988      0.04%     99.99% |         512      0.00%     99.99% |         318      0.00%    100.00% |         172      0.00%    100.00% |          31      0.00%    100.00% |          10      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10484930                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples     10291961                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.093710                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.025389                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     1.359840                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |    10288058     99.96%     99.96% |        3844      0.04%    100.00% |          12      0.00%    100.00% |           5      0.00%    100.00% |          28      0.00%    100.00% |           9      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total     10291961                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples       192969                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    43.266017                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    37.853038                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    30.252282                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |      161561     83.72%     83.72% |       26417     13.69%     97.41% |        3951      2.05%     99.46% |         507      0.26%     99.72% |         318      0.16%     99.89% |         172      0.09%     99.98% |          31      0.02%     99.99% |          10      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total       192969                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      8651687                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     3.411892                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.259581                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    11.419630                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     8617465     99.60%     99.60% |       21019      0.24%     99.85% |       11188      0.13%     99.98% |         832      0.01%     99.99% |         632      0.01%     99.99% |         399      0.00%    100.00% |          93      0.00%    100.00% |          55      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      8651687                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      8100691                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.031609                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.005929                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.722249                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     8085517     99.81%     99.81% |        4341      0.05%     99.87% |       10650      0.13%    100.00% |         166      0.00%    100.00% |          14      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      8100691                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples       550996                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    38.406578                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    34.355604                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    27.056604                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |      516774     93.79%     93.79% |       21019      3.81%     97.60% |       11188      2.03%     99.63% |         832      0.15%     99.79% |         632      0.11%     99.90% |         399      0.07%     99.97% |          93      0.02%     99.99% |          55      0.01%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total       550996                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       494471                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     2.022175                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.281902                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     7.660940                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      492430     99.59%     99.59% |        1672      0.34%     99.93% |         279      0.06%     99.98% |          57      0.01%     99.99% |          18      0.00%    100.00% |          10      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       494471                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       490999                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.537374                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.247637                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     3.258576                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      490843     99.97%     99.97% |         107      0.02%     99.99% |          37      0.01%    100.00% |           8      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       490999                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples         3472                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    70.581221                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    59.134287                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    46.085228                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |        1587     45.71%     45.71% |        1565     45.07%     90.78% |         242      6.97%     97.75% |          49      1.41%     99.16% |          17      0.49%     99.65% |           9      0.26%     99.91% |           1      0.03%     99.94% |           1      0.03%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total         3472                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       413369                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    52.932641                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    45.246946                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    38.365495                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      334299     80.87%     80.87% |       56934     13.77%     94.64% |       16610      4.02%     98.66% |        3296      0.80%     99.46% |        1279      0.31%     99.77% |         708      0.17%     99.94% |         126      0.03%     99.97% |          93      0.02%     99.99% |          24      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       413369                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples       192969                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    43.266017                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    37.853038                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    30.252282                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |      161561     83.72%     83.72% |       26417     13.69%     97.41% |        3951      2.05%     99.46% |         507      0.26%     99.72% |         318      0.16%     99.89% |         172      0.09%     99.98% |          31      0.02%     99.99% |          10      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total       192969                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples       550996                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    38.406578                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    34.355604                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    27.056604                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |      516774     93.79%     93.79% |       21019      3.81%     97.60% |       11188      2.03%     99.63% |         832      0.15%     99.79% |         632      0.11%     99.90% |         399      0.07%     99.97% |          93      0.02%     99.99% |          55      0.01%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total       550996                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples         3472                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    70.581221                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    59.134287                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    46.085228                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |        1587     45.71%     45.71% |        1565     45.07%     90.78% |         242      6.97%     97.75% |          49      1.41%     99.16% |          17      0.49%     99.65% |           9      0.26%     99.91% |           1      0.03%     99.94% |           1      0.03%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total         3472                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      2321580                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.422637                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     1.700666                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-7      2312558     99.61%     99.61% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-15         5686      0.24%     99.86% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-23         2076      0.09%     99.95% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-31          809      0.03%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-39          310      0.01%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::40-47           91      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-55           39      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::56-63            7      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-71            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::72-79            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      2321580                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     27465428                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      1160807                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     28626235                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.015143                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5322.757247                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.420173                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1180.380524                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  76655360000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.060572                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999922                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.015143                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5021.172910                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.015143                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.989251                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  76655360000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.030286                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9587.747080                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.030391                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.529591                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.015143                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999100                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.031841                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999113                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       2321612                       (Unspecified)
system.caches.network.msg_byte.Control       18572896                       (Unspecified)
system.caches.network.msg_count.Data          2321549                       (Unspecified)
system.caches.network.msg_byte.Data         167151528                       (Unspecified)
system.caches.network.msg_count.Response_Data      2321612                       (Unspecified)
system.caches.network.msg_byte.Response_Data    167156064                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      2321548                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     18572384                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.030286                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7587.747471                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.015143                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3322.778929                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.015143                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3021.174892                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  76655360000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.571487                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      1160806                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      9286448                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      1160775                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     83575800                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      1160806                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     83578032                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      1160774                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      9286192                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.015143                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4322.768101                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.015143                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4021.173914                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.100816                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6587.747628                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  76655360000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.571570                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      1160806                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     83578032                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      1160774                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      9286192                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.571404                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      1160806                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      9286448                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      1160775                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     83575800                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.571486                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      1160806                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      9286448                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      1160774                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     83575728                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      1160806                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     83578032                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      1160774                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      9286192                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.030286                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8587.747289                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.021127                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2322.789731                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.015559                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2021.175845                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  76655360000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.571403                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      1160806                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      9286448                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      1160774                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     83575728                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.571570                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      1160806                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     83578032                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      1160774                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      9286192                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  76655360000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  76655360000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  76655360000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         76655361                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        98773766                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   930080                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       94514992                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2050                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             16501871                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          19750568                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               12440                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            72679641                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.300433                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.829855                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  38873426     53.49%     53.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  10743336     14.78%     68.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   6845140      9.42%     77.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   5515177      7.59%     85.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   4006868      5.51%     90.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   3790486      5.22%     96.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1994265      2.74%     98.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    697191      0.96%     99.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    213752      0.29%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              72679641                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   44369     19.26%     19.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     19.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     19.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     19.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     19.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     19.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     19.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     19.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     19.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     19.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     19.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     19.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     19.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     37      0.02%     19.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     19.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     88      0.04%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     4      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   14      0.01%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     19.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 180467     78.35%     97.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  4953      2.15%     99.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               276      0.12%     99.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              130      0.06%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1658709      1.75%      1.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      55145676     58.35%     60.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1916      0.00%     60.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         41704      0.04%     60.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      1881456      1.99%     62.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     62.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       262384      0.28%     62.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       262144      0.28%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         6778      0.01%     62.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       274802      0.29%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            6      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        14144      0.01%     63.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       409051      0.43%     63.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1017      0.00%     63.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       529162      0.56%     64.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       395904      0.42%     64.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv       131270      0.14%     64.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       395619      0.42%     64.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     19552608     20.69%     85.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      9811262     10.38%     96.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2410432      2.55%     98.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1328948      1.41%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       94514992                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.232986                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              230338                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.002437                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                243193832                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               106434877                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        84409080                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  18748176                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  9774478                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          9360795                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    83712297                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      9374324                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                        193173                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                        2729530                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                       591440                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   99703846                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                     1014                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                     23034664                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                    11722133                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                    930072                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                         35606                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                       532202                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents               4050                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              73496                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           76548                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                   150044                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          94076567                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      21855511                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    438420                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           32855375                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        7079919                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     10999864                       # Number of stores executed (Count)
system.cpu.numRate                           1.227267                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     93898485                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    93769875                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      66621581                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                     107130642                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.223266                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.621872                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                          205203                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         3975720                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    46698355                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      83201955                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.641500                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.641500                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.609199                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.609199                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  148061889                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  66033320                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     9238244                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    7499607                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    19654865                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   19985596                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  48211293                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  1835143                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       23034664                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      11722133                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      9840960                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2258362                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 7870269                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2925063                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            147697                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              4458471                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 4456386                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999532                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1671878                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 22                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            5775                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               4122                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1653                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          542                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        16338195                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          917640                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            147600                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     70536879                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.179553                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.128543                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        42326633     60.01%     60.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        12219934     17.32%     77.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4507899      6.39%     83.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         4144146      5.88%     89.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          831259      1.18%     90.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1137840      1.61%     92.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          653641      0.93%     93.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1126513      1.60%     94.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3589014      5.09%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     70536879                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             46698355                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               83201955                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    28946256                       # Number of memory references committed (Count)
system.cpu.commit.loads                      18461107                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6243781                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                    9250214                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    76581597                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               1585495                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1587115      1.91%      1.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     48127630     57.84%     59.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1898      0.00%     59.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        34952      0.04%     59.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      1839841      2.21%     62.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       262384      0.32%     62.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       262144      0.32%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6468      0.01%     62.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       273245      0.33%     62.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     62.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13122      0.02%     62.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       404683      0.49%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          419      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       524288      0.63%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       393216      0.47%     64.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv       131072      0.16%     64.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       393216      0.47%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     16087725     19.34%     84.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      9163534     11.01%     95.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2373382      2.85%     98.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1321615      1.59%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     83201955                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3589014                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                 20072020                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              37439681                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  13790554                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1184213                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 193173                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              4351810                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   649                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              101825848                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2964                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles           25007159                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       61081140                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     7870269                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            6132386                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      47458802                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  387632                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  802                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4056                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           34                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        14972                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   8662886                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 64583                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           72679641                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.445027                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.825772                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 55462995     76.31%     76.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   833107      1.15%     77.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   976183      1.34%     78.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1475456      2.03%     80.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1387511      1.91%     82.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1212351      1.67%     84.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1585505      2.18%     86.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1284917      1.77%     88.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8461616     11.64%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             72679641                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.102671                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.796828                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                    10871769                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 4573552                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                11168                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                4050                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1236983                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    2                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1775                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           18461107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.008238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            10.563111                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               17804885     96.45%     96.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                86905      0.47%     96.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               106359      0.58%     97.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               224223      1.21%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                54859      0.30%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                65664      0.36%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                23268      0.13%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                27456      0.15%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                18996      0.10%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 9950      0.05%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               3520      0.02%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               3627      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               3124      0.02%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4147      0.02%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               5015      0.03%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               4195      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               3443      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               2470      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               2139      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1610      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1020      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                500      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                338      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                266      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                235      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                247      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                228      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                217      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                232      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                308      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1661      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              552                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             18461107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                21851410                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                10999867                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      7281                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       735                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  76655360000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 8663477                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       809                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  76655360000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  76655360000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 193173                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 20807107                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 3431433                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       30086724                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  14156832                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               4004372                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              100913898                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  8554                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 475902                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                2077413                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  20535                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              46                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           105998518                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   247173680                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                162599927                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   9423579                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              84401427                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 21597073                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  930244                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              930407                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8850280                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        165940039                       # The number of ROB reads (Count)
system.cpu.rob.writes                       201223326                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 46698355                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   83201955                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    66                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples    864258.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000091071750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         31781                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         31781                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              1731900                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              497496                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1160806                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1160774                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1160806                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1160774                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  824925                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 632397                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.12                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.10                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1160806                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1160774                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   233591                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    68379                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    23705                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     7876                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     1567                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                      572                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                      153                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                       28                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    7460                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    8470                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   18112                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   26428                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   31248                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   32930                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   33880                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   34183                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   34240                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   33763                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   34025                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   37937                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   34179                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   32392                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   32114                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   32181                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   31935                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   32012                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     533                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                     181                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                      71                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                      38                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                      25                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                      12                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       8                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        31781                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       10.568327                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean       9.508193                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       4.287574                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-1               14      0.04%      0.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2-3             1031      3.24%      3.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4-5             4680     14.73%     18.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6-7             4557     14.34%     32.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8-9             2037      6.41%     38.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10-11           3112      9.79%     48.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12-13           6313     19.86%     68.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14-15           6797     21.39%     89.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16-17           2690      8.46%     98.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18-19            415      1.31%     99.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20-21             90      0.28%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22-23             29      0.09%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24-25             12      0.04%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::26-27              1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::28-29              2      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::58-59              1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          31781                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        31781                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.624618                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.592048                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.072273                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             22838     71.86%     71.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               823      2.59%     74.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              5969     18.78%     93.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19              1659      5.22%     98.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20               395      1.24%     99.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                63      0.20%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                23      0.07%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 9      0.03%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::25                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          31781                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 52795200                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 74291584                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              74289536                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               969163591.43052745                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               969136874.44687486                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    76655299000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       33018.59                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     21496384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     33814208                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 280428974.568771183491                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 441119942.558485090733                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      1160806                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      1160774                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  13611070250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1958025174250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     11725.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1686827.22                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     74291584                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        74291584                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     74289536                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     74289536                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      1160806                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1160806                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      1160774                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1160774                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    969163591                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          969163591                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    969136874                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         969136874                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1938300466                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1938300466                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                335881                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               528347                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          4725                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          3576                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         21014                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         28571                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          9306                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         12105                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          3041                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          5145                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          3186                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          3068                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         3137                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       153836                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        47492                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        32353                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         3063                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         2263                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          5464                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          4275                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         28711                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        106954                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         18857                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         12938                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          3675                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          5905                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          3846                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          3718                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         3851                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       179042                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        95284                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        49026                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         3909                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         2892                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               7313301500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1679405000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         13611070250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 21773.49                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            40523.49                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               234817                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              464209                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             69.91                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            87.86                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       165198                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   334.806572                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   203.760299                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   326.712403                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        53615     32.45%     32.45% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        37259     22.55%     55.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        18913     11.45%     66.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        12125      7.34%     73.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         8810      5.33%     79.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         7372      4.46%     83.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         5396      3.27%     86.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         3514      2.13%     88.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        18194     11.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       165198                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               21496384                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            33814208                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               280.428975                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               441.119943                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     5.64                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.19                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                3.45                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                80.88                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  76655360000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        493809540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        262462200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       624628620                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      974986380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 6050516160.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  26536266210                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   7089328800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    42031997910                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    548.324317                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  18145066250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2559440000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  55950853750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        685732740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        364464210                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1773561720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     1782984960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 6050516160.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  33131279640                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1535633280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    45324172710                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    591.272061                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   3695876000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2559440000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  70400044000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  76655360000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001493                       # Number of seconds simulated (Second)
simTicks                                   1492522000                       # Number of ticks simulated (Tick)
finalTick                                 78147882000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      3.72                       # Real time elapsed on the host (Second)
hostTickRate                                401319285                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9639680                       # Number of bytes of host memory used (Byte)
simInsts                                     47746939                       # Number of instructions simulated (Count)
simOps                                       85102518                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 12838214                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   22882360                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            8                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           79                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples         4679416                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.420180                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          1.695750                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |     4661369     99.61%     99.61% |       11373      0.24%     99.86% |        4152      0.09%     99.95% |        1620      0.03%     99.98% |         620      0.01%     99.99% |         182      0.00%    100.00% |          78      0.00%    100.00% |          14      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           4679416                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     28718834                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.697606                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.489010                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     1.027706                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    15716128     54.72%     54.72% |    11338613     39.48%     94.21% |     1440045      5.01%     99.22% |      162128      0.56%     99.78% |       33853      0.12%     99.90% |       16572      0.06%     99.96% |        6684      0.02%     99.98% |        2831      0.01%     99.99% |        1980      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     28718834                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     29066310                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        2.887635                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.183383                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      11.213569                       (Unspecified)
system.caches.m_latencyHistSeqr          |    28903317     99.44%     99.44% |      120179      0.41%     99.85% |       32695      0.11%     99.97% |        5741      0.02%     99.98% |        2513      0.01%     99.99% |        1383      0.00%    100.00% |         268      0.00%    100.00% |         177      0.00%    100.00% |          37      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       29066310                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     27887376                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.085595                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.020661                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     1.272157                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    27887155    100.00%    100.00% |         124      0.00%    100.00% |          79      0.00%    100.00% |          14      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     27887376                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      1178934                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    45.514438                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    39.155530                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    34.176713                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     1016162     86.19%     86.19% |      120055     10.18%     96.38% |       32616      2.77%     99.14% |        5727      0.49%     99.63% |        2512      0.21%     99.84% |        1382      0.12%     99.96% |         266      0.02%     99.98% |         177      0.02%    100.00% |          37      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      1178934                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples      2339740                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.054557                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.593401                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |     2321144     99.21%     99.21% |       12533      0.54%     99.74% |        5615      0.24%     99.98% |         216      0.01%     99.99% |         202      0.01%    100.00% |          18      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       2339740                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples      2339676                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.785813                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      2.265328                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |     2327692     99.49%     99.49% |        5542      0.24%     99.72% |        3932      0.17%     99.89% |        1608      0.07%     99.96% |         620      0.03%     99.99% |         182      0.01%    100.00% |          78      0.00%    100.00% |          14      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       2339676                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         9164997      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       8790208      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       11111106      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         1178934      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      1178903      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      1178902      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        430109      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       552116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       196710      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       8734888      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      8238092      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store     10914396      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      1178903      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      1178902      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data       982224      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       196710      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       1178935      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       1178903      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      1178934      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      1178902      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      1178935      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      1178903      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      1178934      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      1178902      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      1178934                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    45.514438                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    39.155530                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    34.176713                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     1016162     86.19%     86.19% |      120055     10.18%     96.38% |       32616      2.77%     99.14% |        5727      0.49%     99.63% |        2512      0.21%     99.84% |        1382      0.12%     99.96% |         266      0.02%     99.98% |         177      0.02%    100.00% |          37      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      1178934                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      2339738                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      9164997                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     3.647625                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.217462                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    14.552169                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     9069766     98.96%     98.96% |       71054      0.78%     99.74% |       17223      0.19%     99.92% |        4326      0.05%     99.97% |        1544      0.02%     99.99% |         802      0.01%    100.00% |         141      0.00%    100.00% |         111      0.00%    100.00% |          30      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      9164997                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      8734888                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.098284                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.017204                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     1.320524                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     8685657     99.44%     99.44% |       12272      0.14%     99.58% |       32452      0.37%     99.95% |        4419      0.05%    100.00% |          67      0.00%    100.00% |          17      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      8734888                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       430109                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    55.421040                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    46.825756                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    40.798680                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      334878     77.86%     77.86% |       71054     16.52%     94.38% |       17223      4.00%     98.38% |        4326      1.01%     99.39% |        1544      0.36%     99.75% |         802      0.19%     99.93% |         141      0.03%     99.97% |         111      0.03%     99.99% |          30      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       430109                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10616004                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.863651                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.095205                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     7.094981                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10584526     99.70%     99.70% |       26434      0.25%     99.95% |        3996      0.04%     99.99% |         515      0.00%     99.99% |         318      0.00%    100.00% |         172      0.00%    100.00% |          31      0.00%    100.00% |          10      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10616004                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples     10422766                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.095880                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.025574                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     1.390541                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |    10418589     99.96%     99.96% |        4112      0.04%    100.00% |          12      0.00%    100.00% |           5      0.00%    100.00% |          31      0.00%    100.00% |          11      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total     10422766                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples       193238                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    43.275287                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    37.866189                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    30.240302                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |      161825     83.74%     83.74% |       26417     13.67%     97.41% |        3954      2.05%     99.46% |         509      0.26%     99.72% |         318      0.16%     99.89% |         172      0.09%     99.98% |          31      0.02%     99.99% |          10      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total       193238                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      8790207                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     3.380697                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.255813                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    11.346792                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     8755964     99.61%     99.61% |       21019      0.24%     99.85% |       11197      0.13%     99.98% |         843      0.01%     99.99% |         633      0.01%     99.99% |         399      0.00%    100.00% |          93      0.00%    100.00% |          55      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      8790207                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      8238092                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.032167                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.005998                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.731408                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     8222485     99.81%     99.81% |        4341      0.05%     99.86% |       11081      0.13%    100.00% |         168      0.00%    100.00% |          14      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      8238092                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples       552115                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    38.423050                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    34.374247                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    27.047634                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |      517872     93.80%     93.80% |       21019      3.81%     97.60% |       11197      2.03%     99.63% |         843      0.15%     99.79% |         633      0.11%     99.90% |         399      0.07%     99.97% |          93      0.02%     99.99% |          55      0.01%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total       552115                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       495102                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     2.021553                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.282088                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     7.656111                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      493061     99.59%     99.59% |        1672      0.34%     99.93% |         279      0.06%     99.98% |          57      0.01%     99.99% |          18      0.00%    100.00% |          10      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       495102                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       491630                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.537370                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.247863                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     3.256568                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      491474     99.97%     99.97% |         107      0.02%     99.99% |          37      0.01%    100.00% |           8      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       491630                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples         3472                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    70.581221                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    59.134287                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    46.085228                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |        1587     45.71%     45.71% |        1565     45.07%     90.78% |         242      6.97%     97.75% |          49      1.41%     99.16% |          17      0.49%     99.65% |           9      0.26%     99.91% |           1      0.03%     99.94% |           1      0.03%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total         3472                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       430109                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    55.421040                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    46.825756                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    40.798680                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      334878     77.86%     77.86% |       71054     16.52%     94.38% |       17223      4.00%     98.38% |        4326      1.01%     99.39% |        1544      0.36%     99.75% |         802      0.19%     99.93% |         141      0.03%     99.97% |         111      0.03%     99.99% |          30      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       430109                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples       193238                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    43.275287                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    37.866189                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    30.240302                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |      161825     83.74%     83.74% |       26417     13.67%     97.41% |        3954      2.05%     99.46% |         509      0.26%     99.72% |         318      0.16%     99.89% |         172      0.09%     99.98% |          31      0.02%     99.99% |          10      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total       193238                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples       552115                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    38.423050                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    34.374247                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    27.047634                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |      517872     93.80%     93.80% |       21019      3.81%     97.60% |       11197      2.03%     99.63% |         843      0.15%     99.79% |         633      0.11%     99.90% |         399      0.07%     99.97% |          93      0.02%     99.99% |          55      0.01%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total       552115                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples         3472                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    70.581221                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    59.134287                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    46.085228                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |        1587     45.71%     45.71% |        1565     45.07%     90.78% |         242      6.97%     97.75% |          49      1.41%     99.16% |          17      0.49%     99.65% |           9      0.26%     99.91% |           1      0.03%     99.94% |           1      0.03%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total         3472                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      2357836                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.417761                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     1.690892                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-7      2348811     99.62%     99.62% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-15         5687      0.24%     99.86% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-23         2076      0.09%     99.95% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-31          811      0.03%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-39          310      0.01%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::40-47           91      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-55           39      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::56-63            7      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-71            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::72-79            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      2357836                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     27887376                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      1178935                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     29066311                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.015086                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5319.776587                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.418896                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1180.635657                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  78147882000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.060343                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999923                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.015086                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5020.780256                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.015086                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.989456                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  78147882000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.030171                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9586.824733                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.030281                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.550955                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.015086                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999117                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.031777                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999130                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       2357870                       (Unspecified)
system.caches.network.msg_byte.Control       18862960                       (Unspecified)
system.caches.network.msg_count.Data          2357806                       (Unspecified)
system.caches.network.msg_byte.Data         169762032                       (Unspecified)
system.caches.network.msg_count.Response_Data      2357868                       (Unspecified)
system.caches.network.msg_byte.Response_Data    169766496                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      2357804                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     18862432                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.024293                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7539.453355                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.012146                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3166.691010                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.012146                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.613726                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1492522000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     6.073076                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      1178935                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      9431480                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      1178903                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     84881016                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      1178934                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     84883248                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      1178902                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      9431216                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.015086                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4319.787234                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.015086                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4020.781241                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.100258                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6586.825271                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  78147882000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     6.072942                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      1178934                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     84883248                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      1178902                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      9431216                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     6.073210                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      1178935                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      9431480                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      1178903                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     84881016                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     6.073110                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      1178935                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      9431480                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      1178903                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     84881016                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      1178934                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     84883248                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      1178902                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      9431216                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.030171                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8586.824938                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.020979                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2319.808450                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.015495                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2020.783135                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  78147882000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     6.073277                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      1178935                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      9431480                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      1178903                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     84881016                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     6.072942                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      1178934                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     84883248                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      1178902                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      9431216                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  78147882000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  78147882000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  78147882000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1492522                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         1975411                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        1963055                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                74847                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             46309                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             1481450                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.325090                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.241120                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    962869     65.00%     65.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    113301      7.65%     72.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     80284      5.42%     78.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     52503      3.54%     81.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     82643      5.58%     87.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     45772      3.09%     90.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     76560      5.17%     95.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     27259      1.84%     97.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40259      2.72%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1481450                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   16711     32.21%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 1      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     32.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  34818     67.11%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               353      0.68%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       1018164     51.87%     51.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     51.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     51.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       136065      6.93%     58.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     58.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     58.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     58.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     58.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     58.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     58.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     58.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     58.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     58.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     58.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     58.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     58.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     58.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     58.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     58.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        66077      3.37%     62.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     62.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     62.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     62.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult        65889      3.36%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       340077     17.32%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        68125      3.47%     86.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       202580     10.32%     96.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        66076      3.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        1963055                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.315260                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               51883                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.026430                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  4117896                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 1343487                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1291708                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1341551                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   706784                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           668175                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     1343986                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       670952                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           634                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           9011                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                         9688                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    1975412                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       544877                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      136276                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                         9818                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 13                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               1                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        1                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           1963034                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        542647                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                        25                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             676847                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         136002                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       134200                       # Number of stores executed (Count)
system.cpu.numRate                           1.315246                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      1960888                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     1959883                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       1552566                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       1809938                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.313135                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.857801                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                            1173                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           11072                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1048584                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1900563                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.423369                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.423369                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.702558                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.702558                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    2169039                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   1088320                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      729790                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     602146                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                      338805                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     271772                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                    949175                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         544877                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        136276                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       227473                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        69130                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  138229                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             69007                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 3                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                69222                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                   69218                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999942                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       1                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           74833                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      1471805                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.291314                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.681442                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1109391     75.38%     75.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           41916      2.85%     78.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           48522      3.30%     81.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           74333      5.05%     86.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            8890      0.60%     87.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            2325      0.16%     87.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               2      0.00%     87.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               1      0.00%     87.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          186425     12.67%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      1471805                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1048584                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1900563                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      655364                       # Number of memory references committed (Count)
system.cpu.commit.loads                        524290                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     131075                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     655360                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1507346                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       983055     51.72%     51.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     51.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     51.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       131072      6.90%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        65536      3.45%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult        65536      3.45%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       327682     17.24%     82.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        65538      3.45%     86.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       196608     10.34%     96.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        65536      3.45%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1900563                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        186425                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   103706                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1112051                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    216682                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 48377                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    634                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                68599                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     2                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                1982757                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     6                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             187223                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        1106422                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      138229                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              69219                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       1293591                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1272                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    138573                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    59                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1481450                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.353564                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.827362                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  1195411     80.69%     80.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      507      0.03%     80.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      113      0.01%     80.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    17023      1.15%     81.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      655      0.04%     81.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                       97      0.01%     81.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    61459      4.15%     86.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    67903      4.58%     90.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   138282      9.33%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1481450                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.092614                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.741310                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      338742                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   20587                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  13                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   5201                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             524290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             10.615894                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            30.151912                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 477475     91.07%     91.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  298      0.06%     91.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  972      0.19%     91.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  693      0.13%     91.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  270      0.05%     91.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  439      0.08%     91.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 6259      1.19%     92.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                13271      2.53%     95.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                13508      2.58%     97.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   56      0.01%     97.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 70      0.01%     97.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                112      0.02%     97.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               6259      1.19%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                183      0.03%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                177      0.03%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                216      0.04%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                276      0.05%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                507      0.10%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                640      0.12%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                396      0.08%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                296      0.06%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                303      0.06%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                275      0.05%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                161      0.03%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                168      0.03%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 97      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                187      0.04%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                211      0.04%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 72      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 68      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              375      0.07%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              552                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               524290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  542647                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  134200                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       256                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1492522000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  138573                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1492522000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1492522000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    634                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   128553                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   18699                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    239912                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1093652                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                1975866                       # Number of instructions processed by rename (Count)
system.cpu.rename.IQFullEvents                      7                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                1077781                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.renamedOperands             1975915                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     4224447                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  2180421                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    749599                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               1900559                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    75355                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    266065                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          3252703                       # The number of ROB reads (Count)
system.cpu.rob.writes                         3960451                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1048584                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1900563                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples     34018.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000025855750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          1093                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          1093                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                40717                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               16554                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        18129                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       18129                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      18129                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     18129                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    1710                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                    530                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.95                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.34                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  18129                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 18129                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     8240                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     8151                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       26                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      42                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      53                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     494                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1022                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    1089                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    1099                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1110                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1108                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1110                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1100                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    1172                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    1543                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    1107                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    1104                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    1105                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    1122                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    1094                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    1113                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         1093                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.026532                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      14.998143                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.917988                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 8      0.73%      0.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                34      3.11%      3.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14               253     23.15%     26.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15               464     42.45%     69.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               297     27.17%     96.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                34      3.11%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                 3      0.27%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           1093                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         1093                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.110704                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.104258                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.474250                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              1034     94.60%     94.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 4      0.37%     94.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                48      4.39%     99.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 7      0.64%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           1093                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   109440                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1160256                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               1160256                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               777379495.91362810                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               777379495.91362810                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1492569000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       41165.23                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1      1050816                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1      1126976                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 704053943.593461275101                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 755081667.137904763222                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1        18129                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1        18129                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1   1304883500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  37531514250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     71977.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   2070247.35                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1      1160192                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1160192                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1      1160256                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      1160256                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1        18128                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            18128                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1        18129                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           18129                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    777336615                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          777336615                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    777379496                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         777379496                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1554716111                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1554716111                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 16419                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                17609                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1048                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          906                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         1035                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1078                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1088                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          1834                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1027                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          1025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          1025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         1025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          890                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1464                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1064                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1087                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                997027250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               82095000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          1304883500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 60723.99                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            79473.99                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  691                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               16519                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate              4.21                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            93.81                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        16819                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   129.487841                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    82.224371                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   209.525824                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        14713     87.48%     87.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          406      2.41%     89.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          290      1.72%     91.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          239      1.42%     93.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          229      1.36%     94.40% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          180      1.07%     95.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          104      0.62%     96.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          121      0.72%     96.81% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          537      3.19%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        16819                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                1050816                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             1126976                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               704.053944                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               755.081667                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    11.40                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 5.50                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                5.90                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                50.58                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1492522000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         60811380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         32322015                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        58662240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       47011320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 118010880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    581197650                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     83699040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      981714525                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    657.755480                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    191080000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     49920000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   1251522000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         59269140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         31506090                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        58569420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       44907660                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 118010880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    544276470                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    114790560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      971330220                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    650.797925                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    265814500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     49920000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   1176787500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1492522000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000807                       # Number of seconds simulated (Second)
simTicks                                    807157000                       # Number of ticks simulated (Tick)
finalTick                                 78955039000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      2.46                       # Real time elapsed on the host (Second)
hostTickRate                                328565353                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9648896                       # Number of bytes of host memory used (Byte)
simInsts                                     48412043                       # Number of instructions simulated (Count)
simOps                                       86497559                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 19706169                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   35208838                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            8                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           79                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples         7059014                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.418404                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          1.693008                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |     7031883     99.62%     99.62% |       17097      0.24%     99.86% |        6241      0.09%     99.95% |        2433      0.03%     99.98% |         932      0.01%     99.99% |         275      0.00%    100.00% |         118      0.00%    100.00% |          21      0.00%    100.00% |          11      0.00%    100.00% |           3      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           7059014                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     29013838                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.713219                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.496921                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     1.057541                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    15810786     54.49%     54.49% |    11432624     39.40%     93.90% |     1489547      5.13%     99.03% |      203529      0.70%     99.73% |       49011      0.17%     99.90% |       16720      0.06%     99.96% |        6767      0.02%     99.98% |        2859      0.01%     99.99% |        1995      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     29013838                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     29361342                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        2.894011                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.183300                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      11.256212                       (Unspecified)
system.caches.m_latencyHistSeqr          |    29196547     99.44%     99.44% |      121169      0.41%     99.85% |       33156      0.11%     99.96% |        5980      0.02%     99.98% |        2583      0.01%     99.99% |        1418      0.00%    100.00% |         270      0.00%    100.00% |         178      0.00%    100.00% |          41      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       29361342                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     28171527                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.085392                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.020551                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     1.271957                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    28171301    100.00%    100.00% |         127      0.00%    100.00% |          81      0.00%    100.00% |          14      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     28171527                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      1189815                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    45.717106                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    39.318906                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    34.308720                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     1025246     86.17%     86.17% |      121042     10.17%     96.34% |       33075      2.78%     99.12% |        5966      0.50%     99.62% |        2582      0.22%     99.84% |        1417      0.12%     99.96% |         268      0.02%     99.98% |         178      0.01%    100.00% |          41      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      1189815                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples      3529555                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.054388                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.592622                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |     3501597     99.21%     99.21% |       18840      0.53%     99.74% |        8440      0.24%     99.98% |         327      0.01%     99.99% |         306      0.01%    100.00% |          27      0.00%    100.00% |          18      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       3529555                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples      3529459                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.782430                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      2.261944                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |     3511446     99.49%     99.49% |        8330      0.24%     99.73% |        5908      0.17%     99.89% |        2415      0.07%     99.96% |         932      0.03%     99.99% |         275      0.01%    100.00% |         118      0.00%    100.00% |          21      0.00%    100.00% |          11      0.00%    100.00% |           3      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       3529459                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         9188888      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       8928348      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       11244107      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         1189815      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      1189784      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      1189783      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        439113      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       553534      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       197169      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       8749775      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      8374814      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store     11046938      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      1189784      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      1189783      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data       992646      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       197169      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       1189816      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       1189784      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      1189815      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      1189784      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      1189816      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      1189784      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      1189815      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      1189784      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      1189815                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    45.717106                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    39.318906                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    34.308720                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     1025246     86.17%     86.17% |      121042     10.17%     96.34% |       33075      2.78%     99.12% |        5966      0.50%     99.62% |        2582      0.22%     99.84% |        1417      0.12%     99.96% |         268      0.02%     99.98% |         178      0.01%    100.00% |          41      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      1189815                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      3529552                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      9188888                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     3.707508                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.221814                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    14.734556                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     9092255     98.95%     98.95% |       71760      0.78%     99.73% |       17599      0.19%     99.92% |        4544      0.05%     99.97% |        1611      0.02%     99.99% |         831      0.01%    100.00% |         142      0.00%    100.00% |         112      0.00%    100.00% |          34      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      9188888                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      8749775                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.098218                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.017193                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     1.320134                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     8700496     99.44%     99.44% |       12288      0.14%     99.58% |       32479      0.37%     99.95% |        4422      0.05%    100.00% |          69      0.00%    100.00% |          17      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      8749775                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       439113                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    55.700273                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    47.114733                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    40.860177                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      342480     77.99%     77.99% |       71760     16.34%     94.34% |       17599      4.01%     98.34% |        4544      1.03%     99.38% |        1611      0.37%     99.75% |         831      0.19%     99.93% |         142      0.03%     99.97% |         112      0.03%     99.99% |          34      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       439113                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10748592                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.856268                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.094313                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     7.065318                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10717036     99.71%     99.71% |       26490      0.25%     99.95% |        4010      0.04%     99.99% |         522      0.00%    100.00% |         319      0.00%    100.00% |         172      0.00%    100.00% |          31      0.00%    100.00% |          10      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10748592                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples     10554943                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.095740                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.025411                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     1.389815                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |    10550765     99.96%     99.96% |        4113      0.04%    100.00% |          12      0.00%    100.00% |           5      0.00%    100.00% |          31      0.00%    100.00% |          11      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total     10554943                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples       193649                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    43.309271                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    37.894302                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    30.259049                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |      162158     83.74%     83.74% |       26473     13.67%     97.41% |        3968      2.05%     99.46% |         516      0.27%     99.72% |         319      0.16%     99.89% |         172      0.09%     99.98% |          31      0.02%     99.99% |          10      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total       193649                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      8928347                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     3.354113                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.252316                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    11.296241                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     8893807     99.61%     99.61% |       21226      0.24%     99.85% |       11265      0.13%     99.98% |         857      0.01%     99.99% |         635      0.01%     99.99% |         404      0.00%    100.00% |          94      0.00%    100.00% |          55      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      8928347                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      8374814                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.032323                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.006004                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.734887                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     8358924     99.81%     99.81% |        4352      0.05%     99.86% |       11348      0.14%    100.00% |         170      0.00%    100.00% |          16      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      8374814                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples       553533                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    38.482212                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    34.416459                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    27.102103                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |      518993     93.76%     93.76% |       21226      3.83%     97.59% |       11265      2.04%     99.63% |         857      0.15%     99.78% |         635      0.11%     99.90% |         404      0.07%     99.97% |          94      0.02%     99.99% |          55      0.01%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total       553533                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       495515                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     2.028607                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.282484                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     7.702895                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      493449     99.58%     99.58% |        1693      0.34%     99.92% |         282      0.06%     99.98% |          57      0.01%     99.99% |          18      0.00%    100.00% |          11      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       495515                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       491995                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.538617                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.247816                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     3.279487                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      491834     99.97%     99.97% |         110      0.02%     99.99% |          39      0.01%    100.00% |           8      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       491995                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples         3520                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    70.515057                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    59.091083                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    46.108577                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |        1615     45.88%     45.88% |        1583     44.97%     90.85% |         243      6.90%     97.76% |          49      1.39%     99.15% |          17      0.48%     99.63% |          10      0.28%     99.91% |           1      0.03%     99.94% |           1      0.03%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total         3520                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       439113                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    55.700273                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    47.114733                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    40.860177                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      342480     77.99%     77.99% |       71760     16.34%     94.34% |       17599      4.01%     98.34% |        4544      1.03%     99.38% |        1611      0.37%     99.75% |         831      0.19%     99.93% |         142      0.03%     99.97% |         112      0.03%     99.99% |          34      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       439113                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples       193649                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    43.309271                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    37.894302                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    30.259049                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |      162158     83.74%     83.74% |       26473     13.67%     97.41% |        3968      2.05%     99.46% |         516      0.27%     99.72% |         319      0.16%     99.89% |         172      0.09%     99.98% |          31      0.02%     99.99% |          10      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total       193649                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples       553533                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    38.482212                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    34.416459                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    27.102103                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |      518993     93.76%     93.76% |       21226      3.83%     97.59% |       11265      2.04%     99.63% |         857      0.15%     99.78% |         635      0.11%     99.90% |         404      0.07%     99.97% |          94      0.02%     99.99% |          55      0.01%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total       553533                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples         3520                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    70.515057                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    59.091083                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    46.108577                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |        1615     45.88%     45.88% |        1583     44.97%     90.85% |         243      6.90%     97.76% |          49      1.39%     99.15% |          17      0.48%     99.63% |          10      0.28%     99.91% |           1      0.03%     99.94% |           1      0.03%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total         3520                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      2379598                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.414910                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     1.687597                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-7      2370514     99.62%     99.62% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-15         5724      0.24%     99.86% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-23         2089      0.09%     99.95% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-31          813      0.03%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-39          312      0.01%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::40-47           93      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-55           40      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::56-63            7      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-71            5      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::72-79            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      2379598                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     28171527                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      1189816                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     29361343                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.015069                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5316.785570                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.418821                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1179.702767                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  78955039000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.060277                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999924                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.015070                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5020.617772                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.015069                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.989564                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  78955039000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.030139                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9586.356813                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.030247                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.547058                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.015070                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999126                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.031764                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999139                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       2379632                       (Unspecified)
system.caches.network.msg_byte.Control       19037056                       (Unspecified)
system.caches.network.msg_count.Data          2379568                       (Unspecified)
system.caches.network.msg_byte.Data         171328896                       (Unspecified)
system.caches.network.msg_count.Response_Data      2379630                       (Unspecified)
system.caches.network.msg_byte.Response_Data    171333360                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      2379567                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     19036536                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.026961                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7541.053352                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.013481                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3027.199169                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.013481                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3004.886286                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED    807157000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     6.740324                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      1189816                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      9518528                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      1189784                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     85664448                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      1189815                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     85666680                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      1189783                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      9518264                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.015069                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4316.796107                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.015070                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4020.618747                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.100113                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6586.357344                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  78955039000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     6.740324                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      1189815                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     85666680                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      1189783                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      9518264                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     6.740324                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      1189816                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      9518528                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      1189784                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     85664448                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     6.740355                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      1189816                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      9518528                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      1189784                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     85664448                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      1189815                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     85666680                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      1189784                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      9518272                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.030139                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8586.357015                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.020914                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2316.817107                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.015477                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2020.620622                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  78955039000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     6.740324                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      1189816                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      9518528                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      1189784                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     85664448                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     6.740386                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      1189815                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     85666680                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      1189784                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      9518272                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  78955039000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  78955039000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  78955039000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           807157                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         1446895                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       32                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        1438654                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     68                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                51893                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             36070                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   4                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              781333                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.841282                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.366547                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    411232     52.63%     52.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     63955      8.19%     60.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     45017      5.76%     66.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     42399      5.43%     72.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     71035      9.09%     81.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     48587      6.22%     87.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     71078      9.10%     96.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     20315      2.60%     99.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      7715      0.99%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                781333                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     263     62.92%     62.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     62.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     62.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     62.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     62.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     62.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     62.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     62.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     62.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     62.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     62.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     62.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     62.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.48%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     63.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     79     18.90%     82.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    15      3.59%     85.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                44     10.53%     96.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               15      3.59%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1039      0.07%      0.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        761816     52.95%     53.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           17      0.00%     53.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           157      0.01%     53.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       134731      9.37%     62.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     62.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           48      0.00%     62.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     62.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           16      0.00%     62.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           64      0.00%     62.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     62.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           48      0.00%     62.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          129      0.01%     62.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     62.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     62.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           18      0.00%     62.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     62.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     62.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     62.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        65593      4.56%     66.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            2      0.00%     66.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     66.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     66.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       206451     14.35%     81.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        69175      4.81%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       133521      9.28%     95.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        65829      4.58%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        1438654                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.782372                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 418                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000291                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  2859013                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 1084356                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1036990                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    800115                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   414504                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           399229                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     1037947                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       400086                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                          1082                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           7671                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          762                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    1446927                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       58                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       341507                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      136845                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                        30                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            55                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                          687                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 42                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 94                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             709                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      803                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           1438135                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        339843                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       520                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             474800                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         137463                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       134957                       # Number of stores executed (Count)
system.cpu.numRate                           1.781729                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      1437272                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     1436219                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       1017433                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       1162982                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.779355                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.874848                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             704                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           25824                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                      665104                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1395041                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.213580                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.213580                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.824008                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.824008                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    1649709                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                    830166                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      263261                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     333569                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                      350445                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     277515                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                    750993                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       27                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         341507                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        136845                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       209183                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        75839                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  140286                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             71402                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               583                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                69566                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                   69029                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.992281                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     232                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             425                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 17                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              408                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           74                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           51305                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               702                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       774115                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.802111                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.009057                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          496214     64.10%     64.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           76765      9.92%     74.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            1055      0.14%     74.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           10576      1.37%     75.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           57544      7.43%     82.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             314      0.04%     82.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             151      0.02%     83.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             182      0.02%     83.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          131314     16.96%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       774115                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted               665104                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1395041                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      462975                       # Number of memory references committed (Count)
system.cpu.commit.loads                        330386                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     133169                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     393860                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1197959                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   154                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          228      0.02%      0.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       734773     52.67%     52.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           17      0.00%     52.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          139      0.01%     52.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       131124      9.40%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           48      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           14      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           45      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           38      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           97      0.01%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            5      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        65536      4.70%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            2      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       199157     14.28%     81.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        66890      4.79%     85.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       131229      9.41%     95.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        65699      4.71%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1395041                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        131314                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   131472                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                448331                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    184874                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 15574                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1082                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                68813                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   162                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                1451733                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   762                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             190374                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                         699283                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      140286                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              69278                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        587308                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    2486                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  305                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2053                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    138296                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   438                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             781333                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.872655                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.163915                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   563890     72.17%     72.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      310      0.04%     72.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     8009      1.03%     73.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     8370      1.07%     74.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      698      0.09%     74.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    60192      7.70%     82.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      252      0.03%     82.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      431      0.06%     82.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   139181     17.81%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               781333                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.173803                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.866353                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      266853                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   11126                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  42                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   4258                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     31                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             330386                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             11.403065                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            27.219859                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 275958     83.53%     83.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   65      0.02%     83.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  578      0.17%     83.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                12774      3.87%     87.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                13885      4.20%     91.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                21139      6.40%     98.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1126      0.34%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  498      0.15%     98.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  139      0.04%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   73      0.02%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 53      0.02%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 63      0.02%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 84      0.03%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                232      0.07%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                408      0.12%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                399      0.12%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                339      0.10%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                431      0.13%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                552      0.17%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                520      0.16%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                333      0.10%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 41      0.01%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 16      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 14      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 13      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 36      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 73      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 92      0.03%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 88      0.03%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 78      0.02%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              286      0.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              524                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               330386                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  339639                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  134957                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       203                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         4                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    807157000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  138613                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       356                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    807157000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    807157000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1082                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   139492                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    9256                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            638                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    192120                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                438745                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                1448403                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    35                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    523                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 430243                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    518                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             1453066                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     3049805                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  1666790                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    269417                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               1397598                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    55473                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      28                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  28                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    125262                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          2084649                       # The number of ROB reads (Count)
system.cpu.rob.writes                         2899912                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   665104                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1395041                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     4                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples     20106.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000022891000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           647                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           647                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                29108                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                9807                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        10881                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       10881                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      10881                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     10881                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    1220                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                    436                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.08                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.11                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  10881                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 10881                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     8905                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      437                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      193                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       76                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       25                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       13                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      34                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     555                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     608                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     638                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     650                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     656                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     668                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     656                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     659                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     671                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     700                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     663                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     649                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     650                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     650                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     650                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     647                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          647                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       14.924266                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      14.829854                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.486414                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4                  1      0.15%      0.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6                  1      0.15%      0.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7                  1      0.15%      0.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8                  2      0.31%      0.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9                  5      0.77%      1.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                 5      0.77%      2.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 8      1.24%      3.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 7      1.08%      4.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                22      3.40%      8.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14               113     17.47%     25.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15               260     40.19%     65.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               197     30.45%     96.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                19      2.94%     99.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                 4      0.62%     99.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20                 1      0.15%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::21                 1      0.15%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            647                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          647                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.136012                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.128143                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.524966                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               603     93.20%     93.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 6      0.93%     94.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                33      5.10%     99.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 4      0.62%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 1      0.15%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            647                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    78080                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   696384                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                696384                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               862761519.75390172                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               862761519.75390172                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      807154000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       37090.07                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1       618304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1       668160                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 766026931.563500046730                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 827794344.842453241348                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1        10881                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1        10881                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1    313880250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  19922868000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     28846.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1830977.67                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1       696384                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          696384                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1       696384                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       696384                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1        10881                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            10881                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1        10881                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           10881                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    862761520                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          862761520                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    862761520                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         862761520                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1725523040                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1725523040                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  9661                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                10440                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           518                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           564                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           664                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           660                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           610                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           566                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           556                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           645                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           519                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           586                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          594                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          663                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          735                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          684                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          554                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           519                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           563                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           689                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          1026                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           637                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           570                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           559                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           656                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           519                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           604                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          603                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          589                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          868                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          771                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          707                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          560                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                132736500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               48305000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           313880250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 13739.42                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            32489.42                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 8593                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                9440                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             88.95                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            90.42                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         2064                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   623.069767                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   417.199733                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   412.712469                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          296     14.34%     14.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          324     15.70%     30.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          185      8.96%     39.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           98      4.75%     43.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           70      3.39%     47.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           52      2.52%     49.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           35      1.70%     51.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           38      1.84%     53.20% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          966     46.80%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         2064                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 618304                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten              668160                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               766.026932                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               827.794345                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    12.45                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 5.98                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                6.47                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                89.71                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    807157000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          7439880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          3943005                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        34150620                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       27243180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 63922560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    319865760                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     40587840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      497152845                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    615.930785                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    102160500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     27040000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    677956500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          7325640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          3889875                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        34828920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       27253620                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 63922560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    315118800                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     44585280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      496924695                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    615.648127                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    112618500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     27040000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    667498500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    807157000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
