// Seed: 516774409
module module_0 (
    input tri id_0,
    output wor id_1,
    output tri id_2,
    input supply1 id_3,
    output wor id_4
);
  wire id_6;
  module_2 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_3,
      id_2,
      id_3,
      id_4,
      id_3,
      id_2,
      id_1,
      id_3,
      id_0,
      id_3
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wire  id_0,
    output tri   id_1,
    output wand  id_2,
    input  tri0  id_3,
    output uwire id_4,
    input  uwire id_5
);
  logic id_7;
  ;
  wire id_8;
  wire id_9;
  int  id_10;
  and primCall (id_4, id_9, id_5, id_3, id_8, id_10, id_7);
  assign id_0  = 1;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_4,
      id_5,
      id_4
  );
endmodule
module module_2 (
    input tri id_0,
    input supply0 id_1,
    input wor id_2
    , id_14,
    input tri1 id_3,
    output supply1 id_4,
    input supply1 id_5,
    output uwire id_6,
    input tri id_7,
    output wire id_8,
    output supply0 id_9,
    input tri1 id_10,
    input wand id_11,
    input uwire id_12
);
  assign module_0.id_0 = 0;
endmodule
