{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 21 18:45:18 2016 " "Info: Processing started: Sat May 21 18:45:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HWProject -c HWProject --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HWProject -c HWProject --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[31\] " "Warning: Node \"Mux3:SrcA\|selected\[31\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3_1:inst23\|selected " "Warning: Node \"Mux3_1:inst23\|selected\" is a latch" {  } { { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[30\] " "Warning: Node \"Mux3:SrcA\|selected\[30\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[29\] " "Warning: Node \"Mux3:SrcA\|selected\[29\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[28\] " "Warning: Node \"Mux3:SrcA\|selected\[28\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[31\] " "Warning: Node \"Mux3:inst7\|selected\[31\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[8\] " "Warning: Node \"Store_Control:inst4\|toMemory\[8\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[9\] " "Warning: Node \"Store_Control:inst4\|toMemory\[9\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[10\] " "Warning: Node \"Store_Control:inst4\|toMemory\[10\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[11\] " "Warning: Node \"Store_Control:inst4\|toMemory\[11\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[12\] " "Warning: Node \"Store_Control:inst4\|toMemory\[12\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[13\] " "Warning: Node \"Store_Control:inst4\|toMemory\[13\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[14\] " "Warning: Node \"Store_Control:inst4\|toMemory\[14\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[15\] " "Warning: Node \"Store_Control:inst4\|toMemory\[15\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[27\] " "Warning: Node \"Mux3:SrcA\|selected\[27\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux5:inst3\|selected\[0\] " "Warning: Node \"Mux5:inst3\|selected\[0\]\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux5:inst3\|selected\[1\] " "Warning: Node \"Mux5:inst3\|selected\[1\]\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux5:inst3\|selected\[2\] " "Warning: Node \"Mux5:inst3\|selected\[2\]\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux5:inst3\|selected\[3\] " "Warning: Node \"Mux5:inst3\|selected\[3\]\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux5:inst3\|selected\[4\] " "Warning: Node \"Mux5:inst3\|selected\[4\]\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux5:inst3\|selected\[5\] " "Warning: Node \"Mux5:inst3\|selected\[5\]\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux5:inst3\|selected\[6\] " "Warning: Node \"Mux5:inst3\|selected\[6\]\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux5:inst3\|selected\[7\] " "Warning: Node \"Mux5:inst3\|selected\[7\]\" is a latch" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[30\] " "Warning: Node \"Mux3:inst7\|selected\[30\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[26\] " "Warning: Node \"Mux3:SrcA\|selected\[26\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[29\] " "Warning: Node \"Mux3:inst7\|selected\[29\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[25\] " "Warning: Node \"Mux3:SrcA\|selected\[25\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[24\] " "Warning: Node \"Store_Control:inst4\|toMemory\[24\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[25\] " "Warning: Node \"Store_Control:inst4\|toMemory\[25\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[26\] " "Warning: Node \"Store_Control:inst4\|toMemory\[26\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[27\] " "Warning: Node \"Store_Control:inst4\|toMemory\[27\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[28\] " "Warning: Node \"Store_Control:inst4\|toMemory\[28\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[29\] " "Warning: Node \"Store_Control:inst4\|toMemory\[29\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[30\] " "Warning: Node \"Store_Control:inst4\|toMemory\[30\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[31\] " "Warning: Node \"Store_Control:inst4\|toMemory\[31\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[16\] " "Warning: Node \"Store_Control:inst4\|toMemory\[16\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[17\] " "Warning: Node \"Store_Control:inst4\|toMemory\[17\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[18\] " "Warning: Node \"Store_Control:inst4\|toMemory\[18\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[19\] " "Warning: Node \"Store_Control:inst4\|toMemory\[19\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[20\] " "Warning: Node \"Store_Control:inst4\|toMemory\[20\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[21\] " "Warning: Node \"Store_Control:inst4\|toMemory\[21\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[22\] " "Warning: Node \"Store_Control:inst4\|toMemory\[22\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[23\] " "Warning: Node \"Store_Control:inst4\|toMemory\[23\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[28\] " "Warning: Node \"Mux3:inst7\|selected\[28\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[24\] " "Warning: Node \"Mux3:SrcA\|selected\[24\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[0\] " "Warning: Node \"Store_Control:inst4\|toMemory\[0\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[1\] " "Warning: Node \"Store_Control:inst4\|toMemory\[1\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[2\] " "Warning: Node \"Store_Control:inst4\|toMemory\[2\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[3\] " "Warning: Node \"Store_Control:inst4\|toMemory\[3\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[4\] " "Warning: Node \"Store_Control:inst4\|toMemory\[4\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[5\] " "Warning: Node \"Store_Control:inst4\|toMemory\[5\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[6\] " "Warning: Node \"Store_Control:inst4\|toMemory\[6\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Store_Control:inst4\|toMemory\[7\] " "Warning: Node \"Store_Control:inst4\|toMemory\[7\]\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[17\] " "Warning: Node \"Mux3:SrcA\|selected\[17\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[8\] " "Warning: Node \"Mux3:inst7\|selected\[8\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[9\] " "Warning: Node \"Mux3:inst7\|selected\[9\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[10\] " "Warning: Node \"Mux3:inst7\|selected\[10\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[11\] " "Warning: Node \"Mux3:inst7\|selected\[11\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[12\] " "Warning: Node \"Mux3:inst7\|selected\[12\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[13\] " "Warning: Node \"Mux3:inst7\|selected\[13\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[14\] " "Warning: Node \"Mux3:inst7\|selected\[14\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[15\] " "Warning: Node \"Mux3:inst7\|selected\[15\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[27\] " "Warning: Node \"Mux3:inst7\|selected\[27\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[23\] " "Warning: Node \"Mux3:SrcA\|selected\[23\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[11\] " "Warning: Node \"Mux3:SrcA\|selected\[11\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[15\] " "Warning: Node \"Mux3:SrcA\|selected\[15\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[9\] " "Warning: Node \"Mux3:SrcA\|selected\[9\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[16\] " "Warning: Node \"Mux3:SrcA\|selected\[16\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[12\] " "Warning: Node \"Mux3:SrcA\|selected\[12\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[10\] " "Warning: Node \"Mux3:SrcA\|selected\[10\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[14\] " "Warning: Node \"Mux3:SrcA\|selected\[14\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[22\] " "Warning: Node \"Mux3:SrcA\|selected\[22\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[21\] " "Warning: Node \"Mux3:SrcA\|selected\[21\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[2\] " "Warning: Node \"Mux3:SrcA\|selected\[2\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[6\] " "Warning: Node \"Mux3:SrcA\|selected\[6\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[8\] " "Warning: Node \"Mux3:SrcA\|selected\[8\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[4\] " "Warning: Node \"Mux3:SrcA\|selected\[4\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux5_5:inst8\|selected\[0\] " "Warning: Node \"Mux5_5:inst8\|selected\[0\]\" is a latch" {  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[26\] " "Warning: Node \"Mux3:inst7\|selected\[26\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[25\] " "Warning: Node \"Mux3:inst7\|selected\[25\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[24\] " "Warning: Node \"Mux3:inst7\|selected\[24\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[7\] " "Warning: Node \"Mux3:SrcA\|selected\[7\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[1\] " "Warning: Node \"Mux3:SrcA\|selected\[1\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[5\] " "Warning: Node \"Mux3:SrcA\|selected\[5\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[3\] " "Warning: Node \"Mux3:SrcA\|selected\[3\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[13\] " "Warning: Node \"Mux3:SrcA\|selected\[13\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[20\] " "Warning: Node \"Mux3:SrcA\|selected\[20\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[0\] " "Warning: Node \"Mux3:SrcA\|selected\[0\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[19\] " "Warning: Node \"Mux3:SrcA\|selected\[19\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:SrcA\|selected\[18\] " "Warning: Node \"Mux3:SrcA\|selected\[18\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[16\] " "Warning: Node \"Mux3:inst7\|selected\[16\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[17\] " "Warning: Node \"Mux3:inst7\|selected\[17\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[18\] " "Warning: Node \"Mux3:inst7\|selected\[18\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[19\] " "Warning: Node \"Mux3:inst7\|selected\[19\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[20\] " "Warning: Node \"Mux3:inst7\|selected\[20\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[21\] " "Warning: Node \"Mux3:inst7\|selected\[21\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[22\] " "Warning: Node \"Mux3:inst7\|selected\[22\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[23\] " "Warning: Node \"Mux3:inst7\|selected\[23\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux5_5:inst8\|selected\[1\] " "Warning: Node \"Mux5_5:inst8\|selected\[1\]\" is a latch" {  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux5_5:inst8\|selected\[4\] " "Warning: Node \"Mux5_5:inst8\|selected\[4\]\" is a latch" {  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux5_5:inst8\|selected\[2\] " "Warning: Node \"Mux5_5:inst8\|selected\[2\]\" is a latch" {  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux5_5:inst8\|selected\[3\] " "Warning: Node \"Mux5_5:inst8\|selected\[3\]\" is a latch" {  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[2\] " "Warning: Node \"Mux3:inst7\|selected\[2\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[6\] " "Warning: Node \"Mux3:inst7\|selected\[6\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[4\] " "Warning: Node \"Mux3:inst7\|selected\[4\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[7\] " "Warning: Node \"Mux3:inst7\|selected\[7\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[1\] " "Warning: Node \"Mux3:inst7\|selected\[1\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[5\] " "Warning: Node \"Mux3:inst7\|selected\[5\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[3\] " "Warning: Node \"Mux3:inst7\|selected\[3\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:inst7\|selected\[0\] " "Warning: Node \"Mux3:inst7\|selected\[0\]\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { -704 64 232 -688 "Clock" "" } } } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "19 " "Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "StateMachine:inst\|RegDst\[0\] " "Info: Detected ripple clock \"StateMachine:inst\|RegDst\[0\]\" as buffer" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "StateMachine:inst\|RegDst\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "StateMachine:inst\|RegDst\[2\] " "Info: Detected ripple clock \"StateMachine:inst\|RegDst\[2\]\" as buffer" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "StateMachine:inst\|RegDst\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux5_5:inst8\|Mux5~0 " "Info: Detected gated clock \"Mux5_5:inst8\|Mux5~0\" as buffer" {  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux5_5:inst8\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "StateMachine:inst\|RegDst\[1\] " "Info: Detected ripple clock \"StateMachine:inst\|RegDst\[1\]\" as buffer" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "StateMachine:inst\|RegDst\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux5:inst3\|Mux32~0 " "Info: Detected gated clock \"Mux5:inst3\|Mux32~0\" as buffer" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux5:inst3\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "StateMachine:inst\|IorD\[2\] " "Info: Detected ripple clock \"StateMachine:inst\|IorD\[2\]\" as buffer" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "StateMachine:inst\|IorD\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "StateMachine:inst\|IorD\[0\] " "Info: Detected ripple clock \"StateMachine:inst\|IorD\[0\]\" as buffer" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "StateMachine:inst\|IorD\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "StateMachine:inst\|StrCtrl\[0\] " "Info: Detected ripple clock \"StateMachine:inst\|StrCtrl\[0\]\" as buffer" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "StateMachine:inst\|StrCtrl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "StateMachine:inst\|MDRCtrl\[0\] " "Info: Detected ripple clock \"StateMachine:inst\|MDRCtrl\[0\]\" as buffer" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "StateMachine:inst\|MDRCtrl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Store_Control:inst4\|Mux24~0 " "Info: Detected gated clock \"Store_Control:inst4\|Mux24~0\" as buffer" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "Store_Control:inst4\|Mux24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "StateMachine:inst\|StrCtrl\[1\] " "Info: Detected ripple clock \"StateMachine:inst\|StrCtrl\[1\]\" as buffer" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "StateMachine:inst\|StrCtrl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux3:inst7\|Mux32~0 " "Info: Detected gated clock \"Mux3:inst7\|Mux32~0\" as buffer" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux3:inst7\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "StateMachine:inst\|MDRCtrl\[1\] " "Info: Detected ripple clock \"StateMachine:inst\|MDRCtrl\[1\]\" as buffer" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "StateMachine:inst\|MDRCtrl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "StateMachine:inst\|ALUSrcA\[1\] " "Info: Detected ripple clock \"StateMachine:inst\|ALUSrcA\[1\]\" as buffer" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "StateMachine:inst\|ALUSrcA\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "StateMachine:inst\|FlagCtrl\[1\] " "Info: Detected ripple clock \"StateMachine:inst\|FlagCtrl\[1\]\" as buffer" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "StateMachine:inst\|FlagCtrl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "StateMachine:inst\|FlagCtrl\[0\] " "Info: Detected ripple clock \"StateMachine:inst\|FlagCtrl\[0\]\" as buffer" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "StateMachine:inst\|FlagCtrl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux3:SrcA\|Mux32~0 " "Info: Detected gated clock \"Mux3:SrcA\|Mux32~0\" as buffer" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux3:SrcA\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "StateMachine:inst\|ALUSrcA\[0\] " "Info: Detected ripple clock \"StateMachine:inst\|ALUSrcA\[0\]\" as buffer" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "StateMachine:inst\|ALUSrcA\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux3_1:inst23\|Mux1~0 " "Info: Detected gated clock \"Mux3_1:inst23\|Mux1~0\" as buffer" {  } { { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 9 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux3_1:inst23\|Mux1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register Mux3:SrcA\|selected\[0\] register Registrador:EPC\|Saida\[31\] 19.11 MHz 52.334 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 19.11 MHz between source register \"Mux3:SrcA\|selected\[0\]\" and destination register \"Registrador:EPC\|Saida\[31\]\" (period= 52.334 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.986 ns + Longest register register " "Info: + Longest register to register delay is 19.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Mux3:SrcA\|selected\[0\] 1 REG LCCOMB_X42_Y35_N6 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X42_Y35_N6; Fanout = 7; REG Node = 'Mux3:SrcA\|selected\[0\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3:SrcA|selected[0] } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.178 ns) 1.024 ns Ula32:inst15\|carry_temp\[0\]~34 2 COMB LCCOMB_X40_Y35_N24 2 " "Info: 2: + IC(0.846 ns) + CELL(0.178 ns) = 1.024 ns; Loc. = LCCOMB_X40_Y35_N24; Fanout = 2; COMB Node = 'Ula32:inst15\|carry_temp\[0\]~34'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { Mux3:SrcA|selected[0] Ula32:inst15|carry_temp[0]~34 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.322 ns) 1.657 ns Ula32:inst15\|carry_temp\[1\]~37 3 COMB LCCOMB_X40_Y35_N12 3 " "Info: 3: + IC(0.311 ns) + CELL(0.322 ns) = 1.657 ns; Loc. = LCCOMB_X40_Y35_N12; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[1\]~37'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { Ula32:inst15|carry_temp[0]~34 Ula32:inst15|carry_temp[1]~37 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.548 ns) + CELL(0.178 ns) 2.383 ns Ula32:inst15\|carry_temp\[4\]~94 4 COMB LCCOMB_X41_Y35_N0 1 " "Info: 4: + IC(0.548 ns) + CELL(0.178 ns) = 2.383 ns; Loc. = LCCOMB_X41_Y35_N0; Fanout = 1; COMB Node = 'Ula32:inst15\|carry_temp\[4\]~94'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { Ula32:inst15|carry_temp[1]~37 Ula32:inst15|carry_temp[4]~94 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 2.852 ns Ula32:inst15\|carry_temp\[4\]~39 5 COMB LCCOMB_X41_Y35_N12 4 " "Info: 5: + IC(0.291 ns) + CELL(0.178 ns) = 2.852 ns; Loc. = LCCOMB_X41_Y35_N12; Fanout = 4; COMB Node = 'Ula32:inst15\|carry_temp\[4\]~39'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { Ula32:inst15|carry_temp[4]~94 Ula32:inst15|carry_temp[4]~39 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.322 ns) 3.715 ns Ula32:inst15\|carry_temp\[6\]~43 6 COMB LCCOMB_X40_Y35_N4 2 " "Info: 6: + IC(0.541 ns) + CELL(0.322 ns) = 3.715 ns; Loc. = LCCOMB_X40_Y35_N4; Fanout = 2; COMB Node = 'Ula32:inst15\|carry_temp\[6\]~43'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { Ula32:inst15|carry_temp[4]~39 Ula32:inst15|carry_temp[6]~43 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.322 ns) 4.347 ns Ula32:inst15\|carry_temp\[6\]~44 7 COMB LCCOMB_X40_Y35_N30 3 " "Info: 7: + IC(0.310 ns) + CELL(0.322 ns) = 4.347 ns; Loc. = LCCOMB_X40_Y35_N30; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[6\]~44'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { Ula32:inst15|carry_temp[6]~43 Ula32:inst15|carry_temp[6]~44 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.521 ns) 5.176 ns Ula32:inst15\|carry_temp\[8\]~46 8 COMB LCCOMB_X40_Y35_N2 2 " "Info: 8: + IC(0.308 ns) + CELL(0.521 ns) = 5.176 ns; Loc. = LCCOMB_X40_Y35_N2; Fanout = 2; COMB Node = 'Ula32:inst15\|carry_temp\[8\]~46'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { Ula32:inst15|carry_temp[6]~44 Ula32:inst15|carry_temp[8]~46 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 5.659 ns Ula32:inst15\|carry_temp\[8\]~47 9 COMB LCCOMB_X40_Y35_N28 3 " "Info: 9: + IC(0.305 ns) + CELL(0.178 ns) = 5.659 ns; Loc. = LCCOMB_X40_Y35_N28; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[8\]~47'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { Ula32:inst15|carry_temp[8]~46 Ula32:inst15|carry_temp[8]~47 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 6.140 ns Ula32:inst15\|carry_temp\[10\]~49 10 COMB LCCOMB_X40_Y35_N8 2 " "Info: 10: + IC(0.303 ns) + CELL(0.178 ns) = 6.140 ns; Loc. = LCCOMB_X40_Y35_N8; Fanout = 2; COMB Node = 'Ula32:inst15\|carry_temp\[10\]~49'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { Ula32:inst15|carry_temp[8]~47 Ula32:inst15|carry_temp[10]~49 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.322 ns) 6.774 ns Ula32:inst15\|carry_temp\[10\]~50 11 COMB LCCOMB_X40_Y35_N18 3 " "Info: 11: + IC(0.312 ns) + CELL(0.322 ns) = 6.774 ns; Loc. = LCCOMB_X40_Y35_N18; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[10\]~50'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { Ula32:inst15|carry_temp[10]~49 Ula32:inst15|carry_temp[10]~50 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 7.256 ns Ula32:inst15\|carry_temp\[12\]~52 12 COMB LCCOMB_X40_Y35_N20 1 " "Info: 12: + IC(0.304 ns) + CELL(0.178 ns) = 7.256 ns; Loc. = LCCOMB_X40_Y35_N20; Fanout = 1; COMB Node = 'Ula32:inst15\|carry_temp\[12\]~52'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { Ula32:inst15|carry_temp[10]~50 Ula32:inst15|carry_temp[12]~52 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.531 ns) + CELL(0.178 ns) 7.965 ns Ula32:inst15\|carry_temp\[12\]~53 13 COMB LCCOMB_X39_Y35_N26 3 " "Info: 13: + IC(0.531 ns) + CELL(0.178 ns) = 7.965 ns; Loc. = LCCOMB_X39_Y35_N26; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[12\]~53'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { Ula32:inst15|carry_temp[12]~52 Ula32:inst15|carry_temp[12]~53 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 8.445 ns Ula32:inst15\|carry_temp\[15\]~54 14 COMB LCCOMB_X39_Y35_N12 1 " "Info: 14: + IC(0.302 ns) + CELL(0.178 ns) = 8.445 ns; Loc. = LCCOMB_X39_Y35_N12; Fanout = 1; COMB Node = 'Ula32:inst15\|carry_temp\[15\]~54'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { Ula32:inst15|carry_temp[12]~53 Ula32:inst15|carry_temp[15]~54 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 8.921 ns Ula32:inst15\|carry_temp\[15\]~55 15 COMB LCCOMB_X39_Y35_N6 2 " "Info: 15: + IC(0.298 ns) + CELL(0.178 ns) = 8.921 ns; Loc. = LCCOMB_X39_Y35_N6; Fanout = 2; COMB Node = 'Ula32:inst15\|carry_temp\[15\]~55'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { Ula32:inst15|carry_temp[15]~54 Ula32:inst15|carry_temp[15]~55 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 9.404 ns Ula32:inst15\|carry_temp\[15\]~56 16 COMB LCCOMB_X39_Y35_N16 3 " "Info: 16: + IC(0.305 ns) + CELL(0.178 ns) = 9.404 ns; Loc. = LCCOMB_X39_Y35_N16; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[15\]~56'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { Ula32:inst15|carry_temp[15]~55 Ula32:inst15|carry_temp[15]~56 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.322 ns) 10.043 ns Ula32:inst15\|carry_temp\[16\]~57 17 COMB LCCOMB_X39_Y35_N18 3 " "Info: 17: + IC(0.317 ns) + CELL(0.322 ns) = 10.043 ns; Loc. = LCCOMB_X39_Y35_N18; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[16\]~57'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { Ula32:inst15|carry_temp[15]~56 Ula32:inst15|carry_temp[16]~57 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.178 ns) 10.527 ns Ula32:inst15\|carry_temp\[18\]~59 18 COMB LCCOMB_X39_Y35_N22 2 " "Info: 18: + IC(0.306 ns) + CELL(0.178 ns) = 10.527 ns; Loc. = LCCOMB_X39_Y35_N22; Fanout = 2; COMB Node = 'Ula32:inst15\|carry_temp\[18\]~59'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { Ula32:inst15|carry_temp[16]~57 Ula32:inst15|carry_temp[18]~59 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 11.009 ns Ula32:inst15\|carry_temp\[18\]~60 19 COMB LCCOMB_X39_Y35_N0 3 " "Info: 19: + IC(0.304 ns) + CELL(0.178 ns) = 11.009 ns; Loc. = LCCOMB_X39_Y35_N0; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[18\]~60'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { Ula32:inst15|carry_temp[18]~59 Ula32:inst15|carry_temp[18]~60 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 11.489 ns Ula32:inst15\|carry_temp\[20\]~62 20 COMB LCCOMB_X39_Y35_N4 2 " "Info: 20: + IC(0.302 ns) + CELL(0.178 ns) = 11.489 ns; Loc. = LCCOMB_X39_Y35_N4; Fanout = 2; COMB Node = 'Ula32:inst15\|carry_temp\[20\]~62'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { Ula32:inst15|carry_temp[18]~60 Ula32:inst15|carry_temp[20]~62 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.178 ns) 12.518 ns Ula32:inst15\|carry_temp\[20\]~63 21 COMB LCCOMB_X35_Y35_N24 3 " "Info: 21: + IC(0.851 ns) + CELL(0.178 ns) = 12.518 ns; Loc. = LCCOMB_X35_Y35_N24; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[20\]~63'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { Ula32:inst15|carry_temp[20]~62 Ula32:inst15|carry_temp[20]~63 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.322 ns) 13.142 ns Ula32:inst15\|carry_temp\[22\]~65 22 COMB LCCOMB_X35_Y35_N4 2 " "Info: 22: + IC(0.302 ns) + CELL(0.322 ns) = 13.142 ns; Loc. = LCCOMB_X35_Y35_N4; Fanout = 2; COMB Node = 'Ula32:inst15\|carry_temp\[22\]~65'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { Ula32:inst15|carry_temp[20]~63 Ula32:inst15|carry_temp[22]~65 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.322 ns) 13.779 ns Ula32:inst15\|carry_temp\[22\]~66 23 COMB LCCOMB_X35_Y35_N6 3 " "Info: 23: + IC(0.315 ns) + CELL(0.322 ns) = 13.779 ns; Loc. = LCCOMB_X35_Y35_N6; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[22\]~66'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Ula32:inst15|carry_temp[22]~65 Ula32:inst15|carry_temp[22]~66 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 14.258 ns Ula32:inst15\|carry_temp\[24\]~68 24 COMB LCCOMB_X35_Y35_N2 2 " "Info: 24: + IC(0.301 ns) + CELL(0.178 ns) = 14.258 ns; Loc. = LCCOMB_X35_Y35_N2; Fanout = 2; COMB Node = 'Ula32:inst15\|carry_temp\[24\]~68'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { Ula32:inst15|carry_temp[22]~66 Ula32:inst15|carry_temp[24]~68 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 14.746 ns Ula32:inst15\|carry_temp\[24\]~69 25 COMB LCCOMB_X35_Y35_N28 3 " "Info: 25: + IC(0.310 ns) + CELL(0.178 ns) = 14.746 ns; Loc. = LCCOMB_X35_Y35_N28; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[24\]~69'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { Ula32:inst15|carry_temp[24]~68 Ula32:inst15|carry_temp[24]~69 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 15.228 ns Ula32:inst15\|carry_temp\[26\]~71 26 COMB LCCOMB_X35_Y35_N0 2 " "Info: 26: + IC(0.304 ns) + CELL(0.178 ns) = 15.228 ns; Loc. = LCCOMB_X35_Y35_N0; Fanout = 2; COMB Node = 'Ula32:inst15\|carry_temp\[26\]~71'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { Ula32:inst15|carry_temp[24]~69 Ula32:inst15|carry_temp[26]~71 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 15.708 ns Ula32:inst15\|carry_temp\[26\]~72 27 COMB LCCOMB_X35_Y35_N10 3 " "Info: 27: + IC(0.302 ns) + CELL(0.178 ns) = 15.708 ns; Loc. = LCCOMB_X35_Y35_N10; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[26\]~72'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { Ula32:inst15|carry_temp[26]~71 Ula32:inst15|carry_temp[26]~72 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 16.190 ns Ula32:inst15\|carry_temp\[28\]~74 28 COMB LCCOMB_X35_Y35_N22 2 " "Info: 28: + IC(0.304 ns) + CELL(0.178 ns) = 16.190 ns; Loc. = LCCOMB_X35_Y35_N22; Fanout = 2; COMB Node = 'Ula32:inst15\|carry_temp\[28\]~74'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { Ula32:inst15|carry_temp[26]~72 Ula32:inst15|carry_temp[28]~74 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 16.678 ns Ula32:inst15\|carry_temp\[28\]~75 29 COMB LCCOMB_X35_Y35_N16 3 " "Info: 29: + IC(0.310 ns) + CELL(0.178 ns) = 16.678 ns; Loc. = LCCOMB_X35_Y35_N16; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[28\]~75'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { Ula32:inst15|carry_temp[28]~74 Ula32:inst15|carry_temp[28]~75 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.322 ns) 17.567 ns Ula32:inst15\|carry_temp\[30\]~77 30 COMB LCCOMB_X35_Y34_N28 1 " "Info: 30: + IC(0.567 ns) + CELL(0.322 ns) = 17.567 ns; Loc. = LCCOMB_X35_Y34_N28; Fanout = 1; COMB Node = 'Ula32:inst15\|carry_temp\[30\]~77'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { Ula32:inst15|carry_temp[28]~75 Ula32:inst15|carry_temp[30]~77 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.178 ns) 18.030 ns Ula32:inst15\|carry_temp\[30\]~78 31 COMB LCCOMB_X35_Y34_N14 3 " "Info: 31: + IC(0.285 ns) + CELL(0.178 ns) = 18.030 ns; Loc. = LCCOMB_X35_Y34_N14; Fanout = 3; COMB Node = 'Ula32:inst15\|carry_temp\[30\]~78'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { Ula32:inst15|carry_temp[30]~77 Ula32:inst15|carry_temp[30]~78 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.322 ns) 18.668 ns Ula32:inst15\|soma_temp\[31\] 32 COMB LCCOMB_X35_Y34_N0 2 " "Info: 32: + IC(0.316 ns) + CELL(0.322 ns) = 18.668 ns; Loc. = LCCOMB_X35_Y34_N0; Fanout = 2; COMB Node = 'Ula32:inst15\|soma_temp\[31\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { Ula32:inst15|carry_temp[30]~78 Ula32:inst15|soma_temp[31] } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.178 ns) 19.153 ns Ula32:inst15\|Mux0~4 33 COMB LCCOMB_X35_Y34_N8 3 " "Info: 33: + IC(0.307 ns) + CELL(0.178 ns) = 19.153 ns; Loc. = LCCOMB_X35_Y34_N8; Fanout = 3; COMB Node = 'Ula32:inst15\|Mux0~4'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { Ula32:inst15|soma_temp[31] Ula32:inst15|Mux0~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.559 ns) + CELL(0.178 ns) 19.890 ns Registrador:EPC\|Saida\[31\]~feeder 34 COMB LCCOMB_X36_Y34_N18 1 " "Info: 34: + IC(0.559 ns) + CELL(0.178 ns) = 19.890 ns; Loc. = LCCOMB_X36_Y34_N18; Fanout = 1; COMB Node = 'Registrador:EPC\|Saida\[31\]~feeder'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { Ula32:inst15|Mux0~4 Registrador:EPC|Saida[31]~feeder } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 19.986 ns Registrador:EPC\|Saida\[31\] 35 REG LCFF_X36_Y34_N19 1 " "Info: 35: + IC(0.000 ns) + CELL(0.096 ns) = 19.986 ns; Loc. = LCFF_X36_Y34_N19; Fanout = 1; REG Node = 'Registrador:EPC\|Saida\[31\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Registrador:EPC|Saida[31]~feeder Registrador:EPC|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.609 ns ( 38.07 % ) " "Info: Total cell delay = 7.609 ns ( 38.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.377 ns ( 61.93 % ) " "Info: Total interconnect delay = 12.377 ns ( 61.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "19.986 ns" { Mux3:SrcA|selected[0] Ula32:inst15|carry_temp[0]~34 Ula32:inst15|carry_temp[1]~37 Ula32:inst15|carry_temp[4]~94 Ula32:inst15|carry_temp[4]~39 Ula32:inst15|carry_temp[6]~43 Ula32:inst15|carry_temp[6]~44 Ula32:inst15|carry_temp[8]~46 Ula32:inst15|carry_temp[8]~47 Ula32:inst15|carry_temp[10]~49 Ula32:inst15|carry_temp[10]~50 Ula32:inst15|carry_temp[12]~52 Ula32:inst15|carry_temp[12]~53 Ula32:inst15|carry_temp[15]~54 Ula32:inst15|carry_temp[15]~55 Ula32:inst15|carry_temp[15]~56 Ula32:inst15|carry_temp[16]~57 Ula32:inst15|carry_temp[18]~59 Ula32:inst15|carry_temp[18]~60 Ula32:inst15|carry_temp[20]~62 Ula32:inst15|carry_temp[20]~63 Ula32:inst15|carry_temp[22]~65 Ula32:inst15|carry_temp[22]~66 Ula32:inst15|carry_temp[24]~68 Ula32:inst15|carry_temp[24]~69 Ula32:inst15|carry_temp[26]~71 Ula32:inst15|carry_temp[26]~72 Ula32:inst15|carry_temp[28]~74 Ula32:inst15|carry_temp[28]~75 Ula32:inst15|carry_temp[30]~77 Ula32:inst15|carry_temp[30]~78 Ula32:inst15|soma_temp[31] Ula32:inst15|Mux0~4 Registrador:EPC|Saida[31]~feeder Registrador:EPC|Saida[31] } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "19.986 ns" { Mux3:SrcA|selected[0] {} Ula32:inst15|carry_temp[0]~34 {} Ula32:inst15|carry_temp[1]~37 {} Ula32:inst15|carry_temp[4]~94 {} Ula32:inst15|carry_temp[4]~39 {} Ula32:inst15|carry_temp[6]~43 {} Ula32:inst15|carry_temp[6]~44 {} Ula32:inst15|carry_temp[8]~46 {} Ula32:inst15|carry_temp[8]~47 {} Ula32:inst15|carry_temp[10]~49 {} Ula32:inst15|carry_temp[10]~50 {} Ula32:inst15|carry_temp[12]~52 {} Ula32:inst15|carry_temp[12]~53 {} Ula32:inst15|carry_temp[15]~54 {} Ula32:inst15|carry_temp[15]~55 {} Ula32:inst15|carry_temp[15]~56 {} Ula32:inst15|carry_temp[16]~57 {} Ula32:inst15|carry_temp[18]~59 {} Ula32:inst15|carry_temp[18]~60 {} Ula32:inst15|carry_temp[20]~62 {} Ula32:inst15|carry_temp[20]~63 {} Ula32:inst15|carry_temp[22]~65 {} Ula32:inst15|carry_temp[22]~66 {} Ula32:inst15|carry_temp[24]~68 {} Ula32:inst15|carry_temp[24]~69 {} Ula32:inst15|carry_temp[26]~71 {} Ula32:inst15|carry_temp[26]~72 {} Ula32:inst15|carry_temp[28]~74 {} Ula32:inst15|carry_temp[28]~75 {} Ula32:inst15|carry_temp[30]~77 {} Ula32:inst15|carry_temp[30]~78 {} Ula32:inst15|soma_temp[31] {} Ula32:inst15|Mux0~4 {} Registrador:EPC|Saida[31]~feeder {} Registrador:EPC|Saida[31] {} } { 0.000ns 0.846ns 0.311ns 0.548ns 0.291ns 0.541ns 0.310ns 0.308ns 0.305ns 0.303ns 0.312ns 0.304ns 0.531ns 0.302ns 0.298ns 0.305ns 0.317ns 0.306ns 0.304ns 0.302ns 0.851ns 0.302ns 0.315ns 0.301ns 0.310ns 0.304ns 0.302ns 0.304ns 0.310ns 0.567ns 0.285ns 0.316ns 0.307ns 0.559ns 0.000ns } { 0.000ns 0.178ns 0.322ns 0.178ns 0.178ns 0.322ns 0.322ns 0.521ns 0.178ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.178ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.219 ns - Smallest " "Info: - Smallest clock skew is -6.219 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 3.055 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 3.055 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_T2 14 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 14; CLK Node = 'Clock'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { -704 64 232 -688 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns Clock~clkctrl 2 COMB CLKCTRL_G3 1551 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1551; COMB Node = 'Clock~clkctrl'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { -704 64 232 -688 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.602 ns) 3.055 ns Registrador:EPC\|Saida\[31\] 3 REG LCFF_X36_Y34_N19 1 " "Info: 3: + IC(1.303 ns) + CELL(0.602 ns) = 3.055 ns; Loc. = LCFF_X36_Y34_N19; Fanout = 1; REG Node = 'Registrador:EPC\|Saida\[31\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { Clock~clkctrl Registrador:EPC|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 53.29 % ) " "Info: Total cell delay = 1.628 ns ( 53.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.427 ns ( 46.71 % ) " "Info: Total interconnect delay = 1.427 ns ( 46.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "3.055 ns" { Clock Clock~clkctrl Registrador:EPC|Saida[31] } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "3.055 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Registrador:EPC|Saida[31] {} } { 0.000ns 0.000ns 0.124ns 1.303ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 9.274 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 9.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_T2 14 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 14; CLK Node = 'Clock'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { -704 64 232 -688 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.055 ns) + CELL(0.879 ns) 3.960 ns StateMachine:inst\|ALUSrcA\[0\] 2 REG LCFF_X29_Y32_N5 66 " "Info: 2: + IC(2.055 ns) + CELL(0.879 ns) = 3.960 ns; Loc. = LCFF_X29_Y32_N5; Fanout = 66; REG Node = 'StateMachine:inst\|ALUSrcA\[0\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { Clock StateMachine:inst|ALUSrcA[0] } "NODE_NAME" } } { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.322 ns) 5.154 ns Mux3:SrcA\|Mux32~0 3 COMB LCCOMB_X33_Y32_N6 1 " "Info: 3: + IC(0.872 ns) + CELL(0.322 ns) = 5.154 ns; Loc. = LCCOMB_X33_Y32_N6; Fanout = 1; COMB Node = 'Mux3:SrcA\|Mux32~0'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { StateMachine:inst|ALUSrcA[0] Mux3:SrcA|Mux32~0 } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.255 ns) + CELL(0.000 ns) 7.409 ns Mux3:SrcA\|Mux32~0clkctrl 4 COMB CLKCTRL_G10 32 " "Info: 4: + IC(2.255 ns) + CELL(0.000 ns) = 7.409 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'Mux3:SrcA\|Mux32~0clkctrl'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.255 ns" { Mux3:SrcA|Mux32~0 Mux3:SrcA|Mux32~0clkctrl } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.687 ns) + CELL(0.178 ns) 9.274 ns Mux3:SrcA\|selected\[0\] 5 REG LCCOMB_X42_Y35_N6 7 " "Info: 5: + IC(1.687 ns) + CELL(0.178 ns) = 9.274 ns; Loc. = LCCOMB_X42_Y35_N6; Fanout = 7; REG Node = 'Mux3:SrcA\|selected\[0\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.865 ns" { Mux3:SrcA|Mux32~0clkctrl Mux3:SrcA|selected[0] } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.405 ns ( 25.93 % ) " "Info: Total cell delay = 2.405 ns ( 25.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.869 ns ( 74.07 % ) " "Info: Total interconnect delay = 6.869 ns ( 74.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "9.274 ns" { Clock StateMachine:inst|ALUSrcA[0] Mux3:SrcA|Mux32~0 Mux3:SrcA|Mux32~0clkctrl Mux3:SrcA|selected[0] } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "9.274 ns" { Clock {} Clock~combout {} StateMachine:inst|ALUSrcA[0] {} Mux3:SrcA|Mux32~0 {} Mux3:SrcA|Mux32~0clkctrl {} Mux3:SrcA|selected[0] {} } { 0.000ns 0.000ns 2.055ns 0.872ns 2.255ns 1.687ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "3.055 ns" { Clock Clock~clkctrl Registrador:EPC|Saida[31] } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "3.055 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Registrador:EPC|Saida[31] {} } { 0.000ns 0.000ns 0.124ns 1.303ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "9.274 ns" { Clock StateMachine:inst|ALUSrcA[0] Mux3:SrcA|Mux32~0 Mux3:SrcA|Mux32~0clkctrl Mux3:SrcA|selected[0] } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "9.274 ns" { Clock {} Clock~combout {} StateMachine:inst|ALUSrcA[0] {} Mux3:SrcA|Mux32~0 {} Mux3:SrcA|Mux32~0clkctrl {} Mux3:SrcA|selected[0] {} } { 0.000ns 0.000ns 2.055ns 0.872ns 2.255ns 1.687ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } } { "Registrador.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Registrador.vhd" 71 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "19.986 ns" { Mux3:SrcA|selected[0] Ula32:inst15|carry_temp[0]~34 Ula32:inst15|carry_temp[1]~37 Ula32:inst15|carry_temp[4]~94 Ula32:inst15|carry_temp[4]~39 Ula32:inst15|carry_temp[6]~43 Ula32:inst15|carry_temp[6]~44 Ula32:inst15|carry_temp[8]~46 Ula32:inst15|carry_temp[8]~47 Ula32:inst15|carry_temp[10]~49 Ula32:inst15|carry_temp[10]~50 Ula32:inst15|carry_temp[12]~52 Ula32:inst15|carry_temp[12]~53 Ula32:inst15|carry_temp[15]~54 Ula32:inst15|carry_temp[15]~55 Ula32:inst15|carry_temp[15]~56 Ula32:inst15|carry_temp[16]~57 Ula32:inst15|carry_temp[18]~59 Ula32:inst15|carry_temp[18]~60 Ula32:inst15|carry_temp[20]~62 Ula32:inst15|carry_temp[20]~63 Ula32:inst15|carry_temp[22]~65 Ula32:inst15|carry_temp[22]~66 Ula32:inst15|carry_temp[24]~68 Ula32:inst15|carry_temp[24]~69 Ula32:inst15|carry_temp[26]~71 Ula32:inst15|carry_temp[26]~72 Ula32:inst15|carry_temp[28]~74 Ula32:inst15|carry_temp[28]~75 Ula32:inst15|carry_temp[30]~77 Ula32:inst15|carry_temp[30]~78 Ula32:inst15|soma_temp[31] Ula32:inst15|Mux0~4 Registrador:EPC|Saida[31]~feeder Registrador:EPC|Saida[31] } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "19.986 ns" { Mux3:SrcA|selected[0] {} Ula32:inst15|carry_temp[0]~34 {} Ula32:inst15|carry_temp[1]~37 {} Ula32:inst15|carry_temp[4]~94 {} Ula32:inst15|carry_temp[4]~39 {} Ula32:inst15|carry_temp[6]~43 {} Ula32:inst15|carry_temp[6]~44 {} Ula32:inst15|carry_temp[8]~46 {} Ula32:inst15|carry_temp[8]~47 {} Ula32:inst15|carry_temp[10]~49 {} Ula32:inst15|carry_temp[10]~50 {} Ula32:inst15|carry_temp[12]~52 {} Ula32:inst15|carry_temp[12]~53 {} Ula32:inst15|carry_temp[15]~54 {} Ula32:inst15|carry_temp[15]~55 {} Ula32:inst15|carry_temp[15]~56 {} Ula32:inst15|carry_temp[16]~57 {} Ula32:inst15|carry_temp[18]~59 {} Ula32:inst15|carry_temp[18]~60 {} Ula32:inst15|carry_temp[20]~62 {} Ula32:inst15|carry_temp[20]~63 {} Ula32:inst15|carry_temp[22]~65 {} Ula32:inst15|carry_temp[22]~66 {} Ula32:inst15|carry_temp[24]~68 {} Ula32:inst15|carry_temp[24]~69 {} Ula32:inst15|carry_temp[26]~71 {} Ula32:inst15|carry_temp[26]~72 {} Ula32:inst15|carry_temp[28]~74 {} Ula32:inst15|carry_temp[28]~75 {} Ula32:inst15|carry_temp[30]~77 {} Ula32:inst15|carry_temp[30]~78 {} Ula32:inst15|soma_temp[31] {} Ula32:inst15|Mux0~4 {} Registrador:EPC|Saida[31]~feeder {} Registrador:EPC|Saida[31] {} } { 0.000ns 0.846ns 0.311ns 0.548ns 0.291ns 0.541ns 0.310ns 0.308ns 0.305ns 0.303ns 0.312ns 0.304ns 0.531ns 0.302ns 0.298ns 0.305ns 0.317ns 0.306ns 0.304ns 0.302ns 0.851ns 0.302ns 0.315ns 0.301ns 0.310ns 0.304ns 0.302ns 0.304ns 0.310ns 0.567ns 0.285ns 0.316ns 0.307ns 0.559ns 0.000ns } { 0.000ns 0.178ns 0.322ns 0.178ns 0.178ns 0.322ns 0.322ns 0.521ns 0.178ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.178ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "3.055 ns" { Clock Clock~clkctrl Registrador:EPC|Saida[31] } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "3.055 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Registrador:EPC|Saida[31] {} } { 0.000ns 0.000ns 0.124ns 1.303ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "9.274 ns" { Clock StateMachine:inst|ALUSrcA[0] Mux3:SrcA|Mux32~0 Mux3:SrcA|Mux32~0clkctrl Mux3:SrcA|selected[0] } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "9.274 ns" { Clock {} Clock~combout {} StateMachine:inst|ALUSrcA[0] {} Mux3:SrcA|Mux32~0 {} Mux3:SrcA|Mux32~0clkctrl {} Mux3:SrcA|selected[0] {} } { 0.000ns 0.000ns 2.055ns 0.872ns 2.255ns 1.687ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"Clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:RegB\|Saida\[2\] Store_Control:inst4\|toMemory\[2\] Clock 5.303 ns " "Info: Found hold time violation between source  pin or register \"Registrador:RegB\|Saida\[2\]\" and destination pin or register \"Store_Control:inst4\|toMemory\[2\]\" for clock \"Clock\" (Hold time is 5.303 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.300 ns + Largest " "Info: + Largest clock skew is 6.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 9.346 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 9.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_T2 14 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 14; CLK Node = 'Clock'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { -704 64 232 -688 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.695 ns) + CELL(0.879 ns) 3.600 ns StateMachine:inst\|StrCtrl\[1\] 2 REG LCFF_X29_Y29_N27 26 " "Info: 2: + IC(1.695 ns) + CELL(0.879 ns) = 3.600 ns; Loc. = LCFF_X29_Y29_N27; Fanout = 26; REG Node = 'StateMachine:inst\|StrCtrl\[1\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { Clock StateMachine:inst|StrCtrl[1] } "NODE_NAME" } } { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.319 ns) 5.191 ns Store_Control:inst4\|Mux24~0 3 COMB LCCOMB_X33_Y32_N20 1 " "Info: 3: + IC(1.272 ns) + CELL(0.319 ns) = 5.191 ns; Loc. = LCCOMB_X33_Y32_N20; Fanout = 1; COMB Node = 'Store_Control:inst4\|Mux24~0'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { StateMachine:inst|StrCtrl[1] Store_Control:inst4|Mux24~0 } "NODE_NAME" } } { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.283 ns) + CELL(0.000 ns) 7.474 ns Store_Control:inst4\|Mux24~0clkctrl 4 COMB CLKCTRL_G8 32 " "Info: 4: + IC(2.283 ns) + CELL(0.000 ns) = 7.474 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'Store_Control:inst4\|Mux24~0clkctrl'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.283 ns" { Store_Control:inst4|Mux24~0 Store_Control:inst4|Mux24~0clkctrl } "NODE_NAME" } } { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.694 ns) + CELL(0.178 ns) 9.346 ns Store_Control:inst4\|toMemory\[2\] 5 REG LCCOMB_X43_Y36_N22 1 " "Info: 5: + IC(1.694 ns) + CELL(0.178 ns) = 9.346 ns; Loc. = LCCOMB_X43_Y36_N22; Fanout = 1; REG Node = 'Store_Control:inst4\|toMemory\[2\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { Store_Control:inst4|Mux24~0clkctrl Store_Control:inst4|toMemory[2] } "NODE_NAME" } } { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.402 ns ( 25.70 % ) " "Info: Total cell delay = 2.402 ns ( 25.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.944 ns ( 74.30 % ) " "Info: Total interconnect delay = 6.944 ns ( 74.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "9.346 ns" { Clock StateMachine:inst|StrCtrl[1] Store_Control:inst4|Mux24~0 Store_Control:inst4|Mux24~0clkctrl Store_Control:inst4|toMemory[2] } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "9.346 ns" { Clock {} Clock~combout {} StateMachine:inst|StrCtrl[1] {} Store_Control:inst4|Mux24~0 {} Store_Control:inst4|Mux24~0clkctrl {} Store_Control:inst4|toMemory[2] {} } { 0.000ns 0.000ns 1.695ns 1.272ns 2.283ns 1.694ns } { 0.000ns 1.026ns 0.879ns 0.319ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 3.046 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to source register is 3.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_T2 14 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 14; CLK Node = 'Clock'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { -704 64 232 -688 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns Clock~clkctrl 2 COMB CLKCTRL_G3 1551 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1551; COMB Node = 'Clock~clkctrl'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { -704 64 232 -688 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.602 ns) 3.046 ns Registrador:RegB\|Saida\[2\] 3 REG LCFF_X43_Y36_N9 6 " "Info: 3: + IC(1.294 ns) + CELL(0.602 ns) = 3.046 ns; Loc. = LCFF_X43_Y36_N9; Fanout = 6; REG Node = 'Registrador:RegB\|Saida\[2\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { Clock~clkctrl Registrador:RegB|Saida[2] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 53.45 % ) " "Info: Total cell delay = 1.628 ns ( 53.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.418 ns ( 46.55 % ) " "Info: Total interconnect delay = 1.418 ns ( 46.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "3.046 ns" { Clock Clock~clkctrl Registrador:RegB|Saida[2] } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "3.046 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Registrador:RegB|Saida[2] {} } { 0.000ns 0.000ns 0.124ns 1.294ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "9.346 ns" { Clock StateMachine:inst|StrCtrl[1] Store_Control:inst4|Mux24~0 Store_Control:inst4|Mux24~0clkctrl Store_Control:inst4|toMemory[2] } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "9.346 ns" { Clock {} Clock~combout {} StateMachine:inst|StrCtrl[1] {} Store_Control:inst4|Mux24~0 {} Store_Control:inst4|Mux24~0clkctrl {} Store_Control:inst4|toMemory[2] {} } { 0.000ns 0.000ns 1.695ns 1.272ns 2.283ns 1.694ns } { 0.000ns 1.026ns 0.879ns 0.319ns 0.000ns 0.178ns } "" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "3.046 ns" { Clock Clock~clkctrl Registrador:RegB|Saida[2] } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "3.046 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Registrador:RegB|Saida[2] {} } { 0.000ns 0.000ns 0.124ns 1.294ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.720 ns - Shortest register register " "Info: - Shortest register to register delay is 0.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:RegB\|Saida\[2\] 1 REG LCFF_X43_Y36_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y36_N9; Fanout = 6; REG Node = 'Registrador:RegB\|Saida\[2\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:RegB|Saida[2] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.322 ns) 0.720 ns Store_Control:inst4\|toMemory\[2\] 2 REG LCCOMB_X43_Y36_N22 1 " "Info: 2: + IC(0.398 ns) + CELL(0.322 ns) = 0.720 ns; Loc. = LCCOMB_X43_Y36_N22; Fanout = 1; REG Node = 'Store_Control:inst4\|toMemory\[2\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.720 ns" { Registrador:RegB|Saida[2] Store_Control:inst4|toMemory[2] } "NODE_NAME" } } { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.322 ns ( 44.72 % ) " "Info: Total cell delay = 0.322 ns ( 44.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.398 ns ( 55.28 % ) " "Info: Total interconnect delay = 0.398 ns ( 55.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.720 ns" { Registrador:RegB|Saida[2] Store_Control:inst4|toMemory[2] } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "0.720 ns" { Registrador:RegB|Saida[2] {} Store_Control:inst4|toMemory[2] {} } { 0.000ns 0.398ns } { 0.000ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "9.346 ns" { Clock StateMachine:inst|StrCtrl[1] Store_Control:inst4|Mux24~0 Store_Control:inst4|Mux24~0clkctrl Store_Control:inst4|toMemory[2] } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "9.346 ns" { Clock {} Clock~combout {} StateMachine:inst|StrCtrl[1] {} Store_Control:inst4|Mux24~0 {} Store_Control:inst4|Mux24~0clkctrl {} Store_Control:inst4|toMemory[2] {} } { 0.000ns 0.000ns 1.695ns 1.272ns 2.283ns 1.694ns } { 0.000ns 1.026ns 0.879ns 0.319ns 0.000ns 0.178ns } "" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "3.046 ns" { Clock Clock~clkctrl Registrador:RegB|Saida[2] } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "3.046 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Registrador:RegB|Saida[2] {} } { 0.000ns 0.000ns 0.124ns 1.294ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.720 ns" { Registrador:RegB|Saida[2] Store_Control:inst4|toMemory[2] } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "0.720 ns" { Registrador:RegB|Saida[2] {} Store_Control:inst4|toMemory[2] {} } { 0.000ns 0.398ns } { 0.000ns 0.322ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock SRCAOUTPUT\[21\] Mux3:SrcA\|selected\[21\] 16.711 ns register " "Info: tco from clock \"Clock\" to destination pin \"SRCAOUTPUT\[21\]\" through register \"Mux3:SrcA\|selected\[21\]\" is 16.711 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 9.233 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 9.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_T2 14 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 14; CLK Node = 'Clock'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { -704 64 232 -688 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.055 ns) + CELL(0.879 ns) 3.960 ns StateMachine:inst\|ALUSrcA\[0\] 2 REG LCFF_X29_Y32_N5 66 " "Info: 2: + IC(2.055 ns) + CELL(0.879 ns) = 3.960 ns; Loc. = LCFF_X29_Y32_N5; Fanout = 66; REG Node = 'StateMachine:inst\|ALUSrcA\[0\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { Clock StateMachine:inst|ALUSrcA[0] } "NODE_NAME" } } { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.322 ns) 5.154 ns Mux3:SrcA\|Mux32~0 3 COMB LCCOMB_X33_Y32_N6 1 " "Info: 3: + IC(0.872 ns) + CELL(0.322 ns) = 5.154 ns; Loc. = LCCOMB_X33_Y32_N6; Fanout = 1; COMB Node = 'Mux3:SrcA\|Mux32~0'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { StateMachine:inst|ALUSrcA[0] Mux3:SrcA|Mux32~0 } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.255 ns) + CELL(0.000 ns) 7.409 ns Mux3:SrcA\|Mux32~0clkctrl 4 COMB CLKCTRL_G10 32 " "Info: 4: + IC(2.255 ns) + CELL(0.000 ns) = 7.409 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'Mux3:SrcA\|Mux32~0clkctrl'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.255 ns" { Mux3:SrcA|Mux32~0 Mux3:SrcA|Mux32~0clkctrl } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.646 ns) + CELL(0.178 ns) 9.233 ns Mux3:SrcA\|selected\[21\] 5 REG LCCOMB_X36_Y37_N22 7 " "Info: 5: + IC(1.646 ns) + CELL(0.178 ns) = 9.233 ns; Loc. = LCCOMB_X36_Y37_N22; Fanout = 7; REG Node = 'Mux3:SrcA\|selected\[21\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.824 ns" { Mux3:SrcA|Mux32~0clkctrl Mux3:SrcA|selected[21] } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.405 ns ( 26.05 % ) " "Info: Total cell delay = 2.405 ns ( 26.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.828 ns ( 73.95 % ) " "Info: Total interconnect delay = 6.828 ns ( 73.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "9.233 ns" { Clock StateMachine:inst|ALUSrcA[0] Mux3:SrcA|Mux32~0 Mux3:SrcA|Mux32~0clkctrl Mux3:SrcA|selected[21] } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "9.233 ns" { Clock {} Clock~combout {} StateMachine:inst|ALUSrcA[0] {} Mux3:SrcA|Mux32~0 {} Mux3:SrcA|Mux32~0clkctrl {} Mux3:SrcA|selected[21] {} } { 0.000ns 0.000ns 2.055ns 0.872ns 2.255ns 1.646ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.478 ns + Longest register pin " "Info: + Longest register to pin delay is 7.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Mux3:SrcA\|selected\[21\] 1 REG LCCOMB_X36_Y37_N22 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X36_Y37_N22; Fanout = 7; REG Node = 'Mux3:SrcA\|selected\[21\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3:SrcA|selected[21] } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.502 ns) + CELL(2.976 ns) 7.478 ns SRCAOUTPUT\[21\] 2 PIN PIN_AB13 0 " "Info: 2: + IC(4.502 ns) + CELL(2.976 ns) = 7.478 ns; Loc. = PIN_AB13; Fanout = 0; PIN Node = 'SRCAOUTPUT\[21\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "7.478 ns" { Mux3:SrcA|selected[21] SRCAOUTPUT[21] } "NODE_NAME" } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 144 2248 2449 160 "SRCAOUTPUT\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.976 ns ( 39.80 % ) " "Info: Total cell delay = 2.976 ns ( 39.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.502 ns ( 60.20 % ) " "Info: Total interconnect delay = 4.502 ns ( 60.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "7.478 ns" { Mux3:SrcA|selected[21] SRCAOUTPUT[21] } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "7.478 ns" { Mux3:SrcA|selected[21] {} SRCAOUTPUT[21] {} } { 0.000ns 4.502ns } { 0.000ns 2.976ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "9.233 ns" { Clock StateMachine:inst|ALUSrcA[0] Mux3:SrcA|Mux32~0 Mux3:SrcA|Mux32~0clkctrl Mux3:SrcA|selected[21] } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "9.233 ns" { Clock {} Clock~combout {} StateMachine:inst|ALUSrcA[0] {} Mux3:SrcA|Mux32~0 {} Mux3:SrcA|Mux32~0clkctrl {} Mux3:SrcA|selected[21] {} } { 0.000ns 0.000ns 2.055ns 0.872ns 2.255ns 1.646ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.178ns } "" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "7.478 ns" { Mux3:SrcA|selected[21] SRCAOUTPUT[21] } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "7.478 ns" { Mux3:SrcA|selected[21] {} SRCAOUTPUT[21] {} } { 0.000ns 4.502ns } { 0.000ns 2.976ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 114 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 21 18:45:19 2016 " "Info: Processing ended: Sat May 21 18:45:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
