David R. Bild , Gregory E. Bok , Robert P. Dick, Minimization of NBTI performance degradation using internal node control, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Chung-Ping Chen , C. C.N. Chu , D. F. Wong, Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.7, p.1014-1025, November 2006[doi>10.1109/43.771182]
Yen-Pin Chen , Jia-Wei Fang , Yao-Wen Chang, ECO timing optimization using spare cells, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
D. G. Chinnery , K. Keutzer, Linear programming for sizing, Vthand Vddassignment, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077642]
Andrea Calimera , Enrico Macii , Massimo Poncino, NBTI-aware sleep transistor design for reliable power-gating, Proceedings of the 19th ACM Great Lakes symposium on VLSI, May 10-12, 2009, Boston Area, MA, USA[doi>10.1145/1531542.1531618]
Anantha P. Chandrakasan , William J. Bowhill , Frank Fox, Design of High-Performance Microprocessor Circuits, Wiley-IEEE Press, 2000
Fleetwood, D. M.., Zhang, E. X., Shen, X., Zhang, C. X., Schrimpf, R. D., and Pantelides, S. T. 2013. Bias-temperature instabilities in silicon carbide MOS devices. InBias Temperature Instability for Devices and Circuits, Tibor Grasse Ed., Springer, 661--675.
Franco, J. and Kaczer, B. 2013. NBTI in (Si)Ge channel devices, InBias Temperature Instability for Devices and Circuits, Tibor Grasse Ed., Springer, 615--641.
Franco, J., Kaczer, B., Cho, M., Eneman, G., Groeseneken G., and Grasser, T., 2010. Improvements of NBTI reliability in SiGe p-FETs. InProceedings of International Reliability Physics Symposium, 1082--10845.
Huang, R., Wang, R., and Li, M. 2013. Characteristics of NBTI in Multi-gate FETs for Highly Scaled CMOS Technology. InBias Temperature Instability for Devices and Circuits, Tibor Grasser Ed., Springer, 643--659.
Kang, K., Kufluoglu, H., Alam, M. A., and Roy, K. 2006. Efficient transistor-level sizing technique under temporal performance degradation due to NBTI. InProceedings of the IEEE International Conference on Computer Design. 216--221.
Kunhyuk Kang , Saakshi Gangwal , Sang Phill Park , Kaushik Roy, NBTI induced performance degradation in logic and memory circuits: how effectively can we approach a reliability solution?, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Kim T. H., Yu C. G., and Park, J. T. 2011. Concurrent NBTI and Hot-Carrier Degradation in p-Channel MuGFETs.IEEE Electron Device Lett. 32, 3, 294--296.
Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, NBTI-aware synthesis of digital circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278574]
Lillis, J., Cheng, C., and Lin, T. 1996. Optimal wire sizing and buffer insertion for low power and a generalized delay model.IEEE J. Solid-State Circuits 31, 3, 437--447.
Yifang Liu , Jiang Hu, A new algorithm for simultaneous gate sizing and threshold voltage assignment, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.2, p.223-234, February 2010[doi>10.1109/TCAD.2009.2035575]
Tao Luo , David Newmark , David Z. Pan, Total power optimization combining placement, sizing and multi-Vt through slack distribution management, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Chin-Hung Lin , Ing-Chao Lin , Kuan-Hui Li, TG-based technique for NBTI degradation and leakage optimization, Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan
Lin, C.-H., Lin, I.-C., and Li, K.-H. 2013. Leakage and aging optimization using transmission gate-based technique.IEEE Trans. CAD 32, 1, 87--99.
Liu, C., Yu, T., Wang, R., Zhang, L., Huang, R., Kim, D.-W., Park, D., and Wang, Y. 2010. Negative-bias temperature instability in gate-all-around silicon nanowire MOSFETs: Characteristic modeling and the impact on circuit aging.IEEE Trans. Electron Devices, 57, 12, 3442--3450.
Muhammet Mustafa Ozdal , Chirayu Amin , Andrey Ayupov , Steven Burns , Gustavo Wilke , Cheng Zhuo, The ISPD-2012 discrete cell sizing contest and benchmark suite, Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design, March 25-28, 2012, Napa, California, USA[doi>10.1145/2160916.2160950]
Muhammet Mustafa Ozdal , Steven Burns , Jiang Hu, Gate sizing and device technology selection algorithms for high-performance industrial designs, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California
B. C. Paul , Kunhyuk Kang , H. Kufluoglu , M. A. Alam , K. Roy, Negative Bias Temperature Instability: Estimation and Design for Improved Reliability of Nanoscale Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.4, p.743-751, April 2007[doi>10.1109/TCAD.2006.884870]
Bipul C. Paul , Kunhyuk Kang , Haldun Kufluoglu , Muhammad Ashraful Alam , Kaushik Roy, Temporal performance degradation under NBTI: estimation and design for improved reliability of nanoscale circuits, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Paul, B. C., Kang, K., Kufluoglu, H., Alam, M. A., and Roy, K. 2005. Impact of NBTI on the temporal performance degradation of digital circuits.IEEE Electron Device Lett. 26, 8, 560--562.
Reddy, V., Krishnan, A. T., Marshall, A., Rodriguez, J., Natarajan, S., Rost, T., and Krishnan, S. 2012. Impact of negative bias temperature instability on digital circuit reliability. InProceedings of the IEEE International Reliability Physics Symposium. 248--253.
Schroder, D. K. 2009. Bias temperature instability in silicon carbide. InProceedings of International Semiconductor Device Research Symposium. 1--2.
Rakesh Vattikonda , Wenping Wang , Yu Cao, Modeling and minimization of PMOS NBTI effect for robust nanometer design, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147172]
Yu Wang , Xiaoming Chen , Wenping Wang , Yu Cao , Yuan Xie , Huazhong Yang, Leakage power and circuit aging cooptimization by gate replacement techniques, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.4, p.615-628, April 2011[doi>10.1109/TVLSI.2009.2037637]
Jia Wang , Debasish Das , Hai Zhou, Gate sizing by Lagrangian relaxation revisited, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.7, p.1071-1084, July 2009[doi>10.1109/TCAD.2009.2018872]
Wenping Wang , Zile Wei , Shengqi Yang , Yu Cao, An efficient method to identify critical gates under circuit aging, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Wenping Wang , Shengqi Yang , Sarvesh Bhardwaj , Rakesh Vattikonda , Sarma Vrudhula , Frank Liu , Yu Cao, The impact of NBTI on the performance of combinational and sequential circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278573]
Xiangning Yang , Kewal Saluja, Combating NBTI Degradation via Gate Sizing, Proceedings of the 8th International Symposium on Quality Electronic Design, p.47-52, March 26-28, 2007[doi>10.1109/ISQED.2007.48]
