Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Dec 11 01:15:36 2025
| Host         : LAPTOP-JU02PEUM running 64-bit major release  (build 9200)
| Command      : report_methodology -file system_bd_wrapper_methodology_drc_routed.rpt -pb system_bd_wrapper_methodology_drc_routed.pb -rpx system_bd_wrapper_methodology_drc_routed.rpx
| Design       : system_bd_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 25
+-----------+----------+--------------------------------------------------------+--------+
| Rule      | Severity | Description                                            | Checks |
+-----------+----------+--------------------------------------------------------+--------+
| LUTAR-1   | Warning  | LUT drives async reset alert                           | 1      |
| TIMING-9  | Warning  | Unknown CDC Logic                                      | 1      |
| TIMING-18 | Warning  | Missing input or output delay                          | 22     |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 1      |
+-----------+----------+--------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell system_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset_rtl_0 relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on uart_rtl_1_rxd relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[0] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[1] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[2] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_1_tri_o[0] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_1_tri_o[1] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_1_tri_o[2] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_1_tri_o[3] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_1_tri_o[4] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_1_tri_o[5] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_1_tri_o[6] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_1_tri_o[7] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_2_tri_o[0] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_2_tri_o[1] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_2_tri_o[2] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_2_tri_o[3] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_2_tri_o[4] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_2_tri_o[5] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_2_tri_o[6] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_2_tri_o[7] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on uart_rtl_1_txd relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name clk_100MHz -waveform {0.000 5.000} -add [get_ports clk_100MHz] (Source: C:/Users/oussk/Downloads/ald_v2/hw_vivado/ecg_cnn_bd/ecg_cnn_bd.srcs/constrs_1/imports/ecg_cnn_nexys_bd/nexys4.xdc (Line: 11))
Previous: create_clock -period 10.000 [get_ports clk_100MHz] (Source: c:/Users/oussk/Downloads/ald_v2/hw_vivado/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_clk_wiz_1_0_1/system_bd_clk_wiz_1_0.xdc (Line: 53))
Related violations: <none>


