{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667525239380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667525239381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 22:27:19 2022 " "Processing started: Thu Nov 03 22:27:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667525239381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667525239381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667525239381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667525239832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667525239832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico_e_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico_e_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/divisorGenerico_e_Interface.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248089 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/divisorGenerico_e_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667525248089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248090 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667525248090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248092 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667525248092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/ULASomaSub.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248093 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667525248093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/somaConstante.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248094 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667525248094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248096 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667525248096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248097 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667525248097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/muxGenerico2x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248099 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667525248099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248101 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667525248101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-assincrona " "Found design unit 1: memoria-assincrona" {  } { { "memoria.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/memoria.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248102 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/memoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667525248102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jumplogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jumplogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jumpLogic-comportamento " "Found design unit 1: jumpLogic-comportamento" {  } { { "jumpLogic.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/jumpLogic.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248103 ""} { "Info" "ISGN_ENTITY_NAME" "1 jumpLogic " "Found entity 1: jumpLogic" {  } { { "jumpLogic.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/jumpLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667525248103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexReg-arquitetura " "Found design unit 1: HexReg-arquitetura" {  } { { "hexReg.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/hexReg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248105 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexReg " "Found entity 1: HexReg" {  } { { "hexReg.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/hexReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667525248105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-comportamento " "Found design unit 1: flipFlop-comportamento" {  } { { "flipFlop.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/flipFlop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248106 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipFlop.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/flipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667525248106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/edgeDetector.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248108 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/edgeDetector.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248108 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667525248108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/decoderInstru.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248109 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667525248109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/decoder3x8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248110 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667525248110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "CPU.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/CPU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248112 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667525248112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/conversorHex7Seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248113 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667525248113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8portas-comportamento " "Found design unit 1: buffer_3_state_8portas-comportamento" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/buffer_3_state_8portas.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248115 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8portas " "Found entity 1: buffer_3_state_8portas" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/buffer_3_state_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667525248115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state-comportamento " "Found design unit 1: buffer_3_state-comportamento" {  } { { "buffer_3_state.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/buffer_3_state.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248116 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state " "Found entity 1: buffer_3_state" {  } { { "buffer_3_state.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/buffer_3_state.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667525248116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Relogio-arquitetura " "Found design unit 1: Relogio-arquitetura" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/Relogio.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248118 ""} { "Info" "ISGN_ENTITY_NAME" "1 Relogio " "Found entity 1: Relogio" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/Relogio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667525248118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667525248118 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Relogio " "Elaborating entity \"Relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667525248164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:interfaceBaseTempo_normal " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo_normal\"" {  } { { "Relogio.vhd" "interfaceBaseTempo_normal" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/Relogio.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667525248184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceBaseTempo_normal\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo_normal\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/divisorGenerico_e_Interface.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667525248185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop divisorGenerico_e_Interface:interfaceBaseTempo_normal\|flipFlop:registraUmSegundo " "Elaborating entity \"flipFlop\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo_normal\|flipFlop:registraUmSegundo\"" {  } { { "divisorGenerico_e_Interface.vhd" "registraUmSegundo" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/divisorGenerico_e_Interface.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667525248186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:interfaceBaseTempo_rapido " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo_rapido\"" {  } { { "Relogio.vhd" "interfaceBaseTempo_rapido" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/Relogio.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667525248187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceBaseTempo_rapido\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo_rapido\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/divisorGenerico_e_Interface.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667525248188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_CLOCK " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_CLOCK\"" {  } { { "Relogio.vhd" "MUX_CLOCK" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/Relogio.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667525248190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU\"" {  } { { "Relogio.vhd" "CPU" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/Relogio.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667525248191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 CPU:CPU\|muxGenerico4x1:MUX_PC " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"CPU:CPU\|muxGenerico4x1:MUX_PC\"" {  } { { "CPU.vhd" "MUX_PC" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/CPU.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667525248192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem CPU:CPU\|bancoRegistradoresArqRegMem:BAN_REG_A " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"CPU:CPU\|bancoRegistradoresArqRegMem:BAN_REG_A\"" {  } { { "CPU.vhd" "BAN_REG_A" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/CPU.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667525248194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU\|registradorGenerico:REG_RET " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU\|registradorGenerico:REG_RET\"" {  } { { "CPU.vhd" "REG_RET" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/CPU.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667525248195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jumpLogic CPU:CPU\|jumpLogic:JMP_LOGIC " "Elaborating entity \"jumpLogic\" for hierarchy \"CPU:CPU\|jumpLogic:JMP_LOGIC\"" {  } { { "CPU.vhd" "JMP_LOGIC" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/CPU.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667525248196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante CPU:CPU\|somaConstante:INCREMENTA_PC " "Elaborating entity \"somaConstante\" for hierarchy \"CPU:CPU\|somaConstante:INCREMENTA_PC\"" {  } { { "CPU.vhd" "INCREMENTA_PC" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/CPU.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667525248197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub CPU:CPU\|ULASomaSub:ULA " "Elaborating entity \"ULASomaSub\" for hierarchy \"CPU:CPU\|ULASomaSub:ULA\"" {  } { { "CPU.vhd" "ULA" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/CPU.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667525248198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru CPU:CPU\|decoderInstru:DECODER " "Elaborating entity \"decoderInstru\" for hierarchy \"CPU:CPU\|decoderInstru:DECODER\"" {  } { { "CPU.vhd" "DECODER" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/CPU.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667525248199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "Relogio.vhd" "RAM" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/Relogio.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667525248200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:ROM " "Elaborating entity \"memoria\" for hierarchy \"memoria:ROM\"" {  } { { "Relogio.vhd" "ROM" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/Relogio.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667525248201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:DECODER_BLOCO " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:DECODER_BLOCO\"" {  } { { "Relogio.vhd" "DECODER_BLOCO" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/Relogio.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667525248201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG_LED " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG_LED\"" {  } { { "Relogio.vhd" "REG_LED" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/Relogio.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667525248203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexReg HexReg:HEXREG0 " "Elaborating entity \"HexReg\" for hierarchy \"HexReg:HEXREG0\"" {  } { { "Relogio.vhd" "HEXREG0" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/Relogio.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667525248204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico HexReg:HEXREG0\|registradorGenerico:REG " "Elaborating entity \"registradorGenerico\" for hierarchy \"HexReg:HEXREG0\|registradorGenerico:REG\"" {  } { { "hexReg.vhd" "REG" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/hexReg.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667525248205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg HexReg:HEXREG0\|conversorHex7Seg:HEX_SEG " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"HexReg:HEXREG0\|conversorHex7Seg:HEX_SEG\"" {  } { { "hexReg.vhd" "HEX_SEG" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/hexReg.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667525248205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:DETECTOR_KEY0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:DETECTOR_KEY0\"" {  } { { "Relogio.vhd" "DETECTOR_KEY0" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/Relogio.vhd" 254 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667525248210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state buffer_3_state:TRI_STATE_KEY0 " "Elaborating entity \"buffer_3_state\" for hierarchy \"buffer_3_state:TRI_STATE_KEY0\"" {  } { { "Relogio.vhd" "TRI_STATE_KEY0" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/Relogio.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667525248211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_8portas buffer_3_state_8portas:TRI_STATE_SW0_TO_7 " "Elaborating entity \"buffer_3_state_8portas\" for hierarchy \"buffer_3_state_8portas:TRI_STATE_SW0_TO_7\"" {  } { { "Relogio.vhd" "TRI_STATE_SW0_TO_7" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/Relogio.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667525248213 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1667525248473 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CPU:CPU\|bancoRegistradoresArqRegMem:BAN_REG_A\|registrador " "RAM logic \"CPU:CPU\|bancoRegistradoresArqRegMem:BAN_REG_A\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradoresArqRegMem.vhd" "registrador" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/bancoRegistradoresArqRegMem.vhd" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1667525248473 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1667525248473 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:interfaceBaseTempo_rapido\|leituraUmSegundo\[0\] " "Converted tri-state buffer \"divisorGenerico_e_Interface:interfaceBaseTempo_rapido\|leituraUmSegundo\[0\]\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1667525248479 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:interfaceBaseTempo_rapido\|leituraUmSegundo\[1\] " "Converted tri-state buffer \"divisorGenerico_e_Interface:interfaceBaseTempo_rapido\|leituraUmSegundo\[1\]\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1667525248479 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:interfaceBaseTempo_rapido\|leituraUmSegundo\[2\] " "Converted tri-state buffer \"divisorGenerico_e_Interface:interfaceBaseTempo_rapido\|leituraUmSegundo\[2\]\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1667525248479 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:interfaceBaseTempo_rapido\|leituraUmSegundo\[3\] " "Converted tri-state buffer \"divisorGenerico_e_Interface:interfaceBaseTempo_rapido\|leituraUmSegundo\[3\]\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1667525248479 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:interfaceBaseTempo_rapido\|leituraUmSegundo\[4\] " "Converted tri-state buffer \"divisorGenerico_e_Interface:interfaceBaseTempo_rapido\|leituraUmSegundo\[4\]\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1667525248479 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:interfaceBaseTempo_rapido\|leituraUmSegundo\[5\] " "Converted tri-state buffer \"divisorGenerico_e_Interface:interfaceBaseTempo_rapido\|leituraUmSegundo\[5\]\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1667525248479 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:interfaceBaseTempo_rapido\|leituraUmSegundo\[6\] " "Converted tri-state buffer \"divisorGenerico_e_Interface:interfaceBaseTempo_rapido\|leituraUmSegundo\[6\]\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1667525248479 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:interfaceBaseTempo_rapido\|leituraUmSegundo\[7\] " "Converted tri-state buffer \"divisorGenerico_e_Interface:interfaceBaseTempo_rapido\|leituraUmSegundo\[7\]\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1667525248479 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:interfaceBaseTempo_normal\|leituraUmSegundo\[0\] " "Converted tri-state buffer \"divisorGenerico_e_Interface:interfaceBaseTempo_normal\|leituraUmSegundo\[0\]\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1667525248479 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:interfaceBaseTempo_normal\|leituraUmSegundo\[1\] " "Converted tri-state buffer \"divisorGenerico_e_Interface:interfaceBaseTempo_normal\|leituraUmSegundo\[1\]\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1667525248479 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:interfaceBaseTempo_normal\|leituraUmSegundo\[2\] " "Converted tri-state buffer \"divisorGenerico_e_Interface:interfaceBaseTempo_normal\|leituraUmSegundo\[2\]\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1667525248479 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:interfaceBaseTempo_normal\|leituraUmSegundo\[3\] " "Converted tri-state buffer \"divisorGenerico_e_Interface:interfaceBaseTempo_normal\|leituraUmSegundo\[3\]\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1667525248479 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:interfaceBaseTempo_normal\|leituraUmSegundo\[4\] " "Converted tri-state buffer \"divisorGenerico_e_Interface:interfaceBaseTempo_normal\|leituraUmSegundo\[4\]\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1667525248479 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:interfaceBaseTempo_normal\|leituraUmSegundo\[5\] " "Converted tri-state buffer \"divisorGenerico_e_Interface:interfaceBaseTempo_normal\|leituraUmSegundo\[5\]\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1667525248479 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:interfaceBaseTempo_normal\|leituraUmSegundo\[6\] " "Converted tri-state buffer \"divisorGenerico_e_Interface:interfaceBaseTempo_normal\|leituraUmSegundo\[6\]\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1667525248479 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:interfaceBaseTempo_normal\|leituraUmSegundo\[7\] " "Converted tri-state buffer \"divisorGenerico_e_Interface:interfaceBaseTempo_normal\|leituraUmSegundo\[7\]\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1667525248479 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1667525248479 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[0\] " "Inserted always-enabled tri-state buffer between \"CPU:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[0\]\" and its non-tri-state driver." {  } { { "muxGenerico2x1.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/muxGenerico2x1.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1667525248951 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1667525248951 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "CPU:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[7\] GND node " "The node \"CPU:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[7\]\" is fed by GND" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/muxGenerico2x1.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1667525248951 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "CPU:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[6\] GND node " "The node \"CPU:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[6\]\" is fed by GND" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/muxGenerico2x1.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1667525248951 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "CPU:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[5\] GND node " "The node \"CPU:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[5\]\" is fed by GND" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/muxGenerico2x1.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1667525248951 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "CPU:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[4\] GND node " "The node \"CPU:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[4\]\" is fed by GND" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/muxGenerico2x1.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1667525248951 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "CPU:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[3\] GND node " "The node \"CPU:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[3\]\" is fed by GND" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/muxGenerico2x1.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1667525248951 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "CPU:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[2\] GND node " "The node \"CPU:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[2\]\" is fed by GND" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/muxGenerico2x1.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1667525248951 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "CPU:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[1\] GND node " "The node \"CPU:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[1\]\" is fed by GND" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/muxGenerico2x1.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1667525248951 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1667525248951 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[0\] non-tri-state driver \"muxGenerico2x1:MUX_CLOCK\|saida_MUX\[0\]\" " "The node \"CPU:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[0\]\" has multiple drivers due to the non-tri-state driver \"muxGenerico2x1:MUX_CLOCK\|saida_MUX\[0\]\"" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/intelFPGA_lite/20.1/projetos/entrega-relogio/muxGenerico2x1.vhd" 12 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1667525248953 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 28 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667525249051 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 03 22:27:29 2022 " "Processing ended: Thu Nov 03 22:27:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667525249051 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667525249051 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667525249051 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667525249051 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 28 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 28 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667525249670 ""}
