WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2604214 heartbeat IPC: 3.84 cumulative IPC: 3.84 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5187783 heartbeat IPC: 3.871 cumulative IPC: 3.855 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6511952 cumulative IPC: 3.839 (Simulation time: 00 hr 00 min 53 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6511952 cumulative IPC: 3.839 (Simulation time: 00 hr 00 min 53 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 8621918 heartbeat IPC: 2.912 cumulative IPC: 2.37 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 12625469 heartbeat IPC: 2.498 cumulative IPC: 2.454 (Simulation time: 00 hr 01 min 39 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 18015775 heartbeat IPC: 1.855 cumulative IPC: 2.173 (Simulation time: 00 hr 02 min 10 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 21978091 heartbeat IPC: 2.524 cumulative IPC: 2.263 (Simulation time: 00 hr 02 min 39 sec)
Heartbeat CPU 0 instructions: 70000002 cycles: 25903065 heartbeat IPC: 2.548 cumulative IPC: 2.321 (Simulation time: 00 hr 03 min 09 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 30835985 heartbeat IPC: 2.027 cumulative IPC: 2.261 (Simulation time: 00 hr 03 min 39 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 35189110 heartbeat IPC: 2.297 cumulative IPC: 2.267 (Simulation time: 00 hr 04 min 07 sec)
Heartbeat CPU 0 instructions: 100000004 cycles: 38524900 heartbeat IPC: 2.998 cumulative IPC: 2.343 (Simulation time: 00 hr 04 min 32 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_403.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000001 cycles: 42978474 heartbeat IPC: 2.245 cumulative IPC: 2.331 (Simulation time: 00 hr 05 min 01 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 49519018 heartbeat IPC: 1.529 cumulative IPC: 2.209 (Simulation time: 00 hr 05 min 36 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 44978475 cumulative IPC: 2.223 (Simulation time: 00 hr 05 min 51 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 44978475 cumulative IPC: 2.223 (Simulation time: 00 hr 05 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_403.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.223 instructions: 100000002 cycles: 44978475
CPU 0 Branch Prediction Accuracy: 92.25% MPKI: 7.257 Average ROB Occupancy at Mispredict: 75.65
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.007
BRANCH_INDIRECT: 0.88
BRANCH_CONDITIONAL: 6.22
BRANCH_DIRECT_CALL: 0.0153
BRANCH_INDIRECT_CALL: 0.126
BRANCH_RETURN: 0.00871

L1D TOTAL        ACCESS:   32335543 HIT:   30654817 MISS:    1680726
L1D LOAD         ACCESS:   27611700 HIT:   26355636 MISS:    1256064
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    4720982 HIT:    4298679 MISS:     422303
L1D TRANSLATION  ACCESS:       2861 HIT:        502 MISS:       2359
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 19.48 cycles
L1I TOTAL        ACCESS:    1054049 HIT:     986705 MISS:      67344
L1I LOAD         ACCESS:    1054049 HIT:     986705 MISS:      67344
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 36.6 cycles
L2C TOTAL        ACCESS:     800159 HIT:     556679 MISS:     243480
L2C LOAD         ACCESS:     333068 HIT:     188632 MISS:     144436
L2C RFO          ACCESS:     229646 HIT:     143826 MISS:      85820
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     235099 HIT:     223640 MISS:      11459
L2C TRANSLATION  ACCESS:       2346 HIT:        581 MISS:       1765
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 139.8 cycles
LLC TOTAL        ACCESS:     320808 HIT:     197374 MISS:     123434
LLC LOAD         ACCESS:     144436 HIT:      87266 MISS:      57170
LLC RFO          ACCESS:      85820 HIT:      49150 MISS:      36670
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      88787 HIT:      60622 MISS:      28165
LLC TRANSLATION  ACCESS:       1765 HIT:        336 MISS:       1429
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 237.3 cycles
cpu0_DTLB TOTAL        ACCESS:   23202831 HIT:   23106961 MISS:      95870
cpu0_DTLB LOAD         ACCESS:   23202831 HIT:   23106961 MISS:      95870
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.691 cycles
cpu0_ITLB TOTAL        ACCESS:     917403 HIT:     912413 MISS:       4990
cpu0_ITLB LOAD         ACCESS:     917403 HIT:     912413 MISS:       4990
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 16.82 cycles
cpu0_STLB TOTAL        ACCESS:      59980 HIT:      57227 MISS:       2753
cpu0_STLB LOAD         ACCESS:      59980 HIT:      57227 MISS:       2753
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 141.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      39969
  ROW_BUFFER_MISS:      55262
 AVG DBUS CONGESTED CYCLE: 3.938
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       4493
  FULL:      33604
