Analysis & Synthesis report for CPU
Fri Jun 17 20:27:49 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for room:b2v_inst4|altsyncram:altsyncram_component|altsyncram_6e14:auto_generated
 16. Source assignments for raam:b2v_inst5|altsyncram:altsyncram_component|altsyncram_ts34:auto_generated|altsyncram_cb13:altsyncram1
 17. Parameter Settings for User Entity Instance: muxop2to1:b2v_inst10|LPM_MUX:LPM_MUX_component
 18. Parameter Settings for User Entity Instance: mun2to1:b2v_inst16|LPM_MUX:LPM_MUX_component
 19. Parameter Settings for User Entity Instance: jicunqi:b2v_inst20|decd1to4:b2v_inst10|lpm_decode:LPM_DECODE_component
 20. Parameter Settings for User Entity Instance: jicunqi:b2v_inst20|mux4to1:b2v_inst4|LPM_MUX:LPM_MUX_component
 21. Parameter Settings for User Entity Instance: jicunqi:b2v_inst20|mux4to1:b2v_inst5|LPM_MUX:LPM_MUX_component
 22. Parameter Settings for User Entity Instance: room:b2v_inst4|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: raam:b2v_inst5|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: mun2to1:b2v_inst8|LPM_MUX:LPM_MUX_component
 25. altsyncram Parameter Settings by Entity Instance
 26. In-System Memory Content Editor Settings
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jun 17 20:27:49 2022       ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                   ; CPU                                         ;
; Top-level Entity Name           ; CPU                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 209                                         ;
; Total pins                      ; 45                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,052,672                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI TX Channels          ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; CPU                ; CPU                ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; room.vhd                         ; yes             ; User Wizard-Generated File             ; D:/altera/13.1/PCO/CPU/room.vhd                                      ;         ;
; raam.vhd                         ; yes             ; User Wizard-Generated File             ; D:/altera/13.1/PCO/CPU/raam.vhd                                      ;         ;
; muxop2to1.vhd                    ; yes             ; User Wizard-Generated File             ; D:/altera/13.1/PCO/CPU/muxop2to1.vhd                                 ;         ;
; mun2to1.vhd                      ; yes             ; User Wizard-Generated File             ; D:/altera/13.1/PCO/CPU/mun2to1.vhd                                   ;         ;
; CPU.vhd                          ; yes             ; User VHDL File                         ; D:/altera/13.1/PCO/CPU/CPU.vhd                                       ;         ;
; R3.vhd                           ; yes             ; User VHDL File                         ; D:/altera/13.1/PCO/CPU/R3.vhd                                        ;         ;
; R2.vhd                           ; yes             ; User VHDL File                         ; D:/altera/13.1/PCO/CPU/R2.vhd                                        ;         ;
; R1.vhd                           ; yes             ; User VHDL File                         ; D:/altera/13.1/PCO/CPU/R1.vhd                                        ;         ;
; R0.vhd                           ; yes             ; User VHDL File                         ; D:/altera/13.1/PCO/CPU/R0.vhd                                        ;         ;
; mux4to1.vhd                      ; yes             ; User Wizard-Generated File             ; D:/altera/13.1/PCO/CPU/mux4to1.vhd                                   ;         ;
; decd1to4.vhd                     ; yes             ; User Wizard-Generated File             ; D:/altera/13.1/PCO/CPU/decd1to4.vhd                                  ;         ;
; jicunqi.vhd                      ; yes             ; User VHDL File                         ; D:/altera/13.1/PCO/CPU/jicunqi.vhd                                   ;         ;
; decoder.vhd                      ; yes             ; User VHDL File                         ; D:/altera/13.1/PCO/CPU/decoder.vhd                                   ;         ;
; PC.vhd                           ; yes             ; User VHDL File                         ; D:/altera/13.1/PCO/CPU/PC.vhd                                        ;         ;
; seg7_16b.vhd                     ; yes             ; User VHDL File                         ; D:/altera/13.1/PCO/CPU/seg7_16b.vhd                                  ;         ;
; ALU_16b.vhd                      ; yes             ; User VHDL File                         ; D:/altera/13.1/PCO/CPU/ALU_16b.vhd                                   ;         ;
; extend.vhd                       ; yes             ; User VHDL File                         ; D:/altera/13.1/PCO/CPU/extend.vhd                                    ;         ;
; decoder0000.vhd                  ; yes             ; User VHDL File                         ; D:/altera/13.1/PCO/CPU/decoder0000.vhd                               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf           ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc        ;         ;
; muxlut.inc                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mux_70e.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/altera/13.1/PCO/CPU/db/mux_70e.tdf                                ;         ;
; db/mux_q1e.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/altera/13.1/PCO/CPU/db/mux_q1e.tdf                                ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf        ;         ;
; declut.inc                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/declut.inc            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc       ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc      ;         ;
; db/decode_r3f.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/altera/13.1/PCO/CPU/db/decode_r3f.tdf                             ;         ;
; db/mux_t1e.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/altera/13.1/PCO/CPU/db/mux_t1e.tdf                                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_6e14.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/altera/13.1/PCO/CPU/db/altsyncram_6e14.tdf                        ;         ;
; ../ROM.mif                       ; yes             ; Auto-Found Memory Initialization File  ; D:/altera/13.1/PCO/CPU/ROM.mif                                       ;         ;
; db/decode_61a.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/altera/13.1/PCO/CPU/db/decode_61a.tdf                             ;         ;
; db/mux_chb.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/altera/13.1/PCO/CPU/db/mux_chb.tdf                                ;         ;
; db/altsyncram_ts34.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/altera/13.1/PCO/CPU/db/altsyncram_ts34.tdf                        ;         ;
; db/altsyncram_cb13.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/altera/13.1/PCO/CPU/db/altsyncram_cb13.tdf                        ;         ;
; ram1.mif                         ; yes             ; Auto-Found Memory Initialization File  ; D:/altera/13.1/PCO/CPU/ram1.mif                                      ;         ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd   ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd        ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd           ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd      ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimate of Logic utilization (ALMs needed) ; 400                 ;
;                                             ;                     ;
; Combinational ALUT usage for logic          ; 610                 ;
;     -- 7 input functions                    ; 3                   ;
;     -- 6 input functions                    ; 162                 ;
;     -- 5 input functions                    ; 191                 ;
;     -- 4 input functions                    ; 76                  ;
;     -- <=3 input functions                  ; 178                 ;
;                                             ;                     ;
; Dedicated logic registers                   ; 209                 ;
;                                             ;                     ;
; I/O pins                                    ; 45                  ;
; Total MLAB memory bits                      ; 0                   ;
; Total block memory bits                     ; 1052672             ;
; Total DSP Blocks                            ; 0                   ;
; Maximum fan-out node                        ; SYNTHESIZED_WIRE_24 ;
; Maximum fan-out                             ; 230                 ;
; Total fan-out                               ; 5815                ;
; Average fan-out                             ; 5.48                ;
+---------------------------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                             ; Library Name ;
+---------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CPU                                                                ; 610 (2)           ; 209 (0)      ; 1052672           ; 0          ; 45   ; 0            ; |CPU                                                                                                                                                            ; work         ;
;    |ALU_16b:b2v_inst|                                               ; 168 (168)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU_16b:b2v_inst                                                                                                                                           ; work         ;
;    |PC:b2v_inst21|                                                  ; 55 (55)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |CPU|PC:b2v_inst21                                                                                                                                              ; work         ;
;    |decoder:b2v_inst13|                                             ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|decoder:b2v_inst13                                                                                                                                         ; work         ;
;    |extend:b2v_inst11|                                              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|extend:b2v_inst11                                                                                                                                          ; work         ;
;    |jicunqi:b2v_inst20|                                             ; 36 (1)            ; 64 (0)       ; 0                 ; 0          ; 0    ; 0            ; |CPU|jicunqi:b2v_inst20                                                                                                                                         ; work         ;
;       |R0:b2v_inst|                                                 ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |CPU|jicunqi:b2v_inst20|R0:b2v_inst                                                                                                                             ; work         ;
;       |R1:b2v_inst1|                                                ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |CPU|jicunqi:b2v_inst20|R1:b2v_inst1                                                                                                                            ; work         ;
;       |R2:b2v_inst2|                                                ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |CPU|jicunqi:b2v_inst20|R2:b2v_inst2                                                                                                                            ; work         ;
;       |R3:b2v_inst3|                                                ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |CPU|jicunqi:b2v_inst20|R3:b2v_inst3                                                                                                                            ; work         ;
;       |decd1to4:b2v_inst10|                                         ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|jicunqi:b2v_inst20|decd1to4:b2v_inst10                                                                                                                     ; work         ;
;          |lpm_decode:LPM_DECODE_component|                          ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|jicunqi:b2v_inst20|decd1to4:b2v_inst10|lpm_decode:LPM_DECODE_component                                                                                     ; work         ;
;             |decode_r3f:auto_generated|                             ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|jicunqi:b2v_inst20|decd1to4:b2v_inst10|lpm_decode:LPM_DECODE_component|decode_r3f:auto_generated                                                           ; work         ;
;       |mux4to1:b2v_inst4|                                           ; 16 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|jicunqi:b2v_inst20|mux4to1:b2v_inst4                                                                                                                       ; work         ;
;          |lpm_mux:LPM_MUX_component|                                ; 16 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|jicunqi:b2v_inst20|mux4to1:b2v_inst4|lpm_mux:LPM_MUX_component                                                                                             ; work         ;
;             |mux_t1e:auto_generated|                                ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|jicunqi:b2v_inst20|mux4to1:b2v_inst4|lpm_mux:LPM_MUX_component|mux_t1e:auto_generated                                                                      ; work         ;
;       |mux4to1:b2v_inst5|                                           ; 16 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|jicunqi:b2v_inst20|mux4to1:b2v_inst5                                                                                                                       ; work         ;
;          |lpm_mux:LPM_MUX_component|                                ; 16 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|jicunqi:b2v_inst20|mux4to1:b2v_inst5|lpm_mux:LPM_MUX_component                                                                                             ; work         ;
;             |mux_t1e:auto_generated|                                ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|jicunqi:b2v_inst20|mux4to1:b2v_inst5|lpm_mux:LPM_MUX_component|mux_t1e:auto_generated                                                                      ; work         ;
;    |mun2to1:b2v_inst16|                                             ; 65 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|mun2to1:b2v_inst16                                                                                                                                         ; work         ;
;       |lpm_mux:LPM_MUX_component|                                   ; 65 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|mun2to1:b2v_inst16|lpm_mux:LPM_MUX_component                                                                                                               ; work         ;
;          |mux_q1e:auto_generated|                                   ; 65 (65)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|mun2to1:b2v_inst16|lpm_mux:LPM_MUX_component|mux_q1e:auto_generated                                                                                        ; work         ;
;    |mun2to1:b2v_inst8|                                              ; 14 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|mun2to1:b2v_inst8                                                                                                                                          ; work         ;
;       |lpm_mux:LPM_MUX_component|                                   ; 14 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|mun2to1:b2v_inst8|lpm_mux:LPM_MUX_component                                                                                                                ; work         ;
;          |mux_q1e:auto_generated|                                   ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|mun2to1:b2v_inst8|lpm_mux:LPM_MUX_component|mux_q1e:auto_generated                                                                                         ; work         ;
;    |muxop2to1:b2v_inst10|                                           ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|muxop2to1:b2v_inst10                                                                                                                                       ; work         ;
;       |lpm_mux:LPM_MUX_component|                                   ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|muxop2to1:b2v_inst10|lpm_mux:LPM_MUX_component                                                                                                             ; work         ;
;          |mux_70e:auto_generated|                                   ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|muxop2to1:b2v_inst10|lpm_mux:LPM_MUX_component|mux_70e:auto_generated                                                                                      ; work         ;
;    |raam:b2v_inst5|                                                 ; 40 (0)            ; 43 (0)       ; 4096              ; 0          ; 0    ; 0            ; |CPU|raam:b2v_inst5                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                             ; 40 (0)            ; 43 (0)       ; 4096              ; 0          ; 0    ; 0            ; |CPU|raam:b2v_inst5|altsyncram:altsyncram_component                                                                                                             ; work         ;
;          |altsyncram_ts34:auto_generated|                           ; 40 (0)            ; 43 (0)       ; 4096              ; 0          ; 0    ; 0            ; |CPU|raam:b2v_inst5|altsyncram:altsyncram_component|altsyncram_ts34:auto_generated                                                                              ; work         ;
;             |altsyncram_cb13:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CPU|raam:b2v_inst5|altsyncram:altsyncram_component|altsyncram_ts34:auto_generated|altsyncram_cb13:altsyncram1                                                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 40 (24)           ; 43 (34)      ; 0                 ; 0          ; 0    ; 0            ; |CPU|raam:b2v_inst5|altsyncram:altsyncram_component|altsyncram_ts34:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 16 (16)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|raam:b2v_inst5|altsyncram:altsyncram_component|altsyncram_ts34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |room:b2v_inst4|                                                 ; 72 (0)            ; 6 (0)        ; 1048576           ; 0          ; 0    ; 0            ; |CPU|room:b2v_inst4                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                             ; 72 (0)            ; 6 (0)        ; 1048576           ; 0          ; 0    ; 0            ; |CPU|room:b2v_inst4|altsyncram:altsyncram_component                                                                                                             ; work         ;
;          |altsyncram_6e14:auto_generated|                           ; 72 (0)            ; 6 (6)        ; 1048576           ; 0          ; 0    ; 0            ; |CPU|room:b2v_inst4|altsyncram:altsyncram_component|altsyncram_6e14:auto_generated                                                                              ; work         ;
;             |decode_61a:rden_decode|                                ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|room:b2v_inst4|altsyncram:altsyncram_component|altsyncram_6e14:auto_generated|decode_61a:rden_decode                                                       ; work         ;
;             |mux_chb:mux2|                                          ; 64 (64)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|room:b2v_inst4|altsyncram:altsyncram_component|altsyncram_6e14:auto_generated|mux_chb:mux2                                                                 ; work         ;
;    |seg7_16b:b2v_inst1|                                             ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|seg7_16b:b2v_inst1                                                                                                                                         ; work         ;
;    |seg7_16b:b2v_inst2|                                             ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|seg7_16b:b2v_inst2                                                                                                                                         ; work         ;
;    |seg7_16b:b2v_inst3|                                             ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|seg7_16b:b2v_inst3                                                                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                               ; 95 (1)            ; 80 (0)       ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_hub:auto_hub                                                                                                                                           ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                ; 94 (63)           ; 80 (52)      ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                              ; work         ;
;          |sld_rom_sr:hub_info_reg|                                  ; 14 (14)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                      ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                ; 17 (17)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                    ; work         ;
+---------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------------+
; Name                                                                                                                 ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF        ;
+----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------------+
; raam:b2v_inst5|altsyncram:altsyncram_component|altsyncram_ts34:auto_generated|altsyncram_cb13:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096    ; RAM1.mif   ;
; room:b2v_inst4|altsyncram:altsyncram_component|altsyncram_6e14:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM            ; 65536        ; 16           ; --           ; --           ; 1048576 ; ../ROM.mif ;
+----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                              ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+--------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                             ; IP Include File                      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+--------------------------------------+
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |CPU|room:b2v_inst4                         ; D:/altera/13.1/PCO/CPU/room.vhd      ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |CPU|raam:b2v_inst5                         ; D:/altera/13.1/PCO/CPU/raam.vhd      ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |CPU|mun2to1:b2v_inst8                      ; D:/altera/13.1/PCO/CPU/mun2to1.vhd   ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |CPU|muxop2to1:b2v_inst10                   ; D:/altera/13.1/PCO/CPU/muxop2to1.vhd ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |CPU|mun2to1:b2v_inst16                     ; D:/altera/13.1/PCO/CPU/mun2to1.vhd   ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |CPU|jicunqi:b2v_inst20|mux4to1:b2v_inst4   ; D:/altera/13.1/PCO/CPU/mux4to1.vhd   ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |CPU|jicunqi:b2v_inst20|mux4to1:b2v_inst5   ; D:/altera/13.1/PCO/CPU/mux4to1.vhd   ;
; Altera ; LPM_DECODE   ; N/A     ; N/A          ; N/A          ; |CPU|jicunqi:b2v_inst20|decd1to4:b2v_inst10 ; D:/altera/13.1/PCO/CPU/decd1to4.vhd  ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+----------------------------------------------------+-----------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal   ; Free of Timing Hazards ;
+----------------------------------------------------+-----------------------+------------------------+
; ALU_16b:b2v_inst|bne                               ; ALU_16b:b2v_inst|Mux0 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                       ;                        ;
+----------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                          ; Reason for Removal                     ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; raam:b2v_inst5|altsyncram:altsyncram_component|altsyncram_ts34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1                                                                                                  ;                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 209   ;
; Number of registers using Synchronous Clear  ; 7     ;
; Number of registers using Synchronous Load   ; 25    ;
; Number of registers using Asynchronous Clear ; 62    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 170   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                           ;
+------------------------------------------------------------------------------+---------+
; Inverted Register                                                            ; Fan out ;
+------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 3                                       ;         ;
+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|raam:b2v_inst5|altsyncram:altsyncram_component|altsyncram_ts34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CPU|raam:b2v_inst5|altsyncram:altsyncram_component|altsyncram_ts34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CPU|raam:b2v_inst5|altsyncram:altsyncram_component|altsyncram_ts34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |CPU|PC:b2v_inst21|PC_out[5]~reg0                                                                                                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |CPU|raam:b2v_inst5|altsyncram:altsyncram_component|altsyncram_ts34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 24:1               ; 4 bits    ; 64 LEs        ; 52 LEs               ; 12 LEs                 ; Yes        ; |CPU|raam:b2v_inst5|altsyncram:altsyncram_component|altsyncram_ts34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CPU|jicunqi:b2v_inst20|mux4to1:b2v_inst5|lpm_mux:LPM_MUX_component|mux_t1e:auto_generated|l2_w8_n0_mux_dataout                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CPU|jicunqi:b2v_inst20|mux4to1:b2v_inst4|lpm_mux:LPM_MUX_component|mux_t1e:auto_generated|l2_w4_n0_mux_dataout                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CPU|ALU_16b:b2v_inst|ShiftLeft0                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPU|ALU_16b:b2v_inst|ShiftRight0                                                                                                                                               ;
; 16:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; No         ; |CPU|decoder:b2v_inst13|Mux10                                                                                                                                                   ;
; 8:1                ; 12 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |CPU|room:b2v_inst4|altsyncram:altsyncram_component|altsyncram_6e14:auto_generated|mux_chb:mux2|l3_w7_n0_mux_dataout                                                            ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; No         ; |CPU|ALU_16b:b2v_inst|Mux11                                                                                                                                                     ;
; 23:1               ; 3 bits    ; 45 LEs        ; 36 LEs               ; 9 LEs                  ; No         ; |CPU|ALU_16b:b2v_inst|Mux13                                                                                                                                                     ;
; 19:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |CPU|mun2to1:b2v_inst16|lpm_mux:LPM_MUX_component|mux_q1e:auto_generated|l1_w9_n0_mux_dataout                                                                                   ;
; 20:1               ; 3 bits    ; 39 LEs        ; 36 LEs               ; 3 LEs                  ; No         ; |CPU|mun2to1:b2v_inst16|lpm_mux:LPM_MUX_component|mux_q1e:auto_generated|l1_w14_n0_mux_dataout                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CPU|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CPU|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |CPU|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |CPU|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |CPU|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                  ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |CPU|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                           ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |CPU|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for room:b2v_inst4|altsyncram:altsyncram_component|altsyncram_6e14:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for raam:b2v_inst5|altsyncram:altsyncram_component|altsyncram_ts34:auto_generated|altsyncram_cb13:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxop2to1:b2v_inst10|LPM_MUX:LPM_MUX_component ;
+------------------------+-----------+--------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                   ;
+------------------------+-----------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                         ;
; LPM_WIDTH              ; 4         ; Signed Integer                                         ;
; LPM_SIZE               ; 2         ; Signed Integer                                         ;
; LPM_WIDTHS             ; 1         ; Signed Integer                                         ;
; LPM_PIPELINE           ; 0         ; Signed Integer                                         ;
; CBXI_PARAMETER         ; mux_70e   ; Untyped                                                ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                ;
+------------------------+-----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mun2to1:b2v_inst16|LPM_MUX:LPM_MUX_component ;
+------------------------+-----------+------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                 ;
+------------------------+-----------+------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                       ;
; LPM_WIDTH              ; 16        ; Signed Integer                                       ;
; LPM_SIZE               ; 2         ; Signed Integer                                       ;
; LPM_WIDTHS             ; 1         ; Signed Integer                                       ;
; LPM_PIPELINE           ; 0         ; Signed Integer                                       ;
; CBXI_PARAMETER         ; mux_q1e   ; Untyped                                              ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                              ;
+------------------------+-----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jicunqi:b2v_inst20|decd1to4:b2v_inst10|lpm_decode:LPM_DECODE_component ;
+------------------------+------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                          ;
+------------------------+------------+-------------------------------------------------------------------------------+
; LPM_WIDTH              ; 2          ; Signed Integer                                                                ;
; LPM_DECODES            ; 4          ; Signed Integer                                                                ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                       ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                       ;
; DEVICE_FAMILY          ; Cyclone V  ; Untyped                                                                       ;
; CBXI_PARAMETER         ; decode_r3f ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                ;
+------------------------+------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jicunqi:b2v_inst20|mux4to1:b2v_inst4|LPM_MUX:LPM_MUX_component ;
+------------------------+-----------+------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                   ;
+------------------------+-----------+------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                         ;
; LPM_WIDTH              ; 16        ; Signed Integer                                                         ;
; LPM_SIZE               ; 4         ; Signed Integer                                                         ;
; LPM_WIDTHS             ; 2         ; Signed Integer                                                         ;
; LPM_PIPELINE           ; 0         ; Signed Integer                                                         ;
; CBXI_PARAMETER         ; mux_t1e   ; Untyped                                                                ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                ;
+------------------------+-----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jicunqi:b2v_inst20|mux4to1:b2v_inst5|LPM_MUX:LPM_MUX_component ;
+------------------------+-----------+------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                   ;
+------------------------+-----------+------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                         ;
; LPM_WIDTH              ; 16        ; Signed Integer                                                         ;
; LPM_SIZE               ; 4         ; Signed Integer                                                         ;
; LPM_WIDTHS             ; 2         ; Signed Integer                                                         ;
; LPM_PIPELINE           ; 0         ; Signed Integer                                                         ;
; CBXI_PARAMETER         ; mux_t1e   ; Untyped                                                                ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                ;
+------------------------+-----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: room:b2v_inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                  ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                  ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; ../ROM.mif           ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_6e14      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: raam:b2v_inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                  ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                  ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; RAM1.mif             ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_ts34      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mun2to1:b2v_inst8|LPM_MUX:LPM_MUX_component ;
+------------------------+-----------+-----------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                ;
+------------------------+-----------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                      ;
; LPM_WIDTH              ; 16        ; Signed Integer                                      ;
; LPM_SIZE               ; 2         ; Signed Integer                                      ;
; LPM_WIDTHS             ; 1         ; Signed Integer                                      ;
; LPM_PIPELINE           ; 0         ; Signed Integer                                      ;
; CBXI_PARAMETER         ; mux_q1e   ; Untyped                                             ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                             ;
+------------------------+-----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 2                                              ;
; Entity Instance                           ; room:b2v_inst4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                            ;
;     -- WIDTH_A                            ; 16                                             ;
;     -- NUMWORDS_A                         ; 65536                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                         ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 0                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
; Entity Instance                           ; raam:b2v_inst5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                    ;
;     -- WIDTH_A                            ; 16                                             ;
;     -- NUMWORDS_A                         ; 256                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                         ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 0                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
+-------------------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                  ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                            ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------+
; 0              ; ram1        ; 16    ; 256   ; Read/Write ; raam:b2v_inst5|altsyncram:altsyncram_component|altsyncram_ts34:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:02     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Jun 17 20:27:42 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Warning (125092): Tcl Script File mun2to1.qip not found
    Info (125063): set_global_assignment -name QIP_FILE mun2to1.qip
Warning (125092): Tcl Script File muxop2to1.qip not found
    Info (125063): set_global_assignment -name QIP_FILE muxop2to1.qip
Warning (125092): Tcl Script File rooooom.qip not found
    Info (125063): set_global_assignment -name QIP_FILE rooooom.qip
Warning (125092): Tcl Script File raaaaam.qip not found
    Info (125063): set_global_assignment -name QIP_FILE raaaaam.qip
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file room.vhd
    Info (12022): Found design unit 1: room-SYN
    Info (12023): Found entity 1: room
Info (12021): Found 2 design units, including 1 entities, in source file raam.vhd
    Info (12022): Found design unit 1: raam-SYN
    Info (12023): Found entity 1: raam
Info (12021): Found 2 design units, including 1 entities, in source file muxop2to1.vhd
    Info (12022): Found design unit 1: muxop2to1-SYN
    Info (12023): Found entity 1: muxop2to1
Info (12021): Found 2 design units, including 1 entities, in source file mun2to1.vhd
    Info (12022): Found design unit 1: mun2to1-SYN
    Info (12023): Found entity 1: mun2to1
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: CPU-bdf_type
    Info (12023): Found entity 1: CPU
Info (12021): Found 2 design units, including 1 entities, in source file r3.vhd
    Info (12022): Found design unit 1: R3-accu
    Info (12023): Found entity 1: R3
Info (12021): Found 2 design units, including 1 entities, in source file r2.vhd
    Info (12022): Found design unit 1: R2-accu
    Info (12023): Found entity 1: R2
Info (12021): Found 2 design units, including 1 entities, in source file r1.vhd
    Info (12022): Found design unit 1: R1-accu
    Info (12023): Found entity 1: R1
Info (12021): Found 2 design units, including 1 entities, in source file r0.vhd
    Info (12022): Found design unit 1: R0-accu
    Info (12023): Found entity 1: R0
Info (12021): Found 2 design units, including 1 entities, in source file mux4to1.vhd
    Info (12022): Found design unit 1: mux4to1-SYN
    Info (12023): Found entity 1: mux4to1
Info (12021): Found 2 design units, including 1 entities, in source file decd1to4.vhd
    Info (12022): Found design unit 1: decd1to4-SYN
    Info (12023): Found entity 1: decd1to4
Warning (12019): Can't analyze file -- file design.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file jicunqi.vhd
    Info (12022): Found design unit 1: jicunqi-bdf_type
    Info (12023): Found entity 1: jicunqi
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhd
    Info (12022): Found design unit 1: decoder-behav
    Info (12023): Found entity 1: decoder
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-accu
    Info (12023): Found entity 1: PC
Info (12021): Found 2 design units, including 1 entities, in source file seg7_16b.vhd
    Info (12022): Found design unit 1: seg7_16b-behav
    Info (12023): Found entity 1: seg7_16b
Info (12021): Found 2 design units, including 1 entities, in source file alu_16b.vhd
    Info (12022): Found design unit 1: ALU_16b-behav
    Info (12023): Found entity 1: ALU_16b
Info (12021): Found 2 design units, including 1 entities, in source file extend.vhd
    Info (12022): Found design unit 1: extend-behav
    Info (12023): Found entity 1: extend
Info (12021): Found 2 design units, including 1 entities, in source file decoder0000.vhd
    Info (12022): Found design unit 1: decoder0000-behav
    Info (12023): Found entity 1: decoder0000
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Info (12128): Elaborating entity "ALU_16b" for hierarchy "ALU_16b:b2v_inst"
Warning (10492): VHDL Process Statement warning at ALU_16b.vhd(23): signal "S" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at ALU_16b.vhd(21): inferring latch(es) for signal or variable "F17", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ALU_16b.vhd(21): inferring latch(es) for signal or variable "bne", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "bne" at ALU_16b.vhd(21)
Info (10041): Inferred latch for "F17[0]" at ALU_16b.vhd(21)
Info (10041): Inferred latch for "F17[1]" at ALU_16b.vhd(21)
Info (10041): Inferred latch for "F17[2]" at ALU_16b.vhd(21)
Info (10041): Inferred latch for "F17[3]" at ALU_16b.vhd(21)
Info (10041): Inferred latch for "F17[4]" at ALU_16b.vhd(21)
Info (10041): Inferred latch for "F17[5]" at ALU_16b.vhd(21)
Info (10041): Inferred latch for "F17[6]" at ALU_16b.vhd(21)
Info (10041): Inferred latch for "F17[7]" at ALU_16b.vhd(21)
Info (10041): Inferred latch for "F17[8]" at ALU_16b.vhd(21)
Info (10041): Inferred latch for "F17[9]" at ALU_16b.vhd(21)
Info (10041): Inferred latch for "F17[10]" at ALU_16b.vhd(21)
Info (10041): Inferred latch for "F17[11]" at ALU_16b.vhd(21)
Info (10041): Inferred latch for "F17[12]" at ALU_16b.vhd(21)
Info (10041): Inferred latch for "F17[13]" at ALU_16b.vhd(21)
Info (10041): Inferred latch for "F17[14]" at ALU_16b.vhd(21)
Info (10041): Inferred latch for "F17[15]" at ALU_16b.vhd(21)
Info (12128): Elaborating entity "seg7_16b" for hierarchy "seg7_16b:b2v_inst1"
Warning (10492): VHDL Process Statement warning at seg7_16b.vhd(26): signal "Blank" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at seg7_16b.vhd(27): signal "Blank" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at seg7_16b.vhd(27): signal "Test" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at seg7_16b.vhd(28): signal "Blank" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at seg7_16b.vhd(28): signal "Test" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "muxop2to1" for hierarchy "muxop2to1:b2v_inst10"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "muxop2to1:b2v_inst10|LPM_MUX:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "muxop2to1:b2v_inst10|LPM_MUX:LPM_MUX_component"
Info (12133): Instantiated megafunction "muxop2to1:b2v_inst10|LPM_MUX:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "4"
    Info (12134): Parameter "LPM_SIZE" = "2"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_70e.tdf
    Info (12023): Found entity 1: mux_70e
Info (12128): Elaborating entity "mux_70e" for hierarchy "muxop2to1:b2v_inst10|LPM_MUX:LPM_MUX_component|mux_70e:auto_generated"
Info (12128): Elaborating entity "extend" for hierarchy "extend:b2v_inst11"
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:b2v_inst13"
Warning (10492): VHDL Process Statement warning at decoder.vhd(35): signal "INS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decoder.vhd(36): signal "INS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decoder.vhd(37): signal "INS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decoder.vhd(38): signal "INS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decoder.vhd(39): signal "INS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decoder.vhd(40): signal "INS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decoder.vhd(41): signal "INS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decoder.vhd(42): signal "INS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decoder.vhd(43): signal "INS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decoder.vhd(44): signal "INS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decoder.vhd(45): signal "INS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decoder.vhd(46): signal "INS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decoder.vhd(47): signal "INS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decoder.vhd(48): signal "INS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decoder.vhd(49): signal "INS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "mun2to1" for hierarchy "mun2to1:b2v_inst16"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "mun2to1:b2v_inst16|LPM_MUX:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "mun2to1:b2v_inst16|LPM_MUX:LPM_MUX_component"
Info (12133): Instantiated megafunction "mun2to1:b2v_inst16|LPM_MUX:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_SIZE" = "2"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_q1e.tdf
    Info (12023): Found entity 1: mux_q1e
Info (12128): Elaborating entity "mux_q1e" for hierarchy "mun2to1:b2v_inst16|LPM_MUX:LPM_MUX_component|mux_q1e:auto_generated"
Info (12128): Elaborating entity "jicunqi" for hierarchy "jicunqi:b2v_inst20"
Info (12128): Elaborating entity "R0" for hierarchy "jicunqi:b2v_inst20|R0:b2v_inst"
Info (12128): Elaborating entity "R1" for hierarchy "jicunqi:b2v_inst20|R1:b2v_inst1"
Info (12128): Elaborating entity "decd1to4" for hierarchy "jicunqi:b2v_inst20|decd1to4:b2v_inst10"
Info (12128): Elaborating entity "lpm_decode" for hierarchy "jicunqi:b2v_inst20|decd1to4:b2v_inst10|lpm_decode:LPM_DECODE_component"
Info (12130): Elaborated megafunction instantiation "jicunqi:b2v_inst20|decd1to4:b2v_inst10|lpm_decode:LPM_DECODE_component"
Info (12133): Instantiated megafunction "jicunqi:b2v_inst20|decd1to4:b2v_inst10|lpm_decode:LPM_DECODE_component" with the following parameter:
    Info (12134): Parameter "lpm_decodes" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_DECODE"
    Info (12134): Parameter "lpm_width" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_r3f.tdf
    Info (12023): Found entity 1: decode_r3f
Info (12128): Elaborating entity "decode_r3f" for hierarchy "jicunqi:b2v_inst20|decd1to4:b2v_inst10|lpm_decode:LPM_DECODE_component|decode_r3f:auto_generated"
Info (12128): Elaborating entity "R2" for hierarchy "jicunqi:b2v_inst20|R2:b2v_inst2"
Info (12128): Elaborating entity "R3" for hierarchy "jicunqi:b2v_inst20|R3:b2v_inst3"
Info (12128): Elaborating entity "mux4to1" for hierarchy "jicunqi:b2v_inst20|mux4to1:b2v_inst4"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "jicunqi:b2v_inst20|mux4to1:b2v_inst4|LPM_MUX:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "jicunqi:b2v_inst20|mux4to1:b2v_inst4|LPM_MUX:LPM_MUX_component"
Info (12133): Instantiated megafunction "jicunqi:b2v_inst20|mux4to1:b2v_inst4|LPM_MUX:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_SIZE" = "4"
    Info (12134): Parameter "LPM_WIDTHS" = "2"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_t1e.tdf
    Info (12023): Found entity 1: mux_t1e
Info (12128): Elaborating entity "mux_t1e" for hierarchy "jicunqi:b2v_inst20|mux4to1:b2v_inst4|LPM_MUX:LPM_MUX_component|mux_t1e:auto_generated"
Info (12128): Elaborating entity "PC" for hierarchy "PC:b2v_inst21"
Info (12128): Elaborating entity "room" for hierarchy "room:b2v_inst4"
Info (12128): Elaborating entity "altsyncram" for hierarchy "room:b2v_inst4|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "room:b2v_inst4|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "room:b2v_inst4|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../ROM.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6e14.tdf
    Info (12023): Found entity 1: altsyncram_6e14
Info (12128): Elaborating entity "altsyncram_6e14" for hierarchy "room:b2v_inst4|altsyncram:altsyncram_component|altsyncram_6e14:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a
Info (12128): Elaborating entity "decode_61a" for hierarchy "room:b2v_inst4|altsyncram:altsyncram_component|altsyncram_6e14:auto_generated|decode_61a:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb
Info (12128): Elaborating entity "mux_chb" for hierarchy "room:b2v_inst4|altsyncram:altsyncram_component|altsyncram_6e14:auto_generated|mux_chb:mux2"
Info (12128): Elaborating entity "raam" for hierarchy "raam:b2v_inst5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "raam:b2v_inst5|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "raam:b2v_inst5|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "raam:b2v_inst5|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "RAM1.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ts34.tdf
    Info (12023): Found entity 1: altsyncram_ts34
Info (12128): Elaborating entity "altsyncram_ts34" for hierarchy "raam:b2v_inst5|altsyncram:altsyncram_component|altsyncram_ts34:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cb13.tdf
    Info (12023): Found entity 1: altsyncram_cb13
Info (12128): Elaborating entity "altsyncram_cb13" for hierarchy "raam:b2v_inst5|altsyncram:altsyncram_component|altsyncram_ts34:auto_generated|altsyncram_cb13:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "raam:b2v_inst5|altsyncram:altsyncram_component|altsyncram_ts34:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "raam:b2v_inst5|altsyncram:altsyncram_component|altsyncram_ts34:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "raam:b2v_inst5|altsyncram:altsyncram_component|altsyncram_ts34:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987569"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "raam:b2v_inst5|altsyncram:altsyncram_component|altsyncram_ts34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "decoder0000" for hierarchy "decoder0000:b2v_inst6"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer decoder:b2v_inst13|Mux14
Warning (14026): LATCH primitive "ALU_16b:b2v_inst|F17[0]" is permanently enabled
Warning (14026): LATCH primitive "ALU_16b:b2v_inst|F17[2]" is permanently enabled
Warning (14026): LATCH primitive "ALU_16b:b2v_inst|F17[3]" is permanently enabled
Warning (14026): LATCH primitive "ALU_16b:b2v_inst|F17[4]" is permanently enabled
Warning (14026): LATCH primitive "ALU_16b:b2v_inst|F17[5]" is permanently enabled
Warning (14026): LATCH primitive "ALU_16b:b2v_inst|F17[6]" is permanently enabled
Warning (14026): LATCH primitive "ALU_16b:b2v_inst|F17[7]" is permanently enabled
Warning (14026): LATCH primitive "ALU_16b:b2v_inst|F17[8]" is permanently enabled
Warning (14026): LATCH primitive "ALU_16b:b2v_inst|F17[9]" is permanently enabled
Warning (14026): LATCH primitive "ALU_16b:b2v_inst|F17[10]" is permanently enabled
Warning (14026): LATCH primitive "ALU_16b:b2v_inst|F17[11]" is permanently enabled
Warning (14026): LATCH primitive "ALU_16b:b2v_inst|F17[12]" is permanently enabled
Warning (14026): LATCH primitive "ALU_16b:b2v_inst|F17[13]" is permanently enabled
Warning (14026): LATCH primitive "ALU_16b:b2v_inst|F17[14]" is permanently enabled
Warning (14026): LATCH primitive "ALU_16b:b2v_inst|F17[15]" is permanently enabled
Warning (14026): LATCH primitive "ALU_16b:b2v_inst|F17[1]" is permanently enabled
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer room:b2v_inst4|altsyncram:altsyncram_component|altsyncram_6e14:auto_generated|mux_chb:mux2|l3_w15_n0_mux_dataout~0
    Warning (19017): Found clock multiplexer room:b2v_inst4|altsyncram:altsyncram_component|altsyncram_6e14:auto_generated|mux_chb:mux2|l2_w15_n1_mux_dataout~0
    Warning (19017): Found clock multiplexer room:b2v_inst4|altsyncram:altsyncram_component|altsyncram_6e14:auto_generated|mux_chb:mux2|l2_w15_n0_mux_dataout~0
    Warning (19017): Found clock multiplexer room:b2v_inst4|altsyncram:altsyncram_component|altsyncram_6e14:auto_generated|mux_chb:mux2|l3_w14_n0_mux_dataout~0
    Warning (19017): Found clock multiplexer room:b2v_inst4|altsyncram:altsyncram_component|altsyncram_6e14:auto_generated|mux_chb:mux2|l2_w14_n1_mux_dataout~0
    Warning (19017): Found clock multiplexer room:b2v_inst4|altsyncram:altsyncram_component|altsyncram_6e14:auto_generated|mux_chb:mux2|l2_w14_n0_mux_dataout~0
    Warning (19017): Found clock multiplexer room:b2v_inst4|altsyncram:altsyncram_component|altsyncram_6e14:auto_generated|mux_chb:mux2|l3_w13_n0_mux_dataout~0
    Warning (19017): Found clock multiplexer room:b2v_inst4|altsyncram:altsyncram_component|altsyncram_6e14:auto_generated|mux_chb:mux2|l2_w13_n1_mux_dataout~0
    Warning (19017): Found clock multiplexer room:b2v_inst4|altsyncram:altsyncram_component|altsyncram_6e14:auto_generated|mux_chb:mux2|l2_w13_n0_mux_dataout~0
    Warning (19017): Found clock multiplexer room:b2v_inst4|altsyncram:altsyncram_component|altsyncram_6e14:auto_generated|mux_chb:mux2|l3_w12_n0_mux_dataout~0
    Warning (19017): Found clock multiplexer room:b2v_inst4|altsyncram:altsyncram_component|altsyncram_6e14:auto_generated|mux_chb:mux2|l2_w12_n1_mux_dataout~0
    Warning (19017): Found clock multiplexer room:b2v_inst4|altsyncram:altsyncram_component|altsyncram_6e14:auto_generated|mux_chb:mux2|l2_w12_n0_mux_dataout~0
Warning (13012): Latch ALU_16b:b2v_inst|bne has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal room:b2v_inst4|altsyncram:altsyncram_component|altsyncram_6e14:auto_generated|mux_chb:mux2|l3_w12_n0_mux_dataout~0
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored assignments for entity "ALU" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity ALU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ALU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ALU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ALU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ALU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ALU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ALU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ALU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ALU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ALU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ALU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ALU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ALU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ALU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ALU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ALU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ALU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ALU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ALU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ALU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ALU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ALU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ALU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ALU -section_id Top was ignored
Warning (20013): Ignored assignments for entity "DESIGN" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DESIGN -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DESIGN -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DESIGN -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DESIGN -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DESIGN -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DESIGN -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DESIGN -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DESIGN -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DESIGN -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DESIGN -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DESIGN -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DESIGN -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DESIGN -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DESIGN -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DESIGN -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DESIGN -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DESIGN -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DESIGN -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DESIGN -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DESIGN -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DESIGN -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DESIGN -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DESIGN -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DESIGN -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 918 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 43 output pins
    Info (21061): Implemented 724 logic cells
    Info (21064): Implemented 144 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 113 warnings
    Info: Peak virtual memory: 4797 megabytes
    Info: Processing ended: Fri Jun 17 20:27:49 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


