

================================================================
== Vivado HLS Report for 'getUBtoDF'
================================================================
* Date:           Sat Mar  9 22:55:30 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        kociemba
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  12.00|    10.075|        1.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+-------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- memset_edge3   |    2|    2|         1|          -|          -|      3|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     12|    no    |
        | + Loop 2.1      |    ?|    ?|        37|          -|          -|      ?|    no    |
        |- Loop 3         |    ?|    ?|         ?|          -|          -|      2|    no    |
        | + Loop 3.1      |    ?|    ?|   2 ~ 6  |          -|          -|      ?|    no    |
        |  ++ Loop 3.1.1  |    0|    4|         2|          -|          -| 0 ~ 2 |    no    |
        +-----------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|    676|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     394|    301|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    452|
|Register         |        -|      -|     638|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|    1032|   1429|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |solution_mux_42_4jbC_U46  |solution_mux_42_4jbC  |        0|      0|    0|   21|
    |solution_mux_42_4jbC_U47  |solution_mux_42_4jbC  |        0|      0|    0|   21|
    |solution_mux_42_4jbC_U48  |solution_mux_42_4jbC  |        0|      0|    0|   21|
    |solution_sdiv_32nkbM_U49  |solution_sdiv_32nkbM  |        0|      0|  394|  238|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      0|  394|  301|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |s_fu_579_p2                |     *    |      3|  0|  20|          32|          32|
    |tmp_278_fu_721_p2          |     *    |      3|  0|  20|           2|          32|
    |a_3_fu_602_p2              |     +    |      0|  0|  39|          32|          32|
    |b_3_fu_799_p2              |     +    |      0|  0|  39|          32|          32|
    |i_23_fu_585_p2             |     +    |      0|  0|  39|          32|           2|
    |i_24_fu_739_p2             |     +    |      0|  0|  10|           2|           1|
    |indvarinc_fu_367_p2        |     +    |      0|  0|  10|           2|           1|
    |indvars_iv_next_fu_804_p2  |     +    |      0|  0|  10|           2|           2|
    |j_11_fu_480_p2             |     +    |      0|  0|  13|           4|           1|
    |j_12_fu_596_p2             |     +    |      0|  0|  39|          32|           1|
    |j_fu_727_p2                |     +    |      0|  0|  10|           2|           2|
    |k_3_fu_705_p2              |     +    |      0|  0|  39|          32|           1|
    |tmp_274_fu_677_p2          |     +    |      0|  0|  23|          16|          16|
    |tmp_275_fu_635_p2          |     +    |      0|  0|  12|           3|           2|
    |tmp_277_fu_711_p2          |     +    |      0|  0|  10|           2|           1|
    |tmp_364_i_fu_568_p2        |     +    |      0|  0|  39|          32|           1|
    |x_4_fu_524_p2              |     +    |      0|  0|  39|          32|           1|
    |k_assign_3_fu_555_p2       |     -    |      0|  0|  39|          32|          32|
    |tmp_272_fu_663_p2          |     -    |      0|  0|  39|          32|          32|
    |or_cond_fu_518_p2          |    and   |      0|  0|   2|           1|           1|
    |cond_fu_645_p2             |   icmp   |      0|  0|   8|           2|           1|
    |cond_i_fu_745_p2           |   icmp   |      0|  0|   8|           2|           1|
    |exitcond1_fu_733_p2        |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_fu_474_p2         |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_i_fu_574_p2       |   icmp   |      0|  0|  18|          32|          32|
    |tmp_268_fu_506_p2          |   icmp   |      0|  0|   9|           4|           2|
    |tmp_269_fu_512_p2          |   icmp   |      0|  0|   9|           4|           3|
    |tmp_270_fu_629_p2          |   icmp   |      0|  0|   8|           2|           1|
    |tmp_276_fu_700_p2          |   icmp   |      0|  0|  11|           5|           5|
    |tmp_363_i_fu_549_p2        |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_fu_530_p2            |   icmp   |      0|  0|  18|          32|          32|
    |tmp_s_fu_415_p2            |   icmp   |      0|  0|   9|           2|           3|
    |arr_load_phi_i_fu_751_p3   |  select  |      0|  0|   4|           1|           4|
    |edge3_0_2_fu_776_p3        |  select  |      0|  0|   4|           1|           4|
    |edge3_1_72_fu_769_p3       |  select  |      0|  0|   4|           1|           4|
    |edge3_2_71_fu_762_p3       |  select  |      0|  0|   4|           1|           4|
    |edge3_load_phi_fu_689_p3   |  select  |      0|  0|   4|           1|           4|
    |p_k_i_fu_560_p3            |  select  |      0|  0|  32|           1|          32|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      6|  0| 676|         485|         395|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |a_fu_78                  |    9|          2|   32|         64|
    |ap_NS_fsm                |  209|         48|    1|         48|
    |ap_return                |    9|          2|   16|         32|
    |arr1_i_be_reg_314        |    9|          2|    4|          8|
    |arr1_i_reg_249           |    9|          2|    4|          8|
    |arr2_i_be_reg_282        |    9|          2|    4|          8|
    |arr2_i_reg_227           |    9|          2|    4|          8|
    |arr_i_be_reg_329         |    9|          2|    4|          8|
    |b_reg_203                |    9|          2|   32|         64|
    |edge3_1_3_fu_90          |    9|          2|    4|          8|
    |edge3_2_6_fu_66          |    9|          2|    4|          8|
    |edge3_2_7_fu_70          |    9|          2|    4|          8|
    |edge3_2_8_fu_74          |    9|          2|    4|          8|
    |edge3_2_9_fu_94          |    9|          2|    4|          8|
    |i_i1_reg_271             |    9|          2|    2|          4|
    |i_i_reg_146              |    9|          2|   32|         64|
    |i_reg_122                |    9|          2|    4|          8|
    |indvars_iv_reg_179       |    9|          2|    2|          4|
    |invdar_reg_111           |    9|          2|    2|          4|
    |j_i_reg_134              |    9|          2|   32|         64|
    |k_reg_215                |    9|          2|   32|         64|
    |p_0_i_reg_167            |    9|          2|   32|         64|
    |r_assign_reg_191         |    9|          2|    2|          4|
    |s_i_reg_155              |    9|          2|   32|         64|
    |temp_fu_86               |    9|          2|    4|          8|
    |write_flag_i_be_reg_297  |    9|          2|    1|          2|
    |write_flag_i_reg_237     |    9|          2|    1|          2|
    |x_fu_82                  |    9|          2|   32|         64|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  452|        102|  331|        708|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |a_fu_78                  |  32|   0|   32|          0|
    |ap_CS_fsm                |  47|   0|   47|          0|
    |ap_return_preg           |  16|   0|   16|          0|
    |arr1_i_be_reg_314        |   4|   0|    4|          0|
    |arr1_i_reg_249           |   4|   0|    4|          0|
    |arr2_i_be_reg_282        |   4|   0|    4|          0|
    |arr2_i_reg_227           |   4|   0|    4|          0|
    |arr_i_be_reg_329         |   4|   0|    4|          0|
    |arr_i_reg_259            |   4|   0|    4|          0|
    |b_reg_203                |  32|   0|   32|          0|
    |cond_reg_970             |   1|   0|    1|          0|
    |edge3_0_reg_912          |   4|   0|    4|          0|
    |edge3_1_3_fu_90          |   4|   0|    4|          0|
    |edge3_1_fu_58            |   4|   0|    4|          0|
    |edge3_2_6_fu_66          |   4|   0|    4|          0|
    |edge3_2_7_fu_70          |   4|   0|    4|          0|
    |edge3_2_8_fu_74          |   4|   0|    4|          0|
    |edge3_2_9_fu_94          |   4|   0|    4|          0|
    |edge3_2_fu_62            |   4|   0|    4|          0|
    |edge3_fu_54              |   4|   0|    4|          0|
    |i_23_reg_944             |  32|   0|   32|          0|
    |i_24_reg_1008            |   2|   0|    2|          0|
    |i_i1_reg_271             |   2|   0|    2|          0|
    |i_i_reg_146              |  32|   0|   32|          0|
    |i_reg_122                |   4|   0|    4|          0|
    |indvars_iv_reg_179       |   2|   0|    2|          0|
    |invdar_reg_111           |   2|   0|    2|          0|
    |j_11_reg_881             |   4|   0|    4|          0|
    |j_12_reg_949             |  32|   0|   32|          0|
    |j_i_reg_134              |  32|   0|   32|          0|
    |j_reg_1000               |   2|   0|    2|          0|
    |k_3_reg_990              |  32|   0|   32|          0|
    |k_reg_215                |  32|   0|   32|          0|
    |n_assign_cast5_reg_871   |   4|   0|   32|         28|
    |or_cond_reg_919          |   1|   0|    1|          0|
    |p_0_i_reg_167            |  32|   0|   32|          0|
    |r_assign_reg_191         |   2|   0|    2|          0|
    |s_i_reg_155              |  32|   0|   32|          0|
    |s_reg_939                |  32|   0|   32|          0|
    |temp_fu_86               |   4|   0|    4|          0|
    |tmp_278_reg_995          |  32|   0|   32|          0|
    |tmp_311_cast_reg_965     |   3|   0|    5|          2|
    |tmp_364_i_reg_931        |  32|   0|   32|          0|
    |write_flag_i_be_reg_297  |   1|   0|    1|          0|
    |write_flag_i_reg_237     |   1|   0|    1|          0|
    |x_4_reg_923              |  32|   0|   32|          0|
    |x_fu_82                  |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 638|   0|  668|         30|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |    getUBtoDF   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |    getUBtoDF   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |    getUBtoDF   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |    getUBtoDF   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |    getUBtoDF   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |    getUBtoDF   | return value |
|ap_return                | out |   16| ap_ctrl_hs |    getUBtoDF   | return value |
|cubiecube_0_ep_address0  | out |    4|  ap_memory | cubiecube_0_ep |     array    |
|cubiecube_0_ep_ce0       | out |    1|  ap_memory | cubiecube_0_ep |     array    |
|cubiecube_0_ep_q0        |  in |    4|  ap_memory | cubiecube_0_ep |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_s)
	3  / (tmp_s)
3 --> 
	4  / (!exitcond)
	43  / (exitcond)
4 --> 
	42  / (!or_cond) | (tmp_i)
	5  / (or_cond & !tmp_i)
5 --> 
	6  / (!exitcond_i)
	42  / (exitcond_i)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	5  / true
42 --> 
	3  / true
43 --> 
	44  / (!tmp_270)
44 --> 
	47  / (tmp_276)
	45  / (!tmp_276)
45 --> 
	46  / (!exitcond1)
	44  / (exitcond1)
46 --> 
	45  / true
47 --> 
	43  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%edge3 = alloca i4"   --->   Operation 48 'alloca' 'edge3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%edge3_1 = alloca i4"   --->   Operation 49 'alloca' 'edge3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%edge3_2 = alloca i4"   --->   Operation 50 'alloca' 'edge3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.76ns)   --->   "br label %meminst"   --->   Operation 51 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.72>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%invdar = phi i2 [ 0, %0 ], [ %indvarinc, %meminst ]" [kociemba/cubiecube.c:593]   --->   Operation 52 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%edge3_load = load i4* %edge3"   --->   Operation 53 'load' 'edge3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%edge3_1_load = load i4* %edge3_1"   --->   Operation 54 'load' 'edge3_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%edge3_2_load = load i4* %edge3_2"   --->   Operation 55 'load' 'edge3_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.56ns)   --->   "%indvarinc = add i2 %invdar, 1" [kociemba/cubiecube.c:593]   --->   Operation 56 'add' 'indvarinc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.95ns)   --->   "%edge3_0_1 = call i4 @_ssdm_op_Mux.ap_auto.4i4.i2(i4 0, i4 %edge3_load, i4 %edge3_load, i4 %edge3_load, i2 %invdar)" [kociemba/cubiecube.c:593]   --->   Operation 57 'mux' 'edge3_0_1' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.95ns)   --->   "%edge3_1_1 = call i4 @_ssdm_op_Mux.ap_auto.4i4.i2(i4 %edge3_1_load, i4 0, i4 %edge3_1_load, i4 %edge3_1_load, i2 %invdar)" [kociemba/cubiecube.c:593]   --->   Operation 58 'mux' 'edge3_1_1' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.95ns)   --->   "%edge3_2_1 = call i4 @_ssdm_op_Mux.ap_auto.4i4.i2(i4 %edge3_2_load, i4 %edge3_2_load, i4 0, i4 0, i2 %invdar)" [kociemba/cubiecube.c:593]   --->   Operation 59 'mux' 'edge3_2_1' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.95ns)   --->   "%tmp_s = icmp eq i2 %invdar, -2" [kociemba/cubiecube.c:593]   --->   Operation 60 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memset_edge3_str) nounwind"   --->   Operation 61 'specloopname' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 62 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "store i4 %edge3_2_1, i4* %edge3_2" [kociemba/cubiecube.c:593]   --->   Operation 63 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "store i4 %edge3_1_1, i4* %edge3_1" [kociemba/cubiecube.c:593]   --->   Operation 64 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "store i4 %edge3_0_1, i4* %edge3" [kociemba/cubiecube.c:593]   --->   Operation 65 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader3.preheader, label %meminst" [kociemba/cubiecube.c:593]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%edge3_2_6 = alloca i4"   --->   Operation 67 'alloca' 'edge3_2_6' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%edge3_2_7 = alloca i4"   --->   Operation 68 'alloca' 'edge3_2_7' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%edge3_2_8 = alloca i4"   --->   Operation 69 'alloca' 'edge3_2_8' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%a = alloca i32"   --->   Operation 70 'alloca' 'a' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%x = alloca i32"   --->   Operation 71 'alloca' 'x' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.76ns)   --->   "store i32 0, i32* %x"   --->   Operation 72 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_2 : Operation 73 [1/1] (1.76ns)   --->   "store i32 0, i32* %a"   --->   Operation 73 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_2 : Operation 74 [1/1] (1.76ns)   --->   "store i4 %edge3_2_1, i4* %edge3_2_8" [kociemba/cubiecube.c:593]   --->   Operation 74 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_2 : Operation 75 [1/1] (1.76ns)   --->   "store i4 %edge3_1_1, i4* %edge3_2_7" [kociemba/cubiecube.c:593]   --->   Operation 75 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_2 : Operation 76 [1/1] (1.76ns)   --->   "store i4 %edge3_0_1, i4* %edge3_2_6" [kociemba/cubiecube.c:593]   --->   Operation 76 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_2 : Operation 77 [1/1] (1.76ns)   --->   "br label %.preheader3" [kociemba/cubiecube.c:595]   --->   Operation 77 'br' <Predicate = (tmp_s)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %.preheader3.preheader ], [ %j_11, %.preheader3.backedge ]"   --->   Operation 78 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%edge3_2_6_load = load i4* %edge3_2_6"   --->   Operation 79 'load' 'edge3_2_6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%edge3_2_7_load = load i4* %edge3_2_7"   --->   Operation 80 'load' 'edge3_2_7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%edge3_2_8_load = load i4* %edge3_2_8"   --->   Operation 81 'load' 'edge3_2_8_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%n_assign_cast5 = zext i4 %i to i32" [kociemba/cubiecube.c:595]   --->   Operation 82 'zext' 'n_assign_cast5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %i, -4" [kociemba/cubiecube.c:595]   --->   Operation 83 'icmp' 'exitcond' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 84 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.73ns)   --->   "%j_11 = add i4 %i, 1" [kociemba/cubiecube.c:595]   --->   Operation 85 'add' 'j_11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader1.preheader, label %1" [kociemba/cubiecube.c:595]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_267 = zext i4 %i to i64" [kociemba/cubiecube.c:596]   --->   Operation 87 'zext' 'tmp_267' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%cubiecube_0_ep_addr = getelementptr [12 x i4]* %cubiecube_0_ep, i64 0, i64 %tmp_267" [kociemba/cubiecube.c:596]   --->   Operation 88 'getelementptr' 'cubiecube_0_ep_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 89 [2/2] (2.32ns)   --->   "%edge3_0 = load i4* %cubiecube_0_ep_addr, align 1" [kociemba/cubiecube.c:596]   --->   Operation 89 'load' 'edge3_0' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 6> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%temp = alloca i4"   --->   Operation 90 'alloca' 'temp' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%edge3_1_3 = alloca i4"   --->   Operation 91 'alloca' 'edge3_1_3' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%edge3_2_9 = alloca i4"   --->   Operation 92 'alloca' 'edge3_2_9' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.76ns)   --->   "store i4 %edge3_2_8_load, i4* %edge3_2_9"   --->   Operation 93 'store' <Predicate = (exitcond)> <Delay = 1.76>
ST_3 : Operation 94 [1/1] (1.76ns)   --->   "store i4 %edge3_2_7_load, i4* %edge3_1_3"   --->   Operation 94 'store' <Predicate = (exitcond)> <Delay = 1.76>
ST_3 : Operation 95 [1/1] (1.76ns)   --->   "store i4 %edge3_2_6_load, i4* %temp"   --->   Operation 95 'store' <Predicate = (exitcond)> <Delay = 1.76>
ST_3 : Operation 96 [1/1] (1.76ns)   --->   "br label %.preheader1" [kociemba/cubiecube.c:181->kociemba/cubiecube.c:606]   --->   Operation 96 'br' <Predicate = (exitcond)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.65>
ST_4 : Operation 97 [1/2] (2.32ns)   --->   "%edge3_0 = load i4* %cubiecube_0_ep_addr, align 1" [kociemba/cubiecube.c:596]   --->   Operation 97 'load' 'edge3_0' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 6> <RAM>
ST_4 : Operation 98 [1/1] (1.30ns)   --->   "%tmp_268 = icmp ugt i4 %edge3_0, 2" [kociemba/cubiecube.c:596]   --->   Operation 98 'icmp' 'tmp_268' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.30ns)   --->   "%tmp_269 = icmp ult i4 %edge3_0, 6" [kociemba/cubiecube.c:596]   --->   Operation 99 'icmp' 'tmp_269' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp_268, %tmp_269" [kociemba/cubiecube.c:596]   --->   Operation 100 'and' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %2, label %.preheader3.backedge" [kociemba/cubiecube.c:596]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%x_load = load i32* %x" [kociemba/cubiecube.c:597]   --->   Operation 102 'load' 'x_load' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (2.55ns)   --->   "%x_4 = add nsw i32 %x_load, 1" [kociemba/cubiecube.c:597]   --->   Operation 103 'add' 'x_4' <Predicate = (or_cond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (2.47ns)   --->   "%tmp_i = icmp slt i32 %n_assign_cast5, %x_4" [kociemba/cubiecube.c:149->kociemba/cubiecube.c:597]   --->   Operation 104 'icmp' 'tmp_i' <Predicate = (or_cond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.76ns)   --->   "br i1 %tmp_i, label %Cnk.exit, label %3" [kociemba/cubiecube.c:149->kociemba/cubiecube.c:597]   --->   Operation 105 'br' <Predicate = (or_cond)> <Delay = 1.76>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%p_lshr_f_i_cast = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %i, i32 1, i32 3)" [kociemba/cubiecube.c:151->kociemba/cubiecube.c:597]   --->   Operation 106 'partselect' 'p_lshr_f_i_cast' <Predicate = (or_cond & !tmp_i)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i3 %p_lshr_f_i_cast to i32" [kociemba/cubiecube.c:151->kociemba/cubiecube.c:597]   --->   Operation 107 'zext' 'tmp_i_cast' <Predicate = (or_cond & !tmp_i)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (2.47ns)   --->   "%tmp_363_i = icmp slt i32 %tmp_i_cast, %x_4" [kociemba/cubiecube.c:151->kociemba/cubiecube.c:597]   --->   Operation 108 'icmp' 'tmp_363_i' <Predicate = (or_cond & !tmp_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (2.55ns)   --->   "%k_assign_3 = sub nsw i32 %n_assign_cast5, %x_4" [kociemba/cubiecube.c:152->kociemba/cubiecube.c:597]   --->   Operation 109 'sub' 'k_assign_3' <Predicate = (or_cond & !tmp_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_364_i)   --->   "%p_k_i = select i1 %tmp_363_i, i32 %k_assign_3, i32 %x_4" [kociemba/cubiecube.c:151->kociemba/cubiecube.c:597]   --->   Operation 110 'select' 'p_k_i' <Predicate = (or_cond & !tmp_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_364_i = add i32 %p_k_i, 1" [kociemba/cubiecube.c:153->kociemba/cubiecube.c:597]   --->   Operation 111 'add' 'tmp_364_i' <Predicate = (or_cond & !tmp_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (1.76ns)   --->   "br label %4" [kociemba/cubiecube.c:153->kociemba/cubiecube.c:597]   --->   Operation 112 'br' <Predicate = (or_cond & !tmp_i)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%j_i = phi i32 [ 1, %3 ], [ %j_12, %5 ]"   --->   Operation 113 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%i_i = phi i32 [ %n_assign_cast5, %3 ], [ %i_23, %5 ]"   --->   Operation 114 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%s_i = phi i32 [ 1, %3 ], [ %s_4, %5 ]"   --->   Operation 115 'phi' 's_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (2.47ns)   --->   "%exitcond_i = icmp eq i32 %j_i, %tmp_364_i" [kociemba/cubiecube.c:153->kociemba/cubiecube.c:597]   --->   Operation 116 'icmp' 'exitcond_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %Cnk.exit.loopexit, label %5" [kociemba/cubiecube.c:153->kociemba/cubiecube.c:597]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (8.51ns)   --->   "%s = mul nsw i32 %s_i, %i_i" [kociemba/cubiecube.c:154->kociemba/cubiecube.c:597]   --->   Operation 118 'mul' 's' <Predicate = (!exitcond_i)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (2.55ns)   --->   "%i_23 = add nsw i32 %i_i, -1" [kociemba/cubiecube.c:153->kociemba/cubiecube.c:597]   --->   Operation 119 'add' 'i_23' <Predicate = (!exitcond_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (1.76ns)   --->   "br label %Cnk.exit"   --->   Operation 120 'br' <Predicate = (exitcond_i)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 121 [36/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 121 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (2.55ns)   --->   "%j_12 = add nsw i32 %j_i, 1" [kociemba/cubiecube.c:153->kociemba/cubiecube.c:597]   --->   Operation 122 'add' 'j_12' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 123 [35/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 123 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 124 [34/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 124 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 125 [33/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 125 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 126 [32/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 126 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 127 [31/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 127 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 128 [30/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 128 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 129 [29/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 129 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 130 [28/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 130 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 131 [27/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 131 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 132 [26/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 132 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 133 [25/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 133 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 134 [24/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 134 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 135 [23/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 135 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 136 [22/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 136 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 137 [21/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 137 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 138 [20/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 138 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 139 [19/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 139 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 140 [18/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 140 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 141 [17/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 141 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 142 [16/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 142 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 143 [15/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 143 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 144 [14/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 144 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 145 [13/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 145 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 146 [12/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 146 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 147 [11/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 147 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.13>
ST_32 : Operation 148 [10/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 148 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.13>
ST_33 : Operation 149 [9/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 149 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.13>
ST_34 : Operation 150 [8/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 150 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.13>
ST_35 : Operation 151 [7/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 151 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.13>
ST_36 : Operation 152 [6/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 152 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.13>
ST_37 : Operation 153 [5/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 153 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.13>
ST_38 : Operation 154 [4/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 154 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.13>
ST_39 : Operation 155 [3/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 155 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.13>
ST_40 : Operation 156 [2/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 156 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.13>
ST_41 : Operation 157 [1/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 157 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 158 [1/1] (0.00ns)   --->   "br label %4" [kociemba/cubiecube.c:153->kociemba/cubiecube.c:597]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>

State 42 <SV = 5> <Delay = 4.32>
ST_42 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node a_3)   --->   "%p_0_i = phi i32 [ 0, %2 ], [ %s_i, %Cnk.exit.loopexit ]" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:597]   --->   Operation 159 'phi' 'p_0_i' <Predicate = (or_cond)> <Delay = 0.00>
ST_42 : Operation 160 [1/1] (0.00ns)   --->   "%a_load_3 = load i32* %a" [kociemba/cubiecube.c:597]   --->   Operation 160 'load' 'a_load_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_42 : Operation 161 [1/1] (0.00ns)   --->   "%x_load_3 = load i32* %x"   --->   Operation 161 'load' 'x_load_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_42 : Operation 162 [1/1] (2.55ns) (out node of the LUT)   --->   "%a_3 = add nsw i32 %p_0_i, %a_load_3" [kociemba/cubiecube.c:597]   --->   Operation 162 'add' 'a_3' <Predicate = (or_cond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_280 = trunc i32 %x_load_3 to i2"   --->   Operation 163 'trunc' 'tmp_280' <Predicate = (or_cond)> <Delay = 0.00>
ST_42 : Operation 164 [1/1] (1.13ns)   --->   "switch i2 %tmp_280, label %branch5 [
    i2 0, label %Cnk.exit..preheader3.backedge_crit_edge
    i2 1, label %branch4
  ]" [kociemba/cubiecube.c:598]   --->   Operation 164 'switch' <Predicate = (or_cond)> <Delay = 1.13>
ST_42 : Operation 165 [1/1] (1.76ns)   --->   "store i32 %x_4, i32* %x" [kociemba/cubiecube.c:147->kociemba/cubiecube.c:597]   --->   Operation 165 'store' <Predicate = (or_cond & tmp_280 == 1)> <Delay = 1.76>
ST_42 : Operation 166 [1/1] (1.76ns)   --->   "store i32 %a_3, i32* %a" [kociemba/cubiecube.c:597]   --->   Operation 166 'store' <Predicate = (or_cond & tmp_280 == 1)> <Delay = 1.76>
ST_42 : Operation 167 [1/1] (1.76ns)   --->   "store i4 %edge3_0, i4* %edge3_2_7" [kociemba/cubiecube.c:598]   --->   Operation 167 'store' <Predicate = (or_cond & tmp_280 == 1)> <Delay = 1.76>
ST_42 : Operation 168 [1/1] (0.00ns)   --->   "br label %.preheader3.backedge" [kociemba/cubiecube.c:598]   --->   Operation 168 'br' <Predicate = (or_cond & tmp_280 == 1)> <Delay = 0.00>
ST_42 : Operation 169 [1/1] (1.76ns)   --->   "store i32 %x_4, i32* %x" [kociemba/cubiecube.c:598]   --->   Operation 169 'store' <Predicate = (or_cond & tmp_280 == 0)> <Delay = 1.76>
ST_42 : Operation 170 [1/1] (1.76ns)   --->   "store i32 %a_3, i32* %a" [kociemba/cubiecube.c:597]   --->   Operation 170 'store' <Predicate = (or_cond & tmp_280 == 0)> <Delay = 1.76>
ST_42 : Operation 171 [1/1] (1.76ns)   --->   "store i4 %edge3_0, i4* %edge3_2_6" [kociemba/cubiecube.c:598]   --->   Operation 171 'store' <Predicate = (or_cond & tmp_280 == 0)> <Delay = 1.76>
ST_42 : Operation 172 [1/1] (0.00ns)   --->   "br label %.preheader3.backedge" [kociemba/cubiecube.c:598]   --->   Operation 172 'br' <Predicate = (or_cond & tmp_280 == 0)> <Delay = 0.00>
ST_42 : Operation 173 [1/1] (1.76ns)   --->   "store i32 %x_4, i32* %x" [kociemba/cubiecube.c:147->kociemba/cubiecube.c:597]   --->   Operation 173 'store' <Predicate = (or_cond & tmp_280 != 0 & tmp_280 != 1)> <Delay = 1.76>
ST_42 : Operation 174 [1/1] (1.76ns)   --->   "store i32 %a_3, i32* %a" [kociemba/cubiecube.c:597]   --->   Operation 174 'store' <Predicate = (or_cond & tmp_280 != 0 & tmp_280 != 1)> <Delay = 1.76>
ST_42 : Operation 175 [1/1] (1.76ns)   --->   "store i4 %edge3_0, i4* %edge3_2_8" [kociemba/cubiecube.c:598]   --->   Operation 175 'store' <Predicate = (or_cond & tmp_280 != 0 & tmp_280 != 1)> <Delay = 1.76>
ST_42 : Operation 176 [1/1] (0.00ns)   --->   "br label %.preheader3.backedge" [kociemba/cubiecube.c:598]   --->   Operation 176 'br' <Predicate = (or_cond & tmp_280 != 0 & tmp_280 != 1)> <Delay = 0.00>
ST_42 : Operation 177 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>

State 43 <SV = 3> <Delay = 4.62>
ST_43 : Operation 178 [1/1] (0.00ns)   --->   "%indvars_iv = phi i2 [ %indvars_iv_next, %7 ], [ -2, %.preheader1.preheader ]" [kociemba/cubiecube.c:601]   --->   Operation 178 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 179 [1/1] (0.00ns)   --->   "%r_assign = phi i2 [ %j, %7 ], [ -2, %.preheader1.preheader ]"   --->   Operation 179 'phi' 'r_assign' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 180 [1/1] (0.00ns)   --->   "%b = phi i32 [ %b_3, %7 ], [ 0, %.preheader1.preheader ]"   --->   Operation 180 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 181 [1/1] (0.00ns)   --->   "%j_1_cast = zext i2 %r_assign to i3" [kociemba/cubiecube.c:601]   --->   Operation 181 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 182 [1/1] (0.95ns)   --->   "%tmp_270 = icmp eq i2 %r_assign, 0" [kociemba/cubiecube.c:601]   --->   Operation 182 'icmp' 'tmp_270' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 183 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 183 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 184 [1/1] (0.00ns)   --->   "br i1 %tmp_270, label %8, label %.preheader.preheader" [kociemba/cubiecube.c:601]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 185 [1/1] (1.65ns)   --->   "%tmp_275 = add i3 %j_1_cast, 3" [kociemba/cubiecube.c:605]   --->   Operation 185 'add' 'tmp_275' <Predicate = (!tmp_270)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_311_cast = zext i3 %tmp_275 to i5" [kociemba/cubiecube.c:605]   --->   Operation 186 'zext' 'tmp_311_cast' <Predicate = (!tmp_270)> <Delay = 0.00>
ST_43 : Operation 187 [1/1] (0.95ns)   --->   "%cond = icmp eq i2 %r_assign, 1" [kociemba/cubiecube.c:605]   --->   Operation 187 'icmp' 'cond' <Predicate = (!tmp_270)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 188 [1/1] (1.76ns)   --->   "br label %.preheader" [kociemba/cubiecube.c:605]   --->   Operation 188 'br' <Predicate = (!tmp_270)> <Delay = 1.76>
ST_43 : Operation 189 [1/1] (0.00ns)   --->   "%a_load = load i32* %a" [kociemba/cubiecube.c:611]   --->   Operation 189 'load' 'a_load' <Predicate = (tmp_270)> <Delay = 0.00>
ST_43 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node tmp_272)   --->   "%tmp = shl i32 %a_load, 3" [kociemba/cubiecube.c:611]   --->   Operation 190 'shl' 'tmp' <Predicate = (tmp_270)> <Delay = 0.00>
ST_43 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node tmp_272)   --->   "%tmp_271 = shl i32 %a_load, 1" [kociemba/cubiecube.c:611]   --->   Operation 191 'shl' 'tmp_271' <Predicate = (tmp_270)> <Delay = 0.00>
ST_43 : Operation 192 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_272 = sub i32 %tmp, %tmp_271" [kociemba/cubiecube.c:611]   --->   Operation 192 'sub' 'tmp_272' <Predicate = (tmp_270)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_273 = trunc i32 %b to i16" [kociemba/cubiecube.c:609]   --->   Operation 193 'trunc' 'tmp_273' <Predicate = (tmp_270)> <Delay = 0.00>
ST_43 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_279 = trunc i32 %tmp_272 to i16" [kociemba/cubiecube.c:611]   --->   Operation 194 'trunc' 'tmp_279' <Predicate = (tmp_270)> <Delay = 0.00>
ST_43 : Operation 195 [1/1] (2.07ns)   --->   "%tmp_274 = add i16 %tmp_279, %tmp_273" [kociemba/cubiecube.c:611]   --->   Operation 195 'add' 'tmp_274' <Predicate = (tmp_270)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 196 [1/1] (0.00ns)   --->   "ret i16 %tmp_274" [kociemba/cubiecube.c:611]   --->   Operation 196 'ret' <Predicate = (tmp_270)> <Delay = 0.00>

State 44 <SV = 4> <Delay = 10.0>
ST_44 : Operation 197 [1/1] (0.00ns)   --->   "%k = phi i32 [ 0, %.preheader.preheader ], [ %k_3, %rotateLeft_edge.1.exit ]"   --->   Operation 197 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 198 [1/1] (0.00ns)   --->   "%edge3_1_3_load = load i4* %edge3_1_3"   --->   Operation 198 'load' 'edge3_1_3_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 199 [1/1] (0.00ns)   --->   "%edge3_2_9_load = load i4* %edge3_2_9"   --->   Operation 199 'load' 'edge3_2_9_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node tmp_276)   --->   "%edge3_load_phi = select i1 %cond, i4 %edge3_1_3_load, i4 %edge3_2_9_load" [kociemba/cubiecube.c:605]   --->   Operation 200 'select' 'edge3_load_phi' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node tmp_276)   --->   "%tmp_314_cast = zext i4 %edge3_load_phi to i5" [kociemba/cubiecube.c:605]   --->   Operation 201 'zext' 'tmp_314_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 202 [1/1] (1.30ns) (out node of the LUT)   --->   "%tmp_276 = icmp eq i5 %tmp_314_cast, %tmp_311_cast" [kociemba/cubiecube.c:605]   --->   Operation 202 'icmp' 'tmp_276' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 203 [1/1] (2.55ns)   --->   "%k_3 = add nsw i32 %k, 1" [kociemba/cubiecube.c:607]   --->   Operation 203 'add' 'k_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 204 [1/1] (0.00ns)   --->   "br i1 %tmp_276, label %7, label %branch3.i.preheader" [kociemba/cubiecube.c:605]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 205 [1/1] (1.76ns)   --->   "br label %branch3.i"   --->   Operation 205 'br' <Predicate = (!tmp_276)> <Delay = 1.76>
ST_44 : Operation 206 [1/1] (1.56ns)   --->   "%tmp_277 = add i2 %r_assign, 1" [kociemba/cubiecube.c:609]   --->   Operation 206 'add' 'tmp_277' <Predicate = (tmp_276)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_316_cast = zext i2 %tmp_277 to i32" [kociemba/cubiecube.c:609]   --->   Operation 207 'zext' 'tmp_316_cast' <Predicate = (tmp_276)> <Delay = 0.00>
ST_44 : Operation 208 [1/1] (8.51ns)   --->   "%tmp_278 = mul nsw i32 %tmp_316_cast, %b" [kociemba/cubiecube.c:609]   --->   Operation 208 'mul' 'tmp_278' <Predicate = (tmp_276)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 209 [1/1] (1.56ns)   --->   "%j = add i2 %r_assign, -1" [kociemba/cubiecube.c:601]   --->   Operation 209 'add' 'j' <Predicate = (tmp_276)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 5> <Delay = 2.79>
ST_45 : Operation 210 [1/1] (0.00ns)   --->   "%arr2_i = phi i4 [ %edge3_2_9_load, %branch3.i.preheader ], [ %arr2_i_be, %branch3.i.backedge ]" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:606]   --->   Operation 210 'phi' 'arr2_i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 211 [1/1] (0.00ns)   --->   "%write_flag_i = phi i1 [ false, %branch3.i.preheader ], [ %write_flag_i_be, %branch3.i.backedge ]"   --->   Operation 211 'phi' 'write_flag_i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 212 [1/1] (0.00ns)   --->   "%arr1_i = phi i4 [ %edge3_1_3_load, %branch3.i.preheader ], [ %arr1_i_be, %branch3.i.backedge ]" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:606]   --->   Operation 212 'phi' 'arr1_i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 213 [1/1] (0.00ns)   --->   "%arr_i = phi i4 [ undef, %branch3.i.preheader ], [ %arr_i_be, %branch3.i.backedge ]" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:606]   --->   Operation 213 'phi' 'arr_i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 214 [1/1] (0.00ns)   --->   "%i_i1 = phi i2 [ 0, %branch3.i.preheader ], [ %i_24, %branch3.i.backedge ]"   --->   Operation 214 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 215 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2, i64 0)"   --->   Operation 215 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 216 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %i_i1, %indvars_iv" [kociemba/cubiecube.c:186->kociemba/cubiecube.c:606]   --->   Operation 216 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 217 [1/1] (1.56ns)   --->   "%i_24 = add i2 %i_i1, 1" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:606]   --->   Operation 217 'add' 'i_24' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 218 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %rotateLeft_edge.1.exit, label %6" [kociemba/cubiecube.c:186->kociemba/cubiecube.c:606]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 219 [1/1] (0.95ns)   --->   "%cond_i = icmp eq i2 %i_i1, 0" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:606]   --->   Operation 219 'icmp' 'cond_i' <Predicate = (!exitcond1)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 220 [1/1] (1.02ns)   --->   "%arr_load_phi_i = select i1 %cond_i, i4 %arr1_i, i4 %arr2_i" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:606]   --->   Operation 220 'select' 'arr_load_phi_i' <Predicate = (!exitcond1)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 221 [1/1] (1.76ns)   --->   "switch i2 %i_i1, label %branch5.i [
    i2 0, label %branch3.i.backedge
    i2 1, label %branch4.i
  ]" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:606]   --->   Operation 221 'switch' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_45 : Operation 222 [1/1] (1.76ns)   --->   "br label %branch3.i.backedge" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:606]   --->   Operation 222 'br' <Predicate = (!exitcond1 & i_i1 == 1)> <Delay = 1.76>
ST_45 : Operation 223 [1/1] (1.76ns)   --->   "br label %branch3.i.backedge" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:606]   --->   Operation 223 'br' <Predicate = (!exitcond1 & i_i1 != 0 & i_i1 != 1)> <Delay = 1.76>
ST_45 : Operation 224 [1/1] (0.00ns)   --->   "%temp_load = load i4* %temp" [kociemba/cubiecube.c:189->kociemba/cubiecube.c:606]   --->   Operation 224 'load' 'temp_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_45 : Operation 225 [1/1] (1.02ns)   --->   "%edge3_2_71 = select i1 %cond, i4 %arr2_i, i4 %temp_load" [kociemba/cubiecube.c:605]   --->   Operation 225 'select' 'edge3_2_71' <Predicate = (exitcond1)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 226 [1/1] (1.02ns)   --->   "%edge3_1_72 = select i1 %cond, i4 %temp_load, i4 %arr1_i" [kociemba/cubiecube.c:605]   --->   Operation 226 'select' 'edge3_1_72' <Predicate = (exitcond1)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 227 [1/1] (1.02ns)   --->   "%edge3_0_2 = select i1 %write_flag_i, i4 %arr_i, i4 %temp_load" [kociemba/cubiecube.c:189->kociemba/cubiecube.c:606]   --->   Operation 227 'select' 'edge3_0_2' <Predicate = (exitcond1)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 228 [1/1] (1.76ns)   --->   "store i4 %edge3_2_71, i4* %edge3_2_9" [kociemba/cubiecube.c:606]   --->   Operation 228 'store' <Predicate = (exitcond1)> <Delay = 1.76>
ST_45 : Operation 229 [1/1] (1.76ns)   --->   "store i4 %edge3_1_72, i4* %edge3_1_3" [kociemba/cubiecube.c:606]   --->   Operation 229 'store' <Predicate = (exitcond1)> <Delay = 1.76>
ST_45 : Operation 230 [1/1] (1.76ns)   --->   "store i4 %edge3_0_2, i4* %temp" [kociemba/cubiecube.c:606]   --->   Operation 230 'store' <Predicate = (exitcond1)> <Delay = 1.76>
ST_45 : Operation 231 [1/1] (0.00ns)   --->   "br label %.preheader" [kociemba/cubiecube.c:608]   --->   Operation 231 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 46 <SV = 6> <Delay = 0.00>
ST_46 : Operation 232 [1/1] (0.00ns)   --->   "%arr2_i_be = phi i4 [ %arr_load_phi_i, %branch5.i ], [ %arr2_i, %branch4.i ], [ %arr2_i, %6 ]" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:606]   --->   Operation 232 'phi' 'arr2_i_be' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 233 [1/1] (0.00ns)   --->   "%write_flag_i_be = phi i1 [ %write_flag_i, %branch5.i ], [ %write_flag_i, %branch4.i ], [ true, %6 ]"   --->   Operation 233 'phi' 'write_flag_i_be' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 234 [1/1] (0.00ns)   --->   "%arr1_i_be = phi i4 [ %arr1_i, %branch5.i ], [ %arr_load_phi_i, %branch4.i ], [ %arr1_i, %6 ]" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:606]   --->   Operation 234 'phi' 'arr1_i_be' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 235 [1/1] (0.00ns)   --->   "%arr_i_be = phi i4 [ %arr_i, %branch5.i ], [ %arr_i, %branch4.i ], [ %arr_load_phi_i, %6 ]" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:606]   --->   Operation 235 'phi' 'arr_i_be' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 236 [1/1] (0.00ns)   --->   "br label %branch3.i"   --->   Operation 236 'br' <Predicate = true> <Delay = 0.00>

State 47 <SV = 5> <Delay = 2.55>
ST_47 : Operation 237 [1/1] (2.55ns)   --->   "%b_3 = add nsw i32 %k, %tmp_278" [kociemba/cubiecube.c:609]   --->   Operation 237 'add' 'b_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 238 [1/1] (1.56ns)   --->   "%indvars_iv_next = add i2 %indvars_iv, -1" [kociemba/cubiecube.c:601]   --->   Operation 238 'add' 'indvars_iv_next' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 239 [1/1] (0.00ns)   --->   "br label %.preheader1" [kociemba/cubiecube.c:601]   --->   Operation 239 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cubiecube_0_ep]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
edge3               (alloca           ) [ 001000000000000000000000000000000000000000000000]
edge3_1             (alloca           ) [ 001000000000000000000000000000000000000000000000]
edge3_2             (alloca           ) [ 001000000000000000000000000000000000000000000000]
StgValue_51         (br               ) [ 011000000000000000000000000000000000000000000000]
invdar              (phi              ) [ 001000000000000000000000000000000000000000000000]
edge3_load          (load             ) [ 000000000000000000000000000000000000000000000000]
edge3_1_load        (load             ) [ 000000000000000000000000000000000000000000000000]
edge3_2_load        (load             ) [ 000000000000000000000000000000000000000000000000]
indvarinc           (add              ) [ 011000000000000000000000000000000000000000000000]
edge3_0_1           (mux              ) [ 000000000000000000000000000000000000000000000000]
edge3_1_1           (mux              ) [ 000000000000000000000000000000000000000000000000]
edge3_2_1           (mux              ) [ 000000000000000000000000000000000000000000000000]
tmp_s               (icmp             ) [ 001000000000000000000000000000000000000000000000]
empty               (specloopname     ) [ 000000000000000000000000000000000000000000000000]
empty_67            (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
StgValue_63         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_64         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_65         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_66         (br               ) [ 011000000000000000000000000000000000000000000000]
edge3_2_6           (alloca           ) [ 001111111111111111111111111111111111111111100000]
edge3_2_7           (alloca           ) [ 001111111111111111111111111111111111111111100000]
edge3_2_8           (alloca           ) [ 001111111111111111111111111111111111111111100000]
a                   (alloca           ) [ 001111111111111111111111111111111111111111111111]
x                   (alloca           ) [ 001111111111111111111111111111111111111111100000]
StgValue_72         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_73         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_74         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_75         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_76         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_77         (br               ) [ 001111111111111111111111111111111111111111100000]
i                   (phi              ) [ 000110000000000000000000000000000000000000000000]
edge3_2_6_load      (load             ) [ 000000000000000000000000000000000000000000000000]
edge3_2_7_load      (load             ) [ 000000000000000000000000000000000000000000000000]
edge3_2_8_load      (load             ) [ 000000000000000000000000000000000000000000000000]
n_assign_cast5      (zext             ) [ 000011111111111111111111111111111111111111000000]
exitcond            (icmp             ) [ 000111111111111111111111111111111111111111100000]
empty_68            (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
j_11                (add              ) [ 001111111111111111111111111111111111111111100000]
StgValue_86         (br               ) [ 000000000000000000000000000000000000000000000000]
tmp_267             (zext             ) [ 000000000000000000000000000000000000000000000000]
cubiecube_0_ep_addr (getelementptr    ) [ 000010000000000000000000000000000000000000000000]
temp                (alloca           ) [ 000111111111111111111111111111111111111111111111]
edge3_1_3           (alloca           ) [ 000111111111111111111111111111111111111111111111]
edge3_2_9           (alloca           ) [ 000111111111111111111111111111111111111111111111]
StgValue_93         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_94         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_95         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_96         (br               ) [ 000111111111111111111111111111111111111111111111]
edge3_0             (load             ) [ 000001111111111111111111111111111111111111100000]
tmp_268             (icmp             ) [ 000000000000000000000000000000000000000000000000]
tmp_269             (icmp             ) [ 000000000000000000000000000000000000000000000000]
or_cond             (and              ) [ 000111111111111111111111111111111111111111100000]
StgValue_101        (br               ) [ 000000000000000000000000000000000000000000000000]
x_load              (load             ) [ 000000000000000000000000000000000000000000000000]
x_4                 (add              ) [ 000001111111111111111111111111111111111111100000]
tmp_i               (icmp             ) [ 000111111111111111111111111111111111111111100000]
StgValue_105        (br               ) [ 000111111111111111111111111111111111111111100000]
p_lshr_f_i_cast     (partselect       ) [ 000000000000000000000000000000000000000000000000]
tmp_i_cast          (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_363_i           (icmp             ) [ 000000000000000000000000000000000000000000000000]
k_assign_3          (sub              ) [ 000000000000000000000000000000000000000000000000]
p_k_i               (select           ) [ 000000000000000000000000000000000000000000000000]
tmp_364_i           (add              ) [ 000001111111111111111111111111111111111111000000]
StgValue_112        (br               ) [ 000111111111111111111111111111111111111111100000]
j_i                 (phi              ) [ 000001111111111111111111111111111111111111000000]
i_i                 (phi              ) [ 000001000000000000000000000000000000000000000000]
s_i                 (phi              ) [ 000111000000000000000000000000000000000000100000]
exitcond_i          (icmp             ) [ 000111111111111111111111111111111111111111100000]
StgValue_117        (br               ) [ 000000000000000000000000000000000000000000000000]
s                   (mul              ) [ 000000111111111111111111111111111111111111000000]
i_23                (add              ) [ 000111111111111111111111111111111111111111100000]
StgValue_120        (br               ) [ 000111111111111111111111111111111111111111100000]
j_12                (add              ) [ 000111011111111111111111111111111111111111100000]
s_4                 (sdiv             ) [ 000111111111111111111111111111111111111111100000]
StgValue_158        (br               ) [ 000111111111111111111111111111111111111111100000]
p_0_i               (phi              ) [ 000000000000000000000000000000000000000000100000]
a_load_3            (load             ) [ 000000000000000000000000000000000000000000000000]
x_load_3            (load             ) [ 000000000000000000000000000000000000000000000000]
a_3                 (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_280             (trunc            ) [ 000111111111111111111111111111111111111111100000]
StgValue_164        (switch           ) [ 000000000000000000000000000000000000000000000000]
StgValue_165        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_166        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_167        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_168        (br               ) [ 000000000000000000000000000000000000000000000000]
StgValue_169        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_170        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_171        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_172        (br               ) [ 000000000000000000000000000000000000000000000000]
StgValue_173        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_174        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_175        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_176        (br               ) [ 000000000000000000000000000000000000000000000000]
StgValue_177        (br               ) [ 001111111111111111111111111111111111111111100000]
indvars_iv          (phi              ) [ 000000000000000000000000000000000000000000011111]
r_assign            (phi              ) [ 000000000000000000000000000000000000000000011110]
b                   (phi              ) [ 000000000000000000000000000000000000000000011110]
j_1_cast            (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_270             (icmp             ) [ 000000000000000000000000000000000000000000011111]
empty_69            (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
StgValue_184        (br               ) [ 000000000000000000000000000000000000000000000000]
tmp_275             (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_311_cast        (zext             ) [ 000000000000000000000000000000000000000000001110]
cond                (icmp             ) [ 000000000000000000000000000000000000000000001110]
StgValue_188        (br               ) [ 000000000000000000000000000000000000000000011111]
a_load              (load             ) [ 000000000000000000000000000000000000000000000000]
tmp                 (shl              ) [ 000000000000000000000000000000000000000000000000]
tmp_271             (shl              ) [ 000000000000000000000000000000000000000000000000]
tmp_272             (sub              ) [ 000000000000000000000000000000000000000000000000]
tmp_273             (trunc            ) [ 000000000000000000000000000000000000000000000000]
tmp_279             (trunc            ) [ 000000000000000000000000000000000000000000000000]
tmp_274             (add              ) [ 000000000000000000000000000000000000000000000000]
StgValue_196        (ret              ) [ 000000000000000000000000000000000000000000000000]
k                   (phi              ) [ 000000000000000000000000000000000000000000001001]
edge3_1_3_load      (load             ) [ 000000000000000000000000000000000000000000011111]
edge3_2_9_load      (load             ) [ 000000000000000000000000000000000000000000011111]
edge3_load_phi      (select           ) [ 000000000000000000000000000000000000000000000000]
tmp_314_cast        (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_276             (icmp             ) [ 000000000000000000000000000000000000000000011111]
k_3                 (add              ) [ 000000000000000000000000000000000000000000011111]
StgValue_204        (br               ) [ 000000000000000000000000000000000000000000000000]
StgValue_205        (br               ) [ 000000000000000000000000000000000000000000011111]
tmp_277             (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_316_cast        (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_278             (mul              ) [ 000000000000000000000000000000000000000000000001]
j                   (add              ) [ 000100000000000000000000000000000000000000010001]
arr2_i              (phi              ) [ 000000000000000000000000000000000000000000000110]
write_flag_i        (phi              ) [ 000000000000000000000000000000000000000000000110]
arr1_i              (phi              ) [ 000000000000000000000000000000000000000000000110]
arr_i               (phi              ) [ 000000000000000000000000000000000000000000000110]
i_i1                (phi              ) [ 000000000000000000000000000000000000000000011111]
empty_70            (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
exitcond1           (icmp             ) [ 000000000000000000000000000000000000000000011111]
i_24                (add              ) [ 000000000000000000000000000000000000000000011111]
StgValue_218        (br               ) [ 000000000000000000000000000000000000000000000000]
cond_i              (icmp             ) [ 000000000000000000000000000000000000000000000000]
arr_load_phi_i      (select           ) [ 000000000000000000000000000000000000000000011111]
StgValue_221        (switch           ) [ 000000000000000000000000000000000000000000011111]
StgValue_222        (br               ) [ 000000000000000000000000000000000000000000011111]
StgValue_223        (br               ) [ 000000000000000000000000000000000000000000011111]
temp_load           (load             ) [ 000000000000000000000000000000000000000000000000]
edge3_2_71          (select           ) [ 000000000000000000000000000000000000000000000000]
edge3_1_72          (select           ) [ 000000000000000000000000000000000000000000000000]
edge3_0_2           (select           ) [ 000000000000000000000000000000000000000000000000]
StgValue_228        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_229        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_230        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_231        (br               ) [ 000000000000000000000000000000000000000000011111]
arr2_i_be           (phi              ) [ 000000000000000000000000000000000000000000011111]
write_flag_i_be     (phi              ) [ 000000000000000000000000000000000000000000011111]
arr1_i_be           (phi              ) [ 000000000000000000000000000000000000000000011111]
arr_i_be            (phi              ) [ 000000000000000000000000000000000000000000011111]
StgValue_236        (br               ) [ 000000000000000000000000000000000000000000011111]
b_3                 (add              ) [ 000100000000000000000000000000000000000000011111]
indvars_iv_next     (add              ) [ 000100000000000000000000000000000000000000011111]
StgValue_239        (br               ) [ 000100000000000000000000000000000000000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cubiecube_0_ep">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cubiecube_0_ep"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i4.i2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_edge3_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="edge3_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge3/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="edge3_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge3_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="edge3_2_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge3_2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="edge3_2_6_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge3_2_6/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="edge3_2_7_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge3_2_7/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="edge3_2_8_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge3_2_8/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="a_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="x_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="temp_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="edge3_1_3_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge3_1_3/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="edge3_2_9_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge3_2_9/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="cubiecube_0_ep_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cubiecube_0_ep_addr/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_0/3 "/>
</bind>
</comp>

<comp id="111" class="1005" name="invdar_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="2" slack="1"/>
<pin id="113" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="invdar (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="invdar_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="2" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="i_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="1"/>
<pin id="124" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="4" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="134" class="1005" name="j_i_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="j_i_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="32" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/5 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_i_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="2"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="32" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/5 "/>
</bind>
</comp>

<comp id="155" class="1005" name="s_i_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_i (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="s_i_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="32" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_i/5 "/>
</bind>
</comp>

<comp id="167" class="1005" name="p_0_i_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="2"/>
<pin id="169" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_0_i (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="p_0_i_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="2"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="32" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_i/42 "/>
</bind>
</comp>

<comp id="179" class="1005" name="indvars_iv_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="2" slack="1"/>
<pin id="181" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="indvars_iv_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="2" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/43 "/>
</bind>
</comp>

<comp id="191" class="1005" name="r_assign_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="1"/>
<pin id="193" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_assign (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="r_assign_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="2" slack="1"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_assign/43 "/>
</bind>
</comp>

<comp id="203" class="1005" name="b_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="b_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="1" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/43 "/>
</bind>
</comp>

<comp id="215" class="1005" name="k_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="k_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="32" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/44 "/>
</bind>
</comp>

<comp id="227" class="1005" name="arr2_i_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="1"/>
<pin id="229" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr2_i (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="arr2_i_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="4" slack="1"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr2_i/45 "/>
</bind>
</comp>

<comp id="237" class="1005" name="write_flag_i_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="write_flag_i (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="write_flag_i_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="1" slack="1"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag_i/45 "/>
</bind>
</comp>

<comp id="249" class="1005" name="arr1_i_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="1"/>
<pin id="251" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr1_i (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="arr1_i_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="4" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr1_i/45 "/>
</bind>
</comp>

<comp id="259" class="1005" name="arr_i_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="1"/>
<pin id="261" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_i (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="arr_i_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="4" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr_i/45 "/>
</bind>
</comp>

<comp id="271" class="1005" name="i_i1_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="1"/>
<pin id="273" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_i1 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="i_i1_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="2" slack="0"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i1/45 "/>
</bind>
</comp>

<comp id="282" class="1005" name="arr2_i_be_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="1"/>
<pin id="284" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr2_i_be (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="arr2_i_be_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="4" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="4" bw="4" slack="1"/>
<pin id="292" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="6" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr2_i_be/46 "/>
</bind>
</comp>

<comp id="297" class="1005" name="write_flag_i_be_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="write_flag_i_be (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="write_flag_i_be_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="1" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="4" bw="1" slack="1"/>
<pin id="308" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag_i_be/46 "/>
</bind>
</comp>

<comp id="314" class="1005" name="arr1_i_be_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="1"/>
<pin id="316" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr1_i_be (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="arr1_i_be_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="1"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="4" slack="1"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="4" bw="4" slack="1"/>
<pin id="324" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="6" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr1_i_be/46 "/>
</bind>
</comp>

<comp id="329" class="1005" name="arr_i_be_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="1"/>
<pin id="331" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_i_be (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="arr_i_be_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="1"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="4" slack="1"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="4" bw="4" slack="1"/>
<pin id="339" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="6" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr_i_be/46 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="2"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/4 x_load_3/42 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="2"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load_3/42 a_load/43 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="2"/>
<pin id="352" dir="0" index="1" bw="32" slack="4"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_165/42 StgValue_169/42 StgValue_173/42 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="4"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_166/42 StgValue_170/42 StgValue_174/42 "/>
</bind>
</comp>

<comp id="358" class="1004" name="edge3_load_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="1"/>
<pin id="360" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_load/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="edge3_1_load_load_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="1"/>
<pin id="363" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_1_load/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="edge3_2_load_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="1"/>
<pin id="366" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_2_load/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="indvarinc_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="2" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="edge3_0_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="4" slack="0"/>
<pin id="377" dir="0" index="3" bw="4" slack="0"/>
<pin id="378" dir="0" index="4" bw="4" slack="0"/>
<pin id="379" dir="0" index="5" bw="2" slack="0"/>
<pin id="380" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="edge3_0_1/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="edge3_1_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="0"/>
<pin id="389" dir="0" index="1" bw="4" slack="0"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="0" index="3" bw="4" slack="0"/>
<pin id="392" dir="0" index="4" bw="4" slack="0"/>
<pin id="393" dir="0" index="5" bw="2" slack="0"/>
<pin id="394" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="edge3_1_1/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="edge3_2_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="0" index="1" bw="4" slack="0"/>
<pin id="404" dir="0" index="2" bw="4" slack="0"/>
<pin id="405" dir="0" index="3" bw="1" slack="0"/>
<pin id="406" dir="0" index="4" bw="1" slack="0"/>
<pin id="407" dir="0" index="5" bw="2" slack="0"/>
<pin id="408" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="edge3_2_1/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_s_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="0"/>
<pin id="417" dir="0" index="1" bw="2" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="StgValue_63_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="0"/>
<pin id="423" dir="0" index="1" bw="4" slack="1"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_63/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="StgValue_64_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="0" index="1" bw="4" slack="1"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_64/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="StgValue_65_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="0"/>
<pin id="433" dir="0" index="1" bw="4" slack="1"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_65/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="StgValue_72_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_72/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="StgValue_73_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="StgValue_74_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="0"/>
<pin id="448" dir="0" index="1" bw="4" slack="0"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="StgValue_75_store_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="0"/>
<pin id="453" dir="0" index="1" bw="4" slack="0"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="StgValue_76_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="0" index="1" bw="4" slack="0"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="edge3_2_6_load_load_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="1"/>
<pin id="463" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_2_6_load/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="edge3_2_7_load_load_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="1"/>
<pin id="466" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_2_7_load/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="edge3_2_8_load_load_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="1"/>
<pin id="469" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_2_8_load/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="n_assign_cast5_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="0"/>
<pin id="472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_assign_cast5/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="exitcond_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="0"/>
<pin id="476" dir="0" index="1" bw="4" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="j_11_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_11/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_267_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="0"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_267/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="StgValue_93_store_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="0"/>
<pin id="493" dir="0" index="1" bw="4" slack="0"/>
<pin id="494" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_93/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="StgValue_94_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="0"/>
<pin id="498" dir="0" index="1" bw="4" slack="0"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_94/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="StgValue_95_store_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="0"/>
<pin id="503" dir="0" index="1" bw="4" slack="0"/>
<pin id="504" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_95/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_268_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="0"/>
<pin id="508" dir="0" index="1" bw="4" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_268/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_269_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="0"/>
<pin id="514" dir="0" index="1" bw="4" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_269/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="or_cond_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="x_4_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_i_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="p_lshr_f_i_cast_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="3" slack="0"/>
<pin id="537" dir="0" index="1" bw="4" slack="1"/>
<pin id="538" dir="0" index="2" bw="1" slack="0"/>
<pin id="539" dir="0" index="3" bw="3" slack="0"/>
<pin id="540" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_i_cast/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_i_cast_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="3" slack="0"/>
<pin id="547" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_363_i_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_363_i/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="k_assign_3_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="4" slack="1"/>
<pin id="557" dir="0" index="1" bw="32" slack="0"/>
<pin id="558" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="k_assign_3/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="p_k_i_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="0"/>
<pin id="563" dir="0" index="2" bw="32" slack="0"/>
<pin id="564" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_k_i/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_364_i_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_364_i/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="exitcond_i_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="1"/>
<pin id="577" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="s_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="s/5 "/>
</bind>
</comp>

<comp id="585" class="1004" name="i_23_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_23/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="grp_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="0" index="1" bw="32" slack="1"/>
<pin id="594" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="s_4/6 "/>
</bind>
</comp>

<comp id="596" class="1004" name="j_12_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_12/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="a_3_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_3/42 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_280_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="0"/>
<pin id="611" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_280/42 "/>
</bind>
</comp>

<comp id="613" class="1004" name="StgValue_167_store_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="2"/>
<pin id="615" dir="0" index="1" bw="4" slack="4"/>
<pin id="616" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_167/42 "/>
</bind>
</comp>

<comp id="617" class="1004" name="StgValue_171_store_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="4" slack="2"/>
<pin id="619" dir="0" index="1" bw="4" slack="4"/>
<pin id="620" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_171/42 "/>
</bind>
</comp>

<comp id="621" class="1004" name="StgValue_175_store_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="4" slack="2"/>
<pin id="623" dir="0" index="1" bw="4" slack="4"/>
<pin id="624" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_175/42 "/>
</bind>
</comp>

<comp id="625" class="1004" name="j_1_cast_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="2" slack="0"/>
<pin id="627" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/43 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_270_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="2" slack="0"/>
<pin id="631" dir="0" index="1" bw="2" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_270/43 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_275_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="2" slack="0"/>
<pin id="637" dir="0" index="1" bw="3" slack="0"/>
<pin id="638" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_275/43 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_311_cast_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="3" slack="0"/>
<pin id="643" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_311_cast/43 "/>
</bind>
</comp>

<comp id="645" class="1004" name="cond_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="2" slack="0"/>
<pin id="647" dir="0" index="1" bw="2" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/43 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="0"/>
<pin id="653" dir="0" index="1" bw="3" slack="0"/>
<pin id="654" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp/43 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_271_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_271/43 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_272_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="0"/>
<pin id="665" dir="0" index="1" bw="32" slack="0"/>
<pin id="666" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_272/43 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_273_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="0"/>
<pin id="671" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_273/43 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_279_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="0"/>
<pin id="675" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_279/43 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_274_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="16" slack="0"/>
<pin id="679" dir="0" index="1" bw="16" slack="0"/>
<pin id="680" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_274/43 "/>
</bind>
</comp>

<comp id="683" class="1004" name="edge3_1_3_load_load_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="4" slack="2"/>
<pin id="685" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_1_3_load/44 "/>
</bind>
</comp>

<comp id="686" class="1004" name="edge3_2_9_load_load_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="4" slack="2"/>
<pin id="688" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_2_9_load/44 "/>
</bind>
</comp>

<comp id="689" class="1004" name="edge3_load_phi_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="1"/>
<pin id="691" dir="0" index="1" bw="4" slack="0"/>
<pin id="692" dir="0" index="2" bw="4" slack="0"/>
<pin id="693" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge3_load_phi/44 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_314_cast_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="4" slack="0"/>
<pin id="698" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_314_cast/44 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_276_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="4" slack="0"/>
<pin id="702" dir="0" index="1" bw="4" slack="1"/>
<pin id="703" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_276/44 "/>
</bind>
</comp>

<comp id="705" class="1004" name="k_3_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/44 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_277_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="2" slack="1"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_277/44 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_316_cast_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="2" slack="0"/>
<pin id="719" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_316_cast/44 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_278_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="2" slack="0"/>
<pin id="723" dir="0" index="1" bw="32" slack="1"/>
<pin id="724" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_278/44 "/>
</bind>
</comp>

<comp id="727" class="1004" name="j_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="2" slack="1"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/44 "/>
</bind>
</comp>

<comp id="733" class="1004" name="exitcond1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="2" slack="0"/>
<pin id="735" dir="0" index="1" bw="2" slack="2"/>
<pin id="736" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/45 "/>
</bind>
</comp>

<comp id="739" class="1004" name="i_24_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="2" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_24/45 "/>
</bind>
</comp>

<comp id="745" class="1004" name="cond_i_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="2" slack="0"/>
<pin id="747" dir="0" index="1" bw="2" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond_i/45 "/>
</bind>
</comp>

<comp id="751" class="1004" name="arr_load_phi_i_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="4" slack="0"/>
<pin id="754" dir="0" index="2" bw="4" slack="0"/>
<pin id="755" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="arr_load_phi_i/45 "/>
</bind>
</comp>

<comp id="759" class="1004" name="temp_load_load_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="4" slack="3"/>
<pin id="761" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_load/45 "/>
</bind>
</comp>

<comp id="762" class="1004" name="edge3_2_71_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="2"/>
<pin id="764" dir="0" index="1" bw="4" slack="0"/>
<pin id="765" dir="0" index="2" bw="4" slack="0"/>
<pin id="766" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge3_2_71/45 "/>
</bind>
</comp>

<comp id="769" class="1004" name="edge3_1_72_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="2"/>
<pin id="771" dir="0" index="1" bw="4" slack="0"/>
<pin id="772" dir="0" index="2" bw="4" slack="0"/>
<pin id="773" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge3_1_72/45 "/>
</bind>
</comp>

<comp id="776" class="1004" name="edge3_0_2_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="4" slack="0"/>
<pin id="779" dir="0" index="2" bw="4" slack="0"/>
<pin id="780" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge3_0_2/45 "/>
</bind>
</comp>

<comp id="784" class="1004" name="StgValue_228_store_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="4" slack="0"/>
<pin id="786" dir="0" index="1" bw="4" slack="3"/>
<pin id="787" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_228/45 "/>
</bind>
</comp>

<comp id="789" class="1004" name="StgValue_229_store_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="4" slack="0"/>
<pin id="791" dir="0" index="1" bw="4" slack="3"/>
<pin id="792" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_229/45 "/>
</bind>
</comp>

<comp id="794" class="1004" name="StgValue_230_store_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="4" slack="0"/>
<pin id="796" dir="0" index="1" bw="4" slack="3"/>
<pin id="797" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_230/45 "/>
</bind>
</comp>

<comp id="799" class="1004" name="b_3_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="1"/>
<pin id="801" dir="0" index="1" bw="32" slack="1"/>
<pin id="802" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_3/47 "/>
</bind>
</comp>

<comp id="804" class="1004" name="indvars_iv_next_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="2" slack="2"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/47 "/>
</bind>
</comp>

<comp id="810" class="1005" name="edge3_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="4" slack="1"/>
<pin id="812" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edge3 "/>
</bind>
</comp>

<comp id="816" class="1005" name="edge3_1_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="4" slack="1"/>
<pin id="818" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edge3_1 "/>
</bind>
</comp>

<comp id="822" class="1005" name="edge3_2_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="4" slack="1"/>
<pin id="824" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edge3_2 "/>
</bind>
</comp>

<comp id="828" class="1005" name="indvarinc_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="2" slack="0"/>
<pin id="830" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc "/>
</bind>
</comp>

<comp id="836" class="1005" name="edge3_2_6_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="4" slack="0"/>
<pin id="838" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge3_2_6 "/>
</bind>
</comp>

<comp id="843" class="1005" name="edge3_2_7_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="4" slack="0"/>
<pin id="845" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge3_2_7 "/>
</bind>
</comp>

<comp id="850" class="1005" name="edge3_2_8_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="4" slack="0"/>
<pin id="852" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge3_2_8 "/>
</bind>
</comp>

<comp id="857" class="1005" name="a_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="0"/>
<pin id="859" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="864" class="1005" name="x_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="0"/>
<pin id="866" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="871" class="1005" name="n_assign_cast5_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="1"/>
<pin id="873" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_assign_cast5 "/>
</bind>
</comp>

<comp id="881" class="1005" name="j_11_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="4" slack="0"/>
<pin id="883" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_11 "/>
</bind>
</comp>

<comp id="886" class="1005" name="cubiecube_0_ep_addr_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="4" slack="1"/>
<pin id="888" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cubiecube_0_ep_addr "/>
</bind>
</comp>

<comp id="891" class="1005" name="temp_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="4" slack="0"/>
<pin id="893" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="898" class="1005" name="edge3_1_3_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="4" slack="0"/>
<pin id="900" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge3_1_3 "/>
</bind>
</comp>

<comp id="905" class="1005" name="edge3_2_9_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="4" slack="0"/>
<pin id="907" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge3_2_9 "/>
</bind>
</comp>

<comp id="912" class="1005" name="edge3_0_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="4" slack="2"/>
<pin id="914" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="edge3_0 "/>
</bind>
</comp>

<comp id="919" class="1005" name="or_cond_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="2"/>
<pin id="921" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="923" class="1005" name="x_4_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="2"/>
<pin id="925" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x_4 "/>
</bind>
</comp>

<comp id="931" class="1005" name="tmp_364_i_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="1"/>
<pin id="933" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_364_i "/>
</bind>
</comp>

<comp id="939" class="1005" name="s_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="1"/>
<pin id="941" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="944" class="1005" name="i_23_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="0"/>
<pin id="946" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_23 "/>
</bind>
</comp>

<comp id="949" class="1005" name="j_12_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="1"/>
<pin id="951" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_12 "/>
</bind>
</comp>

<comp id="954" class="1005" name="s_4_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="1"/>
<pin id="956" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_4 "/>
</bind>
</comp>

<comp id="965" class="1005" name="tmp_311_cast_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="5" slack="1"/>
<pin id="967" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_311_cast "/>
</bind>
</comp>

<comp id="970" class="1005" name="cond_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="1"/>
<pin id="972" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

<comp id="977" class="1005" name="edge3_1_3_load_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="4" slack="1"/>
<pin id="979" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edge3_1_3_load "/>
</bind>
</comp>

<comp id="982" class="1005" name="edge3_2_9_load_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="4" slack="1"/>
<pin id="984" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edge3_2_9_load "/>
</bind>
</comp>

<comp id="990" class="1005" name="k_3_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="0"/>
<pin id="992" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="995" class="1005" name="tmp_278_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="1"/>
<pin id="997" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_278 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="j_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="2" slack="1"/>
<pin id="1002" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1008" class="1005" name="i_24_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="2" slack="0"/>
<pin id="1010" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_24 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="arr_load_phi_i_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="4" slack="1"/>
<pin id="1015" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_load_phi_i "/>
</bind>
</comp>

<comp id="1020" class="1005" name="b_3_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="1"/>
<pin id="1022" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_3 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="indvars_iv_next_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="2" slack="1"/>
<pin id="1027" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="126" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="159" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="155" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="190"><net_src comp="183" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="202"><net_src comp="195" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="214"><net_src comp="207" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="218"><net_src comp="22" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="219" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="236"><net_src comp="230" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="241" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="258"><net_src comp="252" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="262"><net_src comp="50" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="263" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="274"><net_src comp="4" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="282" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="294"><net_src comp="227" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="227" pin="1"/><net_sink comp="286" pin=4"/></net>

<net id="296"><net_src comp="286" pin="6"/><net_sink comp="282" pin=0"/></net>

<net id="300"><net_src comp="52" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="310"><net_src comp="237" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="237" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="312"><net_src comp="297" pin="1"/><net_sink comp="302" pin=4"/></net>

<net id="313"><net_src comp="302" pin="6"/><net_sink comp="297" pin=0"/></net>

<net id="317"><net_src comp="314" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="326"><net_src comp="249" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="249" pin="1"/><net_sink comp="318" pin=4"/></net>

<net id="328"><net_src comp="318" pin="6"/><net_sink comp="314" pin=0"/></net>

<net id="332"><net_src comp="329" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="341"><net_src comp="259" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="259" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="343"><net_src comp="333" pin="6"/><net_sink comp="329" pin=0"/></net>

<net id="371"><net_src comp="115" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="6" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="381"><net_src comp="8" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="10" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="358" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="358" pin="1"/><net_sink comp="373" pin=3"/></net>

<net id="385"><net_src comp="358" pin="1"/><net_sink comp="373" pin=4"/></net>

<net id="386"><net_src comp="115" pin="4"/><net_sink comp="373" pin=5"/></net>

<net id="395"><net_src comp="8" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="361" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="10" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="398"><net_src comp="361" pin="1"/><net_sink comp="387" pin=3"/></net>

<net id="399"><net_src comp="361" pin="1"/><net_sink comp="387" pin=4"/></net>

<net id="400"><net_src comp="115" pin="4"/><net_sink comp="387" pin=5"/></net>

<net id="409"><net_src comp="8" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="364" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="364" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="412"><net_src comp="10" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="413"><net_src comp="10" pin="0"/><net_sink comp="401" pin=4"/></net>

<net id="414"><net_src comp="115" pin="4"/><net_sink comp="401" pin=5"/></net>

<net id="419"><net_src comp="115" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="12" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="401" pin="6"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="387" pin="6"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="373" pin="6"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="22" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="22" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="401" pin="6"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="387" pin="6"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="373" pin="6"/><net_sink comp="456" pin=0"/></net>

<net id="473"><net_src comp="126" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="126" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="24" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="126" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="28" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="126" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="495"><net_src comp="467" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="464" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="461" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="105" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="32" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="105" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="34" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="506" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="512" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="344" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="2" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="524" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="541"><net_src comp="36" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="122" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="543"><net_src comp="2" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="544"><net_src comp="38" pin="0"/><net_sink comp="535" pin=3"/></net>

<net id="548"><net_src comp="535" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="545" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="524" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="524" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="549" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="555" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="524" pin="2"/><net_sink comp="560" pin=2"/></net>

<net id="572"><net_src comp="560" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="2" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="138" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="159" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="149" pin="4"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="149" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="40" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="134" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="134" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="2" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="171" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="347" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="608"><net_src comp="602" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="612"><net_src comp="344" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="628"><net_src comp="195" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="195" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="4" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="625" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="44" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="635" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="195" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="6" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="347" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="38" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="347" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="2" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="651" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="657" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="672"><net_src comp="207" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="663" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="673" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="669" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="694"><net_src comp="683" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="695"><net_src comp="686" pin="1"/><net_sink comp="689" pin=2"/></net>

<net id="699"><net_src comp="689" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="696" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="219" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="2" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="191" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="6" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="711" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="717" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="203" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="191" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="46" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="275" pin="4"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="179" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="275" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="6" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="749"><net_src comp="275" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="4" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="756"><net_src comp="745" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="252" pin="4"/><net_sink comp="751" pin=1"/></net>

<net id="758"><net_src comp="230" pin="4"/><net_sink comp="751" pin=2"/></net>

<net id="767"><net_src comp="230" pin="4"/><net_sink comp="762" pin=1"/></net>

<net id="768"><net_src comp="759" pin="1"/><net_sink comp="762" pin=2"/></net>

<net id="774"><net_src comp="759" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="775"><net_src comp="252" pin="4"/><net_sink comp="769" pin=2"/></net>

<net id="781"><net_src comp="241" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="263" pin="4"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="759" pin="1"/><net_sink comp="776" pin=2"/></net>

<net id="788"><net_src comp="762" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="793"><net_src comp="769" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="798"><net_src comp="776" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="803"><net_src comp="215" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="808"><net_src comp="179" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="46" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="813"><net_src comp="54" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="819"><net_src comp="58" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="825"><net_src comp="62" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="831"><net_src comp="367" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="839"><net_src comp="66" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="842"><net_src comp="836" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="846"><net_src comp="70" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="849"><net_src comp="843" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="853"><net_src comp="74" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="856"><net_src comp="850" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="860"><net_src comp="78" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="863"><net_src comp="857" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="867"><net_src comp="82" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="870"><net_src comp="864" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="874"><net_src comp="470" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="877"><net_src comp="871" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="884"><net_src comp="480" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="889"><net_src comp="98" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="894"><net_src comp="86" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="897"><net_src comp="891" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="901"><net_src comp="90" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="904"><net_src comp="898" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="908"><net_src comp="94" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="911"><net_src comp="905" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="915"><net_src comp="105" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="918"><net_src comp="912" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="922"><net_src comp="518" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="926"><net_src comp="524" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="934"><net_src comp="568" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="942"><net_src comp="579" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="947"><net_src comp="585" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="952"><net_src comp="596" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="957"><net_src comp="591" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="968"><net_src comp="641" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="973"><net_src comp="645" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="976"><net_src comp="970" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="980"><net_src comp="683" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="985"><net_src comp="686" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="993"><net_src comp="705" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="998"><net_src comp="721" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="1003"><net_src comp="727" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1011"><net_src comp="739" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1016"><net_src comp="751" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1018"><net_src comp="1013" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1019"><net_src comp="1013" pin="1"/><net_sink comp="333" pin=4"/></net>

<net id="1023"><net_src comp="799" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="1028"><net_src comp="804" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="183" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cubiecube_0_ep | {}
 - Input state : 
	Port: getUBtoDF : cubiecube_0_ep | {3 4 }
  - Chain level:
	State 1
	State 2
		indvarinc : 1
		edge3_0_1 : 1
		edge3_1_1 : 1
		edge3_2_1 : 1
		tmp_s : 1
		StgValue_63 : 2
		StgValue_64 : 2
		StgValue_65 : 2
		StgValue_66 : 2
		StgValue_72 : 1
		StgValue_73 : 1
		StgValue_74 : 2
		StgValue_75 : 2
		StgValue_76 : 2
	State 3
		n_assign_cast5 : 1
		exitcond : 1
		j_11 : 1
		StgValue_86 : 2
		tmp_267 : 1
		cubiecube_0_ep_addr : 2
		edge3_0 : 3
		StgValue_93 : 1
		StgValue_94 : 1
		StgValue_95 : 1
	State 4
		tmp_268 : 1
		tmp_269 : 1
		or_cond : 2
		StgValue_101 : 2
		x_4 : 1
		tmp_i : 2
		StgValue_105 : 3
		tmp_i_cast : 1
		tmp_363_i : 2
		k_assign_3 : 2
		p_k_i : 3
		tmp_364_i : 4
	State 5
		exitcond_i : 1
		StgValue_117 : 2
		s : 1
		i_23 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
		a_3 : 1
		tmp_280 : 1
		StgValue_164 : 2
		StgValue_166 : 2
		StgValue_170 : 2
		StgValue_174 : 2
	State 43
		j_1_cast : 1
		tmp_270 : 1
		StgValue_184 : 2
		tmp_275 : 2
		tmp_311_cast : 3
		cond : 1
		tmp : 1
		tmp_271 : 1
		tmp_272 : 1
		tmp_273 : 1
		tmp_279 : 2
		tmp_274 : 3
		StgValue_196 : 4
	State 44
		edge3_load_phi : 1
		tmp_314_cast : 2
		tmp_276 : 3
		k_3 : 1
		StgValue_204 : 4
		tmp_316_cast : 1
		tmp_278 : 2
	State 45
		exitcond1 : 1
		i_24 : 1
		StgValue_218 : 2
		cond_i : 1
		arr_load_phi_i : 2
		StgValue_221 : 1
		edge3_2_71 : 1
		edge3_1_72 : 1
		edge3_0_2 : 1
		StgValue_228 : 2
		StgValue_229 : 2
		StgValue_230 : 2
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   sdiv   |       grp_fu_591       |    0    |   394   |   238   |
|----------|------------------------|---------|---------|---------|
|          |    indvarinc_fu_367    |    0    |    0    |    10   |
|          |       j_11_fu_480      |    0    |    0    |    13   |
|          |       x_4_fu_524       |    0    |    0    |    39   |
|          |    tmp_364_i_fu_568    |    0    |    0    |    39   |
|          |       i_23_fu_585      |    0    |    0    |    39   |
|          |       j_12_fu_596      |    0    |    0    |    39   |
|          |       a_3_fu_602       |    0    |    0    |    39   |
|    add   |     tmp_275_fu_635     |    0    |    0    |    12   |
|          |     tmp_274_fu_677     |    0    |    0    |    23   |
|          |       k_3_fu_705       |    0    |    0    |    39   |
|          |     tmp_277_fu_711     |    0    |    0    |    10   |
|          |        j_fu_727        |    0    |    0    |    10   |
|          |       i_24_fu_739      |    0    |    0    |    10   |
|          |       b_3_fu_799       |    0    |    0    |    39   |
|          | indvars_iv_next_fu_804 |    0    |    0    |    10   |
|----------|------------------------|---------|---------|---------|
|          |      tmp_s_fu_415      |    0    |    0    |    8    |
|          |     exitcond_fu_474    |    0    |    0    |    9    |
|          |     tmp_268_fu_506     |    0    |    0    |    9    |
|          |     tmp_269_fu_512     |    0    |    0    |    9    |
|          |      tmp_i_fu_530      |    0    |    0    |    18   |
|   icmp   |    tmp_363_i_fu_549    |    0    |    0    |    18   |
|          |    exitcond_i_fu_574   |    0    |    0    |    18   |
|          |     tmp_270_fu_629     |    0    |    0    |    8    |
|          |       cond_fu_645      |    0    |    0    |    8    |
|          |     tmp_276_fu_700     |    0    |    0    |    9    |
|          |    exitcond1_fu_733    |    0    |    0    |    8    |
|          |      cond_i_fu_745     |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|    sub   |    k_assign_3_fu_555   |    0    |    0    |    39   |
|          |     tmp_272_fu_663     |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|          |    edge3_0_1_fu_373    |    0    |    0    |    21   |
|    mux   |    edge3_1_1_fu_387    |    0    |    0    |    21   |
|          |    edge3_2_1_fu_401    |    0    |    0    |    21   |
|----------|------------------------|---------|---------|---------|
|          |      p_k_i_fu_560      |    0    |    0    |    32   |
|          |  edge3_load_phi_fu_689 |    0    |    0    |    4    |
|  select  |  arr_load_phi_i_fu_751 |    0    |    0    |    4    |
|          |    edge3_2_71_fu_762   |    0    |    0    |    4    |
|          |    edge3_1_72_fu_769   |    0    |    0    |    4    |
|          |    edge3_0_2_fu_776    |    0    |    0    |    4    |
|----------|------------------------|---------|---------|---------|
|    mul   |        s_fu_579        |    3    |    0    |    20   |
|          |     tmp_278_fu_721     |    3    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|    and   |     or_cond_fu_518     |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |  n_assign_cast5_fu_470 |    0    |    0    |    0    |
|          |     tmp_267_fu_486     |    0    |    0    |    0    |
|          |    tmp_i_cast_fu_545   |    0    |    0    |    0    |
|   zext   |     j_1_cast_fu_625    |    0    |    0    |    0    |
|          |   tmp_311_cast_fu_641  |    0    |    0    |    0    |
|          |   tmp_314_cast_fu_696  |    0    |    0    |    0    |
|          |   tmp_316_cast_fu_717  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect| p_lshr_f_i_cast_fu_535 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     tmp_280_fu_609     |    0    |    0    |    0    |
|   trunc  |     tmp_273_fu_669     |    0    |    0    |    0    |
|          |     tmp_279_fu_673     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    shl   |       tmp_fu_651       |    0    |    0    |    0    |
|          |     tmp_271_fu_657     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    6    |   394   |   974   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|         a_reg_857         |   32   |
|     arr1_i_be_reg_314     |    4   |
|       arr1_i_reg_249      |    4   |
|     arr2_i_be_reg_282     |    4   |
|       arr2_i_reg_227      |    4   |
|      arr_i_be_reg_329     |    4   |
|       arr_i_reg_259       |    4   |
|  arr_load_phi_i_reg_1013  |    4   |
|        b_3_reg_1020       |   32   |
|         b_reg_203         |   32   |
|        cond_reg_970       |    1   |
|cubiecube_0_ep_addr_reg_886|    4   |
|      edge3_0_reg_912      |    4   |
|   edge3_1_3_load_reg_977  |    4   |
|     edge3_1_3_reg_898     |    4   |
|      edge3_1_reg_816      |    4   |
|     edge3_2_6_reg_836     |    4   |
|     edge3_2_7_reg_843     |    4   |
|     edge3_2_8_reg_850     |    4   |
|   edge3_2_9_load_reg_982  |    4   |
|     edge3_2_9_reg_905     |    4   |
|      edge3_2_reg_822      |    4   |
|       edge3_reg_810       |    4   |
|        i_23_reg_944       |   32   |
|       i_24_reg_1008       |    2   |
|        i_i1_reg_271       |    2   |
|        i_i_reg_146        |   32   |
|         i_reg_122         |    4   |
|     indvarinc_reg_828     |    2   |
|  indvars_iv_next_reg_1025 |    2   |
|     indvars_iv_reg_179    |    2   |
|       invdar_reg_111      |    2   |
|        j_11_reg_881       |    4   |
|        j_12_reg_949       |   32   |
|        j_i_reg_134        |   32   |
|         j_reg_1000        |    2   |
|        k_3_reg_990        |   32   |
|         k_reg_215         |   32   |
|   n_assign_cast5_reg_871  |   32   |
|      or_cond_reg_919      |    1   |
|       p_0_i_reg_167       |   32   |
|      r_assign_reg_191     |    2   |
|        s_4_reg_954        |   32   |
|        s_i_reg_155        |   32   |
|         s_reg_939         |   32   |
|        temp_reg_891       |    4   |
|      tmp_278_reg_995      |   32   |
|    tmp_311_cast_reg_965   |    5   |
|     tmp_364_i_reg_931     |   32   |
|  write_flag_i_be_reg_297  |    1   |
|    write_flag_i_reg_237   |    1   |
|        x_4_reg_923        |   32   |
|         x_reg_864         |   32   |
+---------------------------+--------+
|           Total           |   689  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_105    |  p0  |   2  |   4  |    8   ||    9    |
|        i_reg_122        |  p0  |   2  |   4  |    8   ||    9    |
|       j_i_reg_134       |  p0  |   2  |  32  |   64   ||    9    |
|       s_i_reg_155       |  p0  |   2  |  32  |   64   ||    9    |
|    indvars_iv_reg_179   |  p0  |   2  |   2  |    4   ||    9    |
|     r_assign_reg_191    |  p0  |   2  |   2  |    4   ||    9    |
|        b_reg_203        |  p0  |   2  |  32  |   64   ||    9    |
|        k_reg_215        |  p0  |   2  |  32  |   64   ||    9    |
|   write_flag_i_reg_237  |  p0  |   2  |   1  |    2   ||    9    |
|      arr_i_reg_259      |  p0  |   2  |   4  |    8   ||    9    |
| write_flag_i_be_reg_297 |  p0  |   2  |   1  |    2   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   292  ||  19.459 ||    99   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   394  |   974  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   99   |
|  Register |    -   |    -   |   689  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   19   |  1083  |  1073  |
+-----------+--------+--------+--------+--------+
