/home/arslan/Downloads/OpenFPGA/build/openfpga/openfpga -batch -f and2_run.openfpga
Reading script file and2_run.openfpga...

            ___                   _____ ____   ____    _     
           / _ \ _ __   ___ _ __ |  ___|  _ \ / ___|  / \    
          | | | | '_ \ / _ \ '_ \| |_  | |_) | |  _  / _ \   
          | |_| | |_) |  __/ | | |  _| |  __/| |_| |/ ___ \  
           \___/| .__/ \___|_| |_|_|   |_|    \____/_/   \_\ 
                |_|                                          

               OpenFPGA: An Open-source FPGA IP Generator
                     Versatile Place and Route (VPR)
                           FPGA-Verilog
                           FPGA-SPICE
                           FPGA-SDC
                           FPGA-Bitstream

             This is a free software under the MIT License

             Copyright (c) 2018 LNIS - The University of Utah

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.



Command line to execute: vpr /home/arslan/Downloads/OpenFPGA/power_tests/power/run002/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm/and2/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm.xml and2.blif  --clock_modeling route
VPR FPGA Placement and Routing.
Version: 8.1.0-dev+9e53e9a0a
Revision: v8.0.0-7093-g9e53e9a0a
Compiled: 2023-03-22T18:43:34
Compiler: GNU 11.3.0 on Linux-5.19.0-35-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/arslan/Downloads/OpenFPGA/power_tests/power/run002/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm/and2/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm.xml and2.blif --clock_modeling route


Architecture file: /home/arslan/Downloads/OpenFPGA/power_tests/power/run002/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm/and2/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm.xml
Circuit name: and2

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'frac_lut6' input port 'in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'frac_lut6' output port 'lut6_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 5: Model 'frac_lut6' output port 'lut5_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'frac_lut6' output port 'lut4_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'frac_logic[default]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.00 seconds (max_rss 18.2 MiB, delta_rss +1.5 MiB)

Timing analysis: ON
Circuit netlist file: and2.net
Circuit placement file: and2.place
Circuit routing file: and2.route
Circuit SDC file: and2.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: NO_FIXED_CHANNEL_WIDTH
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 0.04 seconds (max_rss 21.8 MiB, delta_rss +3.5 MiB)
Circuit file: and2.blif
# Load circuit
# Load circuit took 0.00 seconds (max_rss 22.1 MiB, delta_rss +0.2 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 22.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 22.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 22.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 4
    .input :       2
    .output:       1
    6-LUT  :       1
  Nets  : 3
    Avg Fanout:     1.0
    Max Fanout:     1.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 6
  Timing Graph Edges: 5
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 22.2 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'and2.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 22.4 MiB, delta_rss +0.1 MiB)
# Packing
Begin packing 'and2.blif'.

After removing unused inputs...
	total blocks: 4, total nets: 3, total inputs: 2, total outputs: 1
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 memory:1,1 mult_36:1,1
Packing with high fanout thresholds: io:128 clb:32 memory:128 mult_36:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 1
  LEs used for logic and registers    : 0
  LEs used for logic only             : 1
  LEs used for registers only         : 0

Incr Slack updates 1 in 4.568e-06 sec
Full Max Req/Worst Slack updates 1 in 2.929e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.498e-06 sec
FPGA sized to 3 x 3 (auto)
Device Utilization: 0.15 (target 1.00)
	Block Utilization: 0.09 Type: io
	Block Utilization: 1.00 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          3                               0.333333                     0.666667   
       clb          1                                      2                            1   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 0 out of 3 nets, 3 nets not absorbed.

Netlist conversion complete.

# Packing took 0.00 seconds (max_rss 22.6 MiB, delta_rss +0.2 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'and2.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.040612 seconds).
Warning 7: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.04 seconds (max_rss 60.8 MiB, delta_rss +38.1 MiB)
Warning 8: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 3
Netlist num_blocks: 4
Netlist EMPTY blocks: 0.
Netlist io blocks: 3.
Netlist clb blocks: 1.
Netlist mult_36 blocks: 0.
Netlist memory blocks: 0.
Netlist inputs pins: 2
Netlist output pins: 1

Pb types usage...
  io         : 3
   inpad     : 2
   outpad    : 1
  clb        : 1
   fle       : 1
    ble5     : 1
     lut5    : 1
      lut    : 1

# Create Device
## Build Device Grid
FPGA sized to 3 x 3: 9 grid tiles (auto)

Resource usage...
	Netlist
		3	blocks of type: io
	Architecture
		32	blocks of type: io
	Netlist
		1	blocks of type: clb
	Architecture
		1	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		0	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		0	blocks of type: memory

Device Utilization: 0.15 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.09 Logical Block: io
	Physical Tile clb:
	Block Utilization: 1.00 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
Warning 9: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 100
Y-direction routing channel width is 100
## Build tileable routing resource graph took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 615
  RR Graph Edges: 2321
# Create Device took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 10: Found no more sample locations for SOURCE in clb
Warning 11: Found no more sample locations for OPIN in clb
Warning 12: Found no sample locations for SOURCE in memory
Warning 13: Found no sample locations for OPIN in memory
Warning 14: Found no sample locations for SOURCE in mult_36
Warning 15: Found no sample locations for OPIN in mult_36
## Computing src/opin lookahead took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
Warning 16: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 64
Y-direction routing channel width is 64
## Build tileable routing resource graph took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 471
  RR Graph Edges: 1643
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 17: Found no more sample locations for SOURCE in clb
Warning 18: Found no more sample locations for OPIN in clb
Warning 19: Found no sample locations for SOURCE in memory
Warning 20: Found no sample locations for OPIN in memory
Warning 21: Found no sample locations for SOURCE in mult_36
Warning 22: Found no sample locations for OPIN in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
## Computing delta delays
Warning 23: No routing path for connection to sink_rr 40, retrying with full device bounding box
Cannot route from io[0].inpad[0] (RR node: 32 class: 1 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:32 (0,1)) to io[0].outpad[0] (RR node: 40 class: 0 capacity: 1 fan-in: 1 fan-out: 0 SINK:40 (0,1)) -- no possible path
Warning 24: No routing path for connection to sink_rr 159, retrying with full device bounding box
Cannot route from io[0].inpad[0] (RR node: 32 class: 1 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:32 (0,1)) to io[0].outpad[0] (RR node: 159 class: 0 capacity: 1 fan-in: 1 fan-out: 0 SINK:159 (2,1)) -- no possible path
Warning 25: No routing path for connection to sink_rr 191, retrying with full device bounding box
Cannot route from io[0].inpad[0] (RR node: 0 class: 1 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:0 (1,0)) to io[0].outpad[0] (RR node: 191 class: 0 capacity: 1 fan-in: 1 fan-out: 0 SINK:191 (1,2)) -- no possible path
Warning 26: No routing path for connection to sink_rr 191, retrying with full device bounding box
Cannot route from clb[0].O[0] (RR node: 64 class: 2 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:64 (1,1)) to io[0].outpad[0] (RR node: 191 class: 0 capacity: 1 fan-in: 1 fan-out: 0 SINK:191 (1,2)) -- no possible path
Warning 27: No routing path for connection to sink_rr 191, retrying with full device bounding box
Cannot route from clb[0].O[0] (RR node: 64 class: 2 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:64 (1,1)) to io[0].outpad[0] (RR node: 191 class: 0 capacity: 1 fan-in: 1 fan-out: 0 SINK:191 (1,2)) -- no possible path
## Computing delta delays took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)

There are 3 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 6

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 0.09375 td_cost: 4.10312e-10
Initial placement estimated Critical Path Delay (CPD): 0.685666 ns
Initial placement estimated setup Total Negative Slack (sTNS): -0.685666 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -0.685666 ns

Initial placement estimated setup slack histogram:
[ -6.9e-10: -6.9e-10) 1 (100.0%) |**************************************************
[ -6.9e-10: -6.9e-10) 0 (  0.0%) |
[ -6.9e-10: -6.9e-10) 0 (  0.0%) |
[ -6.9e-10: -6.9e-10) 0 (  0.0%) |
[ -6.9e-10: -6.9e-10) 0 (  0.0%) |
[ -6.9e-10: -6.9e-10) 0 (  0.0%) |
[ -6.9e-10: -6.9e-10) 0 (  0.0%) |
[ -6.9e-10: -6.9e-10) 0 (  0.0%) |
[ -6.9e-10: -6.9e-10) 0 (  0.0%) |
[ -6.9e-10: -6.9e-10) 0 (  0.0%) |
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 3
Warning 28: Starting t: 1 of 3 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 0.0e+00   1.000       0.09 4.1031e-10   0.686     -0.686   -0.686   1.000  0.0000    2.0     1.00         3  0.200
   2    0.0 0.0e+00   1.000       0.09 4.1031e-10   0.686     -0.686   -0.686   0.667  0.0000    2.0     1.00         6  0.500
## Placement Quench took 0.00 seconds (max_rss 61.1 MiB)
post-quench CPD = 0.685666 (ns) 

BB estimate of min-dist (placement) wire length: 6

Completed placement consistency check successfully.

Swaps called: 9

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 0.685666 ns, Fmax: 1458.44 MHz
Placement estimated setup Worst Negative Slack (sWNS): -0.685666 ns
Placement estimated setup Total Negative Slack (sTNS): -0.685666 ns

Placement estimated setup slack histogram:
[ -6.9e-10: -6.9e-10) 1 (100.0%) |**************************************************
[ -6.9e-10: -6.9e-10) 0 (  0.0%) |
[ -6.9e-10: -6.9e-10) 0 (  0.0%) |
[ -6.9e-10: -6.9e-10) 0 (  0.0%) |
[ -6.9e-10: -6.9e-10) 0 (  0.0%) |
[ -6.9e-10: -6.9e-10) 0 (  0.0%) |
[ -6.9e-10: -6.9e-10) 0 (  0.0%) |
[ -6.9e-10: -6.9e-10) 0 (  0.0%) |
[ -6.9e-10: -6.9e-10) 0 (  0.0%) |
[ -6.9e-10: -6.9e-10) 0 (  0.0%) |

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 0.09375, td_cost: 4.10312e-10, 

Placement resource usage:
  io  implemented as io : 3
  clb implemented as clb: 1

Placement number of temperatures: 2
Placement total # of swap attempts: 9
	Swaps accepted: 6 (66.7 %)
	Swaps rejected: 3 (33.3 %)
	Swaps aborted : 0 ( 0.0 %)


Percentage of different move types:
	Uniform move: 33.33 % (acc=33.33 %, rej=66.67 %, aborted=0.00 %)
	Median move: 11.11 % (acc=100.00 %, rej=0.00 %, aborted=0.00 %)
	W. Centroid move: 11.11 % (acc=100.00 %, rej=0.00 %, aborted=0.00 %)
	Centroid move: 33.33 % (acc=66.67 %, rej=33.33 %, aborted=0.00 %)
	Crit. Uniform move: 11.11 % (acc=100.00 %, rej=0.00 %, aborted=0.00 %)

Placement Quench timing analysis took 1.27e-05 seconds (4.309e-06 STA, 8.391e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 7.4369e-05 seconds (3.4729e-05 STA, 3.964e-05 slack) (4 full updates: 4 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)

# Routing
Initializing minimum channel width search based on maximum CLB pins

Attempting to route at 64 channels (binary search bounds: [-1, -1])
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 29: No routing path for connection to sink_rr 12, retrying with full device bounding box
Cannot route from clb[0].O[19] (RR node: 83 class: 21 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:83 (1,1)) to io[4].outpad[0] (RR node: 12 class: 8 capacity: 1 fan-in: 1 fan-out: 0 SINK:12 (1,0)) -- no possible path
Failed to route connection from 'c' to 'out:c' for net 'c' (#2)
Routing failed for net 2

Attempting to route at 128 channels (binary search bounds: [64, -1])
Warning 30: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 128
Y-direction routing channel width is 128
## Build tileable routing resource graph took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 727
  RR Graph Edges: 3021
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 31: Found no more sample locations for SOURCE in clb
Warning 32: Found no more sample locations for OPIN in clb
Warning 33: Found no sample locations for SOURCE in memory
Warning 34: Found no sample locations for OPIN in memory
Warning 35: Found no sample locations for SOURCE in mult_36
Warning 36: Found no sample locations for OPIN in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 37: No routing path for connection to sink_rr 12, retrying with full device bounding box
Cannot route from clb[0].O[19] (RR node: 83 class: 21 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:83 (1,1)) to io[4].outpad[0] (RR node: 12 class: 8 capacity: 1 fan-in: 1 fan-out: 0 SINK:12 (1,0)) -- no possible path
Failed to route connection from 'c' to 'out:c' for net 'c' (#2)
Routing failed for net 2

Attempting to route at 256 channels (binary search bounds: [128, -1])
Warning 38: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 256
Y-direction routing channel width is 256
## Build tileable routing resource graph took 0.01 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1239
  RR Graph Edges: 5907
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 39: Found no more sample locations for SOURCE in clb
Warning 40: Found no more sample locations for OPIN in clb
Warning 41: Found no sample locations for SOURCE in memory
Warning 42: Found no sample locations for OPIN in memory
Warning 43: Found no sample locations for SOURCE in mult_36
Warning 44: Found no sample locations for OPIN in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 45: No routing path for connection to sink_rr 12, retrying with full device bounding box
Cannot route from clb[0].O[19] (RR node: 83 class: 21 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:83 (1,1)) to io[4].outpad[0] (RR node: 12 class: 8 capacity: 1 fan-in: 1 fan-out: 0 SINK:12 (1,0)) -- no possible path
Failed to route connection from 'c' to 'out:c' for net 'c' (#2)
Routing failed for net 2

Attempting to route at 512 channels (binary search bounds: [256, -1])
Warning 46: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 512
Y-direction routing channel width is 512
## Build tileable routing resource graph took 0.01 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 2263
  RR Graph Edges: 11421
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 47: Found no more sample locations for SOURCE in clb
Warning 48: Found no more sample locations for OPIN in clb
Warning 49: Found no sample locations for SOURCE in memory
Warning 50: Found no sample locations for OPIN in memory
Warning 51: Found no sample locations for SOURCE in mult_36
Warning 52: Found no sample locations for OPIN in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 53: No routing path for connection to sink_rr 12, retrying with full device bounding box
Cannot route from clb[0].O[19] (RR node: 83 class: 21 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:83 (1,1)) to io[4].outpad[0] (RR node: 12 class: 8 capacity: 1 fan-in: 1 fan-out: 0 SINK:12 (1,0)) -- no possible path
Failed to route connection from 'c' to 'out:c' for net 'c' (#2)
Routing failed for net 2

Attempting to route at 1024 channels (binary search bounds: [512, -1])
# Routing took 0.03 seconds (max_rss 61.1 MiB, delta_rss +0.0 MiB)
Incr Slack updates 4 in 1.4465e-05 sec
Full Max Req/Worst Slack updates 2 in 6.537e-06 sec
Incr Max Req/Worst Slack updates 2 in 5.507e-06 sec
Incr Criticality updates 1 in 3.192e-06 sec
Full Criticality updates 3 in 9.916e-06 sec
The entire flow of VPR took 0.21 seconds (max_rss 61.1 MiB)
Fatal error occurred!
OpenFPGA Abort


Finish execution with 2 errors

The entire OpenFPGA flow took 0.202452 seconds

Thank you for using OpenFPGA!
Incr Slack updates 4 in 1.3713e-05 sec
Full Max Req/Worst Slack updates 1 in 3.079e-06 sec
Incr Max Req/Worst Slack updates 3 in 7.452e-06 sec
Incr Criticality updates 3 in 8.002e-06 sec
Full Criticality updates 1 in 3.572e-06 sec
Error 1: 
Type: Routing
File: /home/arslan/Downloads/OpenFPGA/vtr-verilog-to-routing/vpr/src/base/place_and_route.cpp
Line: 170
Message: This circuit requires a channel width above 1000, probably is not going to route.
Aborting routing procedure.

Error 2: Command 'vpr' execution has fatal errors
1