Source Block: hdl/projects/ad9625x2_fmc/vc707/system_top.v@232:242@HdlIdDef
  inout             arst_0;

  // internal registers

  reg               dma_wr = 'd0;
  reg               dma_sync = 'd0;
  reg     [511:0]   dma_data = 'd0;

  // internal signals

  wire    [ 18:0]   gpio_i;

Diff Content:
- 237   reg               dma_sync = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/projects/ad9671_fmc/zc706/system_top.v@172:182
  inout           prcq_sdo;

  // internal registers

  reg             dma_wr = 'd0;
  reg             dma_sync = 'd0;
  reg    [127:0]  dma_data = 'd0;

  // internal signals

  wire    [ 2:0]  spi_csn;

Clone Blocks 2:
hdl/projects/ad9625x2_fmc/vc707/system_top.v@233:243

  // internal registers

  reg               dma_wr = 'd0;
  reg               dma_sync = 'd0;
  reg     [511:0]   dma_data = 'd0;

  // internal signals

  wire    [ 18:0]   gpio_i;
  wire    [ 18:0]   gpio_o;

Clone Blocks 3:
hdl/projects/ad9625x2_fmc/vc707/system_top.v@231:241
  inout             drst_0;
  inout             arst_0;

  // internal registers

  reg               dma_wr = 'd0;
  reg               dma_sync = 'd0;
  reg     [511:0]   dma_data = 'd0;

  // internal signals


