	component my_nios is
		port (
			clk_clk             : in    std_logic                     := 'X';             -- clk
			i2c_sda_in          : in    std_logic                     := 'X';             -- sda_in
			i2c_scl_in          : in    std_logic                     := 'X';             -- scl_in
			i2c_sda_oe          : out   std_logic;                                        -- sda_oe
			i2c_scl_oe          : out   std_logic;                                        -- scl_oe
			pio0_export         : out   std_logic_vector(7 downto 0);                     -- export
			pio1_export         : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			reset_reset_n       : in    std_logic                     := 'X';             -- reset_n
			reset_request_reset : out   std_logic;                                        -- reset
			sdram_addr          : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_ba            : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n         : out   std_logic;                                        -- cas_n
			sdram_cke           : out   std_logic;                                        -- cke
			sdram_cs_n          : out   std_logic;                                        -- cs_n
			sdram_dq            : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_dqm           : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_ras_n         : out   std_logic;                                        -- ras_n
			sdram_we_n          : out   std_logic;                                        -- we_n
			spi_MISO            : in    std_logic                     := 'X';             -- MISO
			spi_MOSI            : out   std_logic;                                        -- MOSI
			spi_SCLK            : out   std_logic;                                        -- SCLK
			spi_SS_n            : out   std_logic                                         -- SS_n
		);
	end component my_nios;

