<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `bcm2711_pac/src/spi.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>spi.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script defer src="../../source-script.js"></script><script defer src="../../source-files.js"></script><script defer src="../../main.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../bcm2711_pac/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a><h2 class="location"></h2></nav><nav class="sidebar"><a class="sidebar-logo" href="../../bcm2711_pac/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../bcm2711_pac/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
</pre><pre class="rust"><code><span class="doccomment">//! [BCM2711 SPI][1]</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! [1]: https://datasheets.raspberrypi.com/bcm2711/bcm2711-peripherals.pdf#%5B%7B%22num%22%3A136%2C%22gen%22%3A0%7D%2C%7B%22name%22%3A%22XYZ%22%7D%2C115%2C841.89%2Cnull%5D</span>
<span class="kw">use</span> <span class="ident">tock_registers</span>::{<span class="ident">register_bitfields</span>, <span class="ident">register_structs</span>, <span class="ident">registers::ReadWrite</span>};

<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::Vpa</span>;

<span class="doccomment">/// The base address of the SPI0 instance of [the SPI register block](Registers).</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">BASE_SPI0</span>: <span class="ident">Vpa</span> <span class="op">=</span> <span class="ident">Vpa</span>(<span class="number">0x4_7e20_4000</span>);
<span class="doccomment">/// The base address of the SPI3 instance of [the SPI register block](Registers).</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">BASE_SPI3</span>: <span class="ident">Vpa</span> <span class="op">=</span> <span class="ident">Vpa</span>(<span class="number">0x4_7e20_4600</span>);
<span class="doccomment">/// The base address of the SPI4 instance of [the SPI register block](Registers).</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">BASE_SPI4</span>: <span class="ident">Vpa</span> <span class="op">=</span> <span class="ident">Vpa</span>(<span class="number">0x4_7e20_4800</span>);
<span class="doccomment">/// The base address of the SPI5 instance of [the SPI register block](Registers).</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">BASE_SPI5</span>: <span class="ident">Vpa</span> <span class="op">=</span> <span class="ident">Vpa</span>(<span class="number">0x4_7e20_4a00</span>);
<span class="doccomment">/// The base address of the SPI6 instance of [the SPI register block](Registers).</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">BASE_SPI6</span>: <span class="ident">Vpa</span> <span class="op">=</span> <span class="ident">Vpa</span>(<span class="number">0x4_7e20_4c00</span>);

<span class="macro">register_structs!</span> {
    <span class="kw">pub</span> <span class="ident">Registers</span> {
        <span class="doccomment">/// SPI master control and status</span>
        (<span class="number">0x00</span> =&gt; <span class="kw">pub</span> <span class="ident">cs</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">CS::Register</span><span class="op">&gt;</span>),
        <span class="doccomment">/// SPI master TX and RX FIFOs</span>
        (<span class="number">0x04</span> =&gt; <span class="kw">pub</span> <span class="ident">fifo</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FIFO::Register</span><span class="op">&gt;</span>),
        <span class="doccomment">/// SPI master clock divider</span>
        (<span class="number">0x08</span> =&gt; <span class="kw">pub</span> <span class="ident">clk</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">CLK::Register</span><span class="op">&gt;</span>),
        <span class="doccomment">/// SPI master data length</span>
        (<span class="number">0x0c</span> =&gt; <span class="kw">pub</span> <span class="ident">dlen</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">DLEN::Register</span><span class="op">&gt;</span>),
        <span class="doccomment">/// SPI LoSSI mode TOH</span>
        (<span class="number">0x10</span> =&gt; <span class="kw">pub</span> <span class="ident">ltoh</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">LTOH::Register</span><span class="op">&gt;</span>),
        <span class="doccomment">/// SPI DMA DREQ controls</span>
        (<span class="number">0x14</span> =&gt; <span class="kw">pub</span> <span class="ident">dc</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">DC::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x18</span> =&gt; @<span class="ident">END</span>),
    }
}

<span class="macro">register_bitfields!</span> {<span class="ident">u32</span>,
    <span class="kw">pub</span> <span class="ident">CS</span> [
        <span class="doccomment">/// Chip select</span>
        <span class="ident">CS</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">2</span>) [
            <span class="ident">ChipSelect0</span> <span class="op">=</span> <span class="number">0b00</span>,
            <span class="ident">ChipSelect1</span> <span class="op">=</span> <span class="number">0b01</span>,
            <span class="ident">ChipSelect2</span> <span class="op">=</span> <span class="number">0b10</span>,
        ],
        <span class="doccomment">/// Clock phase</span>
        <span class="ident">CPHA</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">FirstSclkTransitionAtMiddleOfDataBit</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">FirstSclkTransitionAtBeginningOFDataBit</span> <span class="op">=</span> <span class="number">1</span>,
        ],
        <span class="doccomment">/// Clock polarity</span>
        <span class="ident">CPOL</span> <span class="ident">OFFSET</span>(<span class="number">3</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">RestStateIsLow</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">RestStateIsHigh</span> <span class="op">=</span> <span class="number">1</span>,
        ],
        <span class="doccomment">/// TX FIFO clear</span>
        <span class="ident">CLEAR_TX</span> <span class="ident">OFFSET</span>(<span class="number">4</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// RX FIFO clear</span>
        <span class="ident">CLEAR_RX</span> <span class="ident">OFFSET</span>(<span class="number">5</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Chip select polarity</span>
        <span class="ident">CSPOL</span> <span class="ident">OFFSET</span>(<span class="number">6</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">ActiveLow</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">ActiveHigh</span> <span class="op">=</span> <span class="number">1</span>,
        ],
        <span class="doccomment">/// Transfer active</span>
        <span class="ident">TA</span> <span class="ident">OFFSET</span>(<span class="number">7</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// DMA enable</span>
        <span class="ident">DMAEN</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Interrupt on done</span>
        <span class="ident">INTD</span> <span class="ident">OFFSET</span>(<span class="number">9</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Interrupt on RXR</span>
        <span class="ident">INTR</span> <span class="ident">OFFSET</span>(<span class="number">10</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Automatically de-assert chip select</span>
        <span class="ident">ADCS</span> <span class="ident">OFFSET</span>(<span class="number">11</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Read enable</span>
        <span class="ident">REN</span> <span class="ident">OFFSET</span>(<span class="number">12</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// LoSSI enable</span>
        <span class="ident">LEN</span> <span class="ident">OFFSET</span>(<span class="number">13</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">Spi</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Lossi</span> <span class="op">=</span> <span class="number">1</span>,
        ],
        <span class="doccomment">/// Unused</span>
        <span class="ident">LMONO</span> <span class="ident">OFFSET</span>(<span class="number">14</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Unused</span>
        <span class="ident">TE_EN</span> <span class="ident">OFFSET</span>(<span class="number">15</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Transfer done</span>
        <span class="ident">DONE</span> <span class="ident">OFFSET</span>(<span class="number">16</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// RX FIFO contains data</span>
        <span class="ident">RXD</span> <span class="ident">OFFSET</span>(<span class="number">17</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// TX FIFO can accept data</span>
        <span class="ident">TXD</span> <span class="ident">OFFSET</span>(<span class="number">18</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// RX FIFO needs reading</span>
        <span class="ident">RXR</span> <span class="ident">OFFSET</span>(<span class="number">19</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// RX FIFO full</span>
        <span class="ident">RXF</span> <span class="ident">OFFSET</span>(<span class="number">20</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Chip select 0 polarity</span>
        <span class="ident">CSPOL0</span> <span class="ident">OFFSET</span>(<span class="number">21</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">ActiveLow</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">ActiveHigh</span> <span class="op">=</span> <span class="number">1</span>,
        ],
        <span class="doccomment">/// Chip select 1 polarity</span>
        <span class="ident">CSPOL1</span> <span class="ident">OFFSET</span>(<span class="number">22</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">ActiveLow</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">ActiveHigh</span> <span class="op">=</span> <span class="number">1</span>,
        ],
        <span class="doccomment">/// Chip select 2 polarity</span>
        <span class="ident">CSPOL2</span> <span class="ident">OFFSET</span>(<span class="number">23</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">ActiveLow</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">ActiveHigh</span> <span class="op">=</span> <span class="number">1</span>,
        ],
        <span class="doccomment">/// Enable DMA mode in LoSSI mode</span>
        <span class="ident">DMA_LEN</span> <span class="ident">OFFSET</span>(<span class="number">24</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Enable long data word in LoSSI mode if `DMA_LEN` is set</span>
        <span class="ident">LEN_LONG</span> <span class="ident">OFFSET</span>(<span class="number">25</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
    ]
}

<span class="macro">register_bitfields!</span> {<span class="ident">u32</span>,
    <span class="kw">pub</span> <span class="ident">FIFO</span> [
        <span class="doccomment">/// Read from RX FIFO or write to TX FIFO</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// *DMA Mode (`DMAEN` set):* If `TA` is clear, the first 32-bit write</span>
        <span class="doccomment">/// to this register will control `SPIDLEN` and `SPICS`. Subsequent</span>
        <span class="doccomment">/// reads and writes will be taken as four-byte data words to be read</span>
        <span class="doccomment">/// or written to the FIFOs.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// *Poll/Interrupt Mode (`DMAEN` clear, `TA` set):* Writes to the</span>
        <span class="doccomment">/// register write bytes to the TX FIFO. Reads from the register read</span>
        <span class="doccomment">/// bytes from the RX FIFO.</span>
        <span class="ident">DATA</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">32</span>) [],
    ]
}

<span class="macro">register_bitfields!</span> {<span class="ident">u32</span>,
    <span class="kw">pub</span> <span class="ident">CLK</span> [
        <span class="doccomment">/// Clock divider</span>
        <span class="ident">CDIV</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">16</span>) [],
    ]
}

<span class="macro">register_bitfields!</span> {<span class="ident">u32</span>,
    <span class="kw">pub</span> <span class="ident">DLEN</span> [
        <span class="doccomment">/// Data length: The number of bytes to transfer.</span>
        <span class="ident">LEN</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">16</span>) [],
    ]
}

<span class="macro">register_bitfields!</span> {<span class="ident">u32</span>,
    <span class="kw">pub</span> <span class="ident">LTOH</span> [
        <span class="doccomment">/// This sets the Output Hold delay in APB clocks. A value of `0` causes</span>
        <span class="doccomment">/// a one-clock delay.</span>
        <span class="ident">TOH</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">4</span>) [],
    ]
}

<span class="macro">register_bitfields!</span> {<span class="ident">u32</span>,
    <span class="kw">pub</span> <span class="ident">DC</span> [
        <span class="doccomment">/// DMA write request threshold</span>
        <span class="ident">TDREQ</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) [],
        <span class="doccomment">/// DMA write panic threshold</span>
        <span class="ident">TPANIC</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) [],
        <span class="doccomment">/// DMA read request threshold</span>
        <span class="ident">RDREQ</span> <span class="ident">OFFSET</span>(<span class="number">16</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) [],
        <span class="doccomment">/// DMA read panic threshold</span>
        <span class="ident">RPANIC</span> <span class="ident">OFFSET</span>(<span class="number">24</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) [],
    ]
}
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="bcm2711_pac" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.65.0-nightly (20ffea693 2022-08-11)" ></div></body></html>