// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myFuncAccel,hls_ip_2018_3,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=16034,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=8,HLS_SYN_FF=3246,HLS_SYN_LUT=2404,HLS_VERSION=2018_3}" *)

module myFuncAccel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        size,
        dim,
        threshold,
        data0_req_din,
        data0_req_full_n,
        data0_req_write,
        data0_rsp_empty_n,
        data0_rsp_read,
        data0_address,
        data0_datain,
        data0_dataout,
        data0_size,
        data1_req_din,
        data1_req_full_n,
        data1_req_write,
        data1_rsp_empty_n,
        data1_rsp_read,
        data1_address,
        data1_datain,
        data1_dataout,
        data1_size,
        data2_req_din,
        data2_req_full_n,
        data2_req_write,
        data2_rsp_empty_n,
        data2_rsp_read,
        data2_address,
        data2_datain,
        data2_dataout,
        data2_size
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_pp0_stage0 = 18'd2;
parameter    ap_ST_fsm_pp0_stage1 = 18'd4;
parameter    ap_ST_fsm_pp0_stage2 = 18'd8;
parameter    ap_ST_fsm_pp0_stage3 = 18'd16;
parameter    ap_ST_fsm_pp0_stage4 = 18'd32;
parameter    ap_ST_fsm_pp0_stage5 = 18'd64;
parameter    ap_ST_fsm_pp0_stage6 = 18'd128;
parameter    ap_ST_fsm_pp0_stage7 = 18'd256;
parameter    ap_ST_fsm_pp0_stage8 = 18'd512;
parameter    ap_ST_fsm_pp0_stage9 = 18'd1024;
parameter    ap_ST_fsm_pp0_stage10 = 18'd2048;
parameter    ap_ST_fsm_pp0_stage11 = 18'd4096;
parameter    ap_ST_fsm_pp0_stage12 = 18'd8192;
parameter    ap_ST_fsm_pp0_stage13 = 18'd16384;
parameter    ap_ST_fsm_pp0_stage14 = 18'd32768;
parameter    ap_ST_fsm_pp0_stage15 = 18'd65536;
parameter    ap_ST_fsm_state51 = 18'd131072;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] size;
input  [31:0] dim;
input  [31:0] threshold;
output   data0_req_din;
input   data0_req_full_n;
output   data0_req_write;
input   data0_rsp_empty_n;
output   data0_rsp_read;
output  [31:0] data0_address;
input  [31:0] data0_datain;
output  [31:0] data0_dataout;
output  [31:0] data0_size;
output   data1_req_din;
input   data1_req_full_n;
output   data1_req_write;
input   data1_rsp_empty_n;
output   data1_rsp_read;
output  [31:0] data1_address;
input  [31:0] data1_datain;
output  [31:0] data1_dataout;
output  [31:0] data1_size;
output   data2_req_din;
input   data2_req_full_n;
output   data2_req_write;
input   data2_rsp_empty_n;
output   data2_rsp_read;
output  [31:0] data2_address;
input  [31:0] data2_datain;
output  [31:0] data2_dataout;
output  [31:0] data2_size;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data0_req_write;
reg data0_rsp_read;
reg[31:0] data0_address;
reg data1_req_write;
reg data1_rsp_read;
reg data2_req_din;
reg data2_req_write;
reg[31:0] data2_dataout;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [9:0] i_reg_160;
reg   [31:0] tempArrData0_load_0_s_reg_172;
reg   [31:0] tempArrData0_load_0_4_reg_184;
reg   [31:0] tempArrData0_load_0_5_reg_196;
reg   [31:0] tempArrData0_load_0_6_reg_208;
reg   [31:0] tempArrData0_load_0_1_reg_220;
reg   [31:0] tempArrData0_load_reg_231;
reg   [31:0] tempArrData0_load_0_3_reg_242;
reg   [31:0] tempArrData0_load_0_2_reg_253;
reg   [31:0] tempArrData0_load_1_1_reg_264;
reg   [31:0] tempArrData0_load_1_reg_275;
reg   [31:0] tempArrData0_load_1_3_reg_286;
reg   [31:0] tempArrData0_load_1_2_reg_297;
reg   [31:0] tempArrData0_load_2_1_reg_308;
reg   [31:0] tempArrData0_load_2_reg_319;
reg   [31:0] tempArrData0_load_3_1_reg_352;
reg   [31:0] tempArrData0_load_3_reg_364;
reg   [31:0] tempArrData0_load_3_3_reg_376;
reg   [31:0] tempArrData0_load_3_2_reg_388;
wire   [31:0] grp_fu_404_p2;
reg   [31:0] reg_433;
wire    ap_CS_fsm_pp0_stage10;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] tmp_reg_756;
reg   [0:0] tmp_1_reg_760;
reg    ap_predicate_op119_read_state12;
reg    ap_block_state12_pp0_stage10_iter0;
wire    ap_block_state28_pp0_stage10_iter1;
wire    ap_block_state44_pp0_stage10_iter2;
reg    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage15;
reg    ap_predicate_op160_read_state17;
reg    ap_block_state17_pp0_stage15_iter0;
wire    ap_block_state33_pp0_stage15_iter1;
reg   [0:0] tmp_reg_756_pp0_iter2_reg;
reg    ap_block_state49_pp0_stage15_iter2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_block_pp0_stage15_11001;
wire   [31:0] grp_fu_409_p2;
reg   [31:0] reg_439;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state4_pp0_stage2_iter0;
reg   [0:0] tmp_reg_756_pp0_iter1_reg;
reg   [0:0] tmp_1_reg_760_pp0_iter1_reg;
reg    ap_predicate_op184_read_state20;
reg    ap_block_state20_pp0_stage2_iter1;
wire    ap_block_state36_pp0_stage2_iter2;
reg    ap_block_pp0_stage2_11001;
reg   [31:0] reg_444;
wire    ap_CS_fsm_pp0_stage11;
reg    ap_predicate_op128_read_state13;
reg    ap_block_state13_pp0_stage11_iter0;
wire    ap_block_state29_pp0_stage11_iter1;
wire    ap_block_state45_pp0_stage11_iter2;
reg    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage6;
reg    ap_predicate_op91_read_state8;
reg    ap_block_state8_pp0_stage6_iter0;
wire    ap_block_state24_pp0_stage6_iter1;
wire    ap_block_state40_pp0_stage6_iter2;
reg    ap_block_pp0_stage6_11001;
reg   [31:0] reg_450;
wire    ap_CS_fsm_pp0_stage14;
reg    ap_predicate_op150_read_state16;
reg    ap_block_state16_pp0_stage14_iter0;
wire    ap_block_state32_pp0_stage14_iter1;
reg    ap_block_state48_pp0_stage14_iter2;
reg    ap_block_pp0_stage14_11001;
wire    ap_CS_fsm_pp0_stage3;
reg    ap_predicate_op76_read_state5;
reg    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state21_pp0_stage3_iter1;
wire    ap_block_state37_pp0_stage3_iter2;
reg    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage12;
reg    ap_predicate_op136_read_state14;
reg    ap_block_state14_pp0_stage12_iter0;
wire    ap_block_state30_pp0_stage12_iter1;
wire    ap_block_state46_pp0_stage12_iter2;
reg    ap_block_pp0_stage12_11001;
reg   [31:0] reg_457;
wire   [31:0] grp_fu_400_p2;
reg   [31:0] reg_463;
wire    ap_CS_fsm_pp0_stage4;
reg    ap_predicate_op78_read_state6;
reg    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state22_pp0_stage4_iter1;
wire    ap_block_state38_pp0_stage4_iter2;
reg    ap_block_pp0_stage4_11001;
reg   [31:0] reg_468;
wire    ap_CS_fsm_pp0_stage7;
reg    ap_predicate_op100_read_state9;
reg    ap_block_state9_pp0_stage7_iter0;
wire    ap_block_state25_pp0_stage7_iter1;
wire    ap_block_state41_pp0_stage7_iter2;
reg    ap_block_pp0_stage7_11001;
reg   [31:0] reg_474;
wire    ap_CS_fsm_pp0_stage8;
reg    ap_predicate_op107_read_state10;
reg    ap_block_state10_pp0_stage8_iter0;
wire    ap_block_state26_pp0_stage8_iter1;
wire    ap_block_state42_pp0_stage8_iter2;
reg    ap_block_pp0_stage8_11001;
reg   [31:0] reg_479;
reg   [31:0] reg_484;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op170_read_state18;
reg    ap_block_state18_pp0_stage0_iter1;
wire    ap_block_state34_pp0_stage0_iter2;
reg    ap_block_state50_pp0_stage0_iter3;
reg    ap_enable_reg_pp0_iter3;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] tmp_fu_507_p2;
wire   [0:0] tmp_1_fu_513_p2;
reg   [31:0] data2_addr_reg_770;
reg   [31:0] data2_addr_reg_770_pp0_iter1_reg;
reg   [31:0] data2_addr_reg_770_pp0_iter2_reg;
reg   [31:0] data0_read_reg_775;
reg   [31:0] data0_read_1_reg_780;
reg   [31:0] data1_addr_read_reg_785;
wire   [9:0] i_1_fu_544_p2;
reg   [9:0] i_1_reg_790;
wire    ap_CS_fsm_pp0_stage5;
reg    ap_predicate_op87_read_state7;
reg    ap_block_state7_pp0_stage5_iter0;
wire    ap_block_state23_pp0_stage5_iter1;
wire    ap_block_state39_pp0_stage5_iter2;
reg    ap_block_pp0_stage5_11001;
reg   [31:0] data0_read_2_reg_795;
reg   [31:0] data1_addr_read_1_reg_800;
reg   [31:0] data0_read_3_reg_805;
reg   [31:0] data1_addr_read_2_reg_810;
reg   [31:0] data1_addr_read_3_reg_815;
reg   [31:0] data0_addr_read_reg_820;
reg   [31:0] data0_addr_read_1_reg_825;
reg   [31:0] data0_addr_read_2_reg_830;
wire    ap_CS_fsm_pp0_stage9;
reg    ap_predicate_op112_read_state11;
reg    ap_block_state11_pp0_stage9_iter0;
wire    ap_block_state27_pp0_stage9_iter1;
wire    ap_block_state43_pp0_stage9_iter2;
reg    ap_block_pp0_stage9_11001;
reg   [31:0] data0_addr_read_3_reg_835;
reg   [31:0] tmp_34_0_3_reg_840;
reg   [31:0] data0_addr_1_read_reg_845;
reg   [31:0] data0_addr_1_read_1_reg_850;
reg   [31:0] data0_addr_1_read_2_reg_855;
wire    ap_CS_fsm_pp0_stage13;
reg    ap_predicate_op142_read_state15;
reg    ap_block_state15_pp0_stage13_iter0;
wire    ap_block_state31_pp0_stage13_iter1;
reg    ap_block_state47_pp0_stage13_iter2;
reg    ap_block_pp0_stage13_11001;
reg   [31:0] data0_addr_1_read_3_reg_860;
reg   [31:0] tmp_34_1_3_reg_865;
reg   [31:0] data0_addr_2_read_reg_870;
reg   [31:0] data0_addr_2_read_1_reg_875;
reg   [31:0] data0_addr_2_read_2_reg_880;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
reg    ap_predicate_op177_read_state19;
reg    ap_block_state19_pp0_stage1_iter1;
wire    ap_block_state35_pp0_stage1_iter2;
reg    ap_block_pp0_stage1_11001;
reg   [31:0] data0_addr_2_read_3_reg_885;
reg   [31:0] tmp_34_2_3_reg_890;
reg   [31:0] tmp_34_3_3_reg_895;
reg   [31:0] tmp_9_reg_900;
wire   [0:0] grp_fu_428_p2;
reg   [0:0] tmp_13_reg_907;
reg   [31:0] tmp_17_1_reg_912;
wire   [0:0] tmp_30_fu_631_p2;
reg   [0:0] tmp_30_reg_919;
reg   [31:0] tmp_17_2_reg_924;
reg   [0:0] tmp_23_reg_931;
reg   [31:0] tmp_17_3_reg_936;
wire   [0:0] tmp_31_fu_718_p2;
reg   [0:0] tmp_31_reg_943;
wire   [31:0] tmp_7_fu_728_p3;
reg   [31:0] tmp_7_reg_948;
reg   [31:0] tmp_29_2_reg_954;
reg   [31:0] tmp_29_3_reg_959;
reg    ap_block_pp0_stage5_subdone;
reg    ap_condition_pp0_exit_iter0_state7;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage0_subdone;
reg   [9:0] ap_phi_mux_i_phi_fu_164_p4;
wire    ap_block_pp0_stage0;
reg   [31:0] ap_phi_mux_tempArrData0_load_0_s_phi_fu_176_p4;
wire    ap_block_pp0_stage6;
reg   [31:0] ap_phi_mux_tempArrData0_load_0_4_phi_fu_188_p4;
reg   [31:0] ap_phi_mux_tempArrData0_load_0_5_phi_fu_200_p4;
reg   [31:0] ap_phi_mux_tempArrData0_load_0_6_phi_fu_212_p4;
reg   [31:0] ap_phi_mux_tempArrData0_load_0_1_phi_fu_223_p4;
reg   [31:0] ap_phi_reg_pp0_iter0_tempArrData0_load_0_1_reg_220;
wire    ap_block_pp0_stage7;
reg   [31:0] ap_phi_mux_tempArrData0_load_phi_fu_234_p4;
reg   [31:0] ap_phi_reg_pp0_iter0_tempArrData0_load_reg_231;
reg   [31:0] ap_phi_reg_pp0_iter0_tempArrData0_load_0_3_reg_242;
reg   [31:0] ap_phi_reg_pp0_iter0_tempArrData0_load_0_2_reg_253;
reg   [31:0] ap_phi_mux_tempArrData0_load_1_1_phi_fu_267_p4;
reg   [31:0] ap_phi_reg_pp0_iter0_tempArrData0_load_1_1_reg_264;
wire    ap_block_pp0_stage11;
reg   [31:0] ap_phi_mux_tempArrData0_load_1_phi_fu_278_p4;
reg   [31:0] ap_phi_reg_pp0_iter0_tempArrData0_load_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter0_tempArrData0_load_1_3_reg_286;
reg   [31:0] ap_phi_reg_pp0_iter0_tempArrData0_load_1_2_reg_297;
reg   [31:0] ap_phi_mux_tempArrData0_load_2_1_phi_fu_311_p4;
reg   [31:0] ap_phi_reg_pp0_iter0_tempArrData0_load_2_1_reg_308;
wire    ap_block_pp0_stage15;
reg   [31:0] ap_phi_mux_tempArrData0_load_2_phi_fu_322_p4;
reg   [31:0] ap_phi_reg_pp0_iter0_tempArrData0_load_2_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter0_tempArrData0_load_2_3_reg_330;
reg   [31:0] ap_phi_reg_pp0_iter1_tempArrData0_load_2_3_reg_330;
reg   [31:0] ap_phi_reg_pp0_iter0_tempArrData0_load_2_2_reg_341;
reg   [31:0] ap_phi_reg_pp0_iter1_tempArrData0_load_2_2_reg_341;
reg   [31:0] ap_phi_mux_tempArrData0_load_3_1_phi_fu_356_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_tempArrData0_load_3_1_reg_352;
wire    ap_block_pp0_stage3;
wire   [31:0] ap_phi_reg_pp0_iter0_tempArrData0_load_3_1_reg_352;
reg   [31:0] ap_phi_mux_tempArrData0_load_3_phi_fu_368_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_tempArrData0_load_3_reg_364;
wire   [31:0] ap_phi_reg_pp0_iter0_tempArrData0_load_3_reg_364;
wire   [31:0] ap_phi_reg_pp0_iter0_tempArrData0_load_3_3_reg_376;
reg   [31:0] ap_phi_reg_pp0_iter1_tempArrData0_load_3_3_reg_376;
wire   [31:0] ap_phi_reg_pp0_iter0_tempArrData0_load_3_2_reg_388;
reg   [31:0] ap_phi_reg_pp0_iter1_tempArrData0_load_3_2_reg_388;
wire   [63:0] tmp_4_fu_527_p1;
wire    ap_block_pp0_stage2;
reg   [31:0] grp_fu_400_p0;
reg   [31:0] grp_fu_400_p1;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage8;
wire    ap_block_pp0_stage9;
wire    ap_block_pp0_stage12;
wire    ap_block_pp0_stage13;
wire    ap_block_pp0_stage1;
reg   [31:0] grp_fu_404_p0;
reg   [31:0] grp_fu_404_p1;
wire    ap_block_pp0_stage10;
reg   [31:0] grp_fu_409_p0;
reg   [31:0] grp_fu_409_p1;
reg   [31:0] grp_fu_428_p0;
wire    ap_block_pp0_stage14;
wire   [11:0] tmp_2_fu_519_p3;
wire   [31:0] tmp_9_to_int_fu_550_p1;
wire   [7:0] tmp_5_fu_553_p4;
wire   [22:0] tmp_10_fu_563_p1;
wire   [0:0] notrhs_fu_573_p2;
wire   [0:0] notlhs_fu_567_p2;
wire   [0:0] tmp_12_fu_579_p2;
wire   [31:0] tmp_17_1_to_int_fu_590_p1;
wire   [7:0] tmp_15_fu_593_p4;
wire   [22:0] tmp_16_fu_603_p1;
wire   [0:0] notrhs6_fu_613_p2;
wire   [0:0] notlhs5_fu_607_p2;
wire   [0:0] tmp_17_fu_619_p2;
wire   [0:0] tmp_19_fu_625_p2;
wire   [0:0] tmp_14_fu_585_p2;
wire   [31:0] tmp_17_2_to_int_fu_637_p1;
wire   [7:0] tmp_20_fu_640_p4;
wire   [22:0] tmp_21_fu_650_p1;
wire   [0:0] notrhs8_fu_660_p2;
wire   [0:0] notlhs7_fu_654_p2;
wire   [0:0] tmp_22_fu_666_p2;
wire   [31:0] tmp_17_3_to_int_fu_677_p1;
wire   [7:0] tmp_25_fu_680_p4;
wire   [22:0] tmp_26_fu_690_p1;
wire   [0:0] notrhs1_fu_700_p2;
wire   [0:0] notlhs9_fu_694_p2;
wire   [0:0] tmp_27_fu_706_p2;
wire   [0:0] tmp_29_fu_712_p2;
wire   [0:0] tmp_24_fu_672_p2;
wire   [0:0] tmp_32_fu_724_p2;
reg    grp_fu_400_ce;
reg    grp_fu_404_ce;
reg    grp_fu_409_ce;
reg    ap_block_pp0_stage10_00001;
reg    ap_block_pp0_stage14_00001;
reg    ap_block_pp0_stage2_00001;
reg    ap_block_pp0_stage6_00001;
wire    ap_CS_fsm_state51;
reg   [17:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1175;
reg    ap_condition_1178;
reg    ap_condition_1182;
reg    ap_condition_1185;
reg    ap_condition_177;
reg    ap_condition_1190;
reg    ap_condition_615;
reg    ap_condition_770;
reg    ap_condition_774;
reg    ap_condition_778;
reg    ap_condition_484;
reg    ap_condition_225;
reg    ap_condition_285;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_400_p0),
    .din1(grp_fu_400_p1),
    .ce(grp_fu_400_ce),
    .dout(grp_fu_400_p2)
);

myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_404_p0),
    .din1(grp_fu_404_p1),
    .ce(grp_fu_404_ce),
    .dout(grp_fu_404_p2)
);

myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_409_p0),
    .din1(grp_fu_409_p1),
    .ce(grp_fu_409_ce),
    .dout(grp_fu_409_p2)
);

myFuncAccel_fcmp_32ns_32ns_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
myFuncAccel_fcmp_32ns_32ns_1_1_1_U4(
    .din0(grp_fu_428_p0),
    .din1(32'd1120403456),
    .opcode(5'd5),
    .dout(grp_fu_428_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state7) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_756 == 1'd0))) begin
        if ((1'b1 == ap_condition_1178)) begin
            ap_phi_reg_pp0_iter0_tempArrData0_load_0_2_reg_253 <= ap_phi_mux_tempArrData0_load_0_4_phi_fu_188_p4;
        end else if ((1'b1 == ap_condition_1175)) begin
            ap_phi_reg_pp0_iter0_tempArrData0_load_0_2_reg_253 <= data0_read_2_reg_795;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_756 == 1'd0))) begin
        if ((1'b1 == ap_condition_1178)) begin
            ap_phi_reg_pp0_iter0_tempArrData0_load_0_3_reg_242 <= ap_phi_mux_tempArrData0_load_0_s_phi_fu_176_p4;
        end else if ((1'b1 == ap_condition_1175)) begin
            ap_phi_reg_pp0_iter0_tempArrData0_load_0_3_reg_242 <= data0_read_3_reg_805;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_756 == 1'd0))) begin
        if ((1'b1 == ap_condition_1185)) begin
            ap_phi_reg_pp0_iter0_tempArrData0_load_1_2_reg_297 <= tempArrData0_load_0_2_reg_253;
        end else if ((1'b1 == ap_condition_1182)) begin
            ap_phi_reg_pp0_iter0_tempArrData0_load_1_2_reg_297 <= data0_addr_read_2_reg_830;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_756 == 1'd0))) begin
        if ((1'b1 == ap_condition_1185)) begin
            ap_phi_reg_pp0_iter0_tempArrData0_load_1_3_reg_286 <= tempArrData0_load_0_3_reg_242;
        end else if ((1'b1 == ap_condition_1182)) begin
            ap_phi_reg_pp0_iter0_tempArrData0_load_1_3_reg_286 <= data0_addr_read_3_reg_835;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_177)) begin
        if (((tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tempArrData0_load_2_2_reg_341 <= data0_addr_1_read_2_reg_855;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tempArrData0_load_2_2_reg_341 <= ap_phi_reg_pp0_iter0_tempArrData0_load_2_2_reg_341;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_177)) begin
        if (((tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tempArrData0_load_2_3_reg_330 <= data0_addr_1_read_3_reg_860;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tempArrData0_load_2_3_reg_330 <= ap_phi_reg_pp0_iter0_tempArrData0_load_2_3_reg_330;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_1_reg_760 == 1'd0) & (tmp_reg_756 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_tempArrData0_load_3_1_reg_352 <= tempArrData0_load_2_1_reg_308;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        ap_phi_reg_pp0_iter1_tempArrData0_load_3_1_reg_352 <= ap_phi_reg_pp0_iter0_tempArrData0_load_3_1_reg_352;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_1_reg_760 == 1'd0) & (tmp_reg_756 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_tempArrData0_load_3_2_reg_388 <= ap_phi_reg_pp0_iter1_tempArrData0_load_2_2_reg_341;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_1_reg_760_pp0_iter1_reg == 1'd1) & (tmp_reg_756_pp0_iter1_reg == 1'd0))) begin
        ap_phi_reg_pp0_iter1_tempArrData0_load_3_2_reg_388 <= data0_addr_2_read_2_reg_880;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        ap_phi_reg_pp0_iter1_tempArrData0_load_3_2_reg_388 <= ap_phi_reg_pp0_iter0_tempArrData0_load_3_2_reg_388;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_1_reg_760 == 1'd0) & (tmp_reg_756 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_tempArrData0_load_3_3_reg_376 <= ap_phi_reg_pp0_iter1_tempArrData0_load_2_3_reg_330;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_1_reg_760_pp0_iter1_reg == 1'd1) & (tmp_reg_756_pp0_iter1_reg == 1'd0))) begin
        ap_phi_reg_pp0_iter1_tempArrData0_load_3_3_reg_376 <= data0_addr_2_read_3_reg_885;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        ap_phi_reg_pp0_iter1_tempArrData0_load_3_3_reg_376 <= ap_phi_reg_pp0_iter0_tempArrData0_load_3_3_reg_376;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_1_reg_760 == 1'd0) & (tmp_reg_756 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_tempArrData0_load_3_reg_364 <= tempArrData0_load_2_reg_319;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        ap_phi_reg_pp0_iter1_tempArrData0_load_3_reg_364 <= ap_phi_reg_pp0_iter0_tempArrData0_load_3_reg_364;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_756 == 1'd0))) begin
        i_reg_160 <= i_1_reg_790;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_160 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_484)) begin
        if (((tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0))) begin
            tempArrData0_load_0_1_reg_220 <= data0_read_1_reg_780;
        end else if ((1'b1 == 1'b1)) begin
            tempArrData0_load_0_1_reg_220 <= ap_phi_reg_pp0_iter0_tempArrData0_load_0_1_reg_220;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_225)) begin
        if (((tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0))) begin
            tempArrData0_load_1_1_reg_264 <= data0_addr_read_1_reg_825;
        end else if ((1'b1 == 1'b1)) begin
            tempArrData0_load_1_1_reg_264 <= ap_phi_reg_pp0_iter0_tempArrData0_load_1_1_reg_264;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_225)) begin
        if (((tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0))) begin
            tempArrData0_load_1_reg_275 <= data0_addr_read_reg_820;
        end else if ((1'b1 == 1'b1)) begin
            tempArrData0_load_1_reg_275 <= ap_phi_reg_pp0_iter0_tempArrData0_load_1_reg_275;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_177)) begin
        if (((tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0))) begin
            tempArrData0_load_2_1_reg_308 <= data0_addr_1_read_1_reg_850;
        end else if ((1'b1 == 1'b1)) begin
            tempArrData0_load_2_1_reg_308 <= ap_phi_reg_pp0_iter0_tempArrData0_load_2_1_reg_308;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_177)) begin
        if (((tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0))) begin
            tempArrData0_load_2_reg_319 <= data0_addr_1_read_reg_845;
        end else if ((1'b1 == 1'b1)) begin
            tempArrData0_load_2_reg_319 <= ap_phi_reg_pp0_iter0_tempArrData0_load_2_reg_319;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_285)) begin
        if (((tmp_1_reg_760_pp0_iter1_reg == 1'd1) & (tmp_reg_756_pp0_iter1_reg == 1'd0))) begin
            tempArrData0_load_3_1_reg_352 <= data0_addr_2_read_1_reg_875;
        end else if ((1'b1 == 1'b1)) begin
            tempArrData0_load_3_1_reg_352 <= ap_phi_reg_pp0_iter1_tempArrData0_load_3_1_reg_352;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_285)) begin
        if (((tmp_1_reg_760_pp0_iter1_reg == 1'd1) & (tmp_reg_756_pp0_iter1_reg == 1'd0))) begin
            tempArrData0_load_3_reg_364 <= data0_addr_2_read_reg_870;
        end else if ((1'b1 == 1'b1)) begin
            tempArrData0_load_3_reg_364 <= ap_phi_reg_pp0_iter1_tempArrData0_load_3_reg_364;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_484)) begin
        if (((tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0))) begin
            tempArrData0_load_reg_231 <= data0_read_reg_775;
        end else if ((1'b1 == 1'b1)) begin
            tempArrData0_load_reg_231 <= ap_phi_reg_pp0_iter0_tempArrData0_load_reg_231;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_1_reg_760 == 1'd0) & (tmp_reg_756 == 1'd0))) begin
        ap_phi_reg_pp0_iter0_tempArrData0_load_0_1_reg_220 <= ap_phi_mux_tempArrData0_load_0_5_phi_fu_200_p4;
        ap_phi_reg_pp0_iter0_tempArrData0_load_reg_231 <= ap_phi_mux_tempArrData0_load_0_6_phi_fu_212_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (tmp_1_reg_760 == 1'd0) & (tmp_reg_756 == 1'd0))) begin
        ap_phi_reg_pp0_iter0_tempArrData0_load_1_1_reg_264 <= tempArrData0_load_0_1_reg_220;
        ap_phi_reg_pp0_iter0_tempArrData0_load_1_reg_275 <= tempArrData0_load_reg_231;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_1_reg_760 == 1'd0) & (tmp_reg_756 == 1'd0))) begin
        ap_phi_reg_pp0_iter0_tempArrData0_load_2_1_reg_308 <= tempArrData0_load_1_1_reg_264;
        ap_phi_reg_pp0_iter0_tempArrData0_load_2_2_reg_341 <= tempArrData0_load_1_2_reg_297;
        ap_phi_reg_pp0_iter0_tempArrData0_load_2_3_reg_330 <= tempArrData0_load_1_3_reg_286;
        ap_phi_reg_pp0_iter0_tempArrData0_load_2_reg_319 <= tempArrData0_load_1_reg_275;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op136_read_state14 == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        data0_addr_1_read_1_reg_850 <= data0_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (ap_predicate_op142_read_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        data0_addr_1_read_2_reg_855 <= data0_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op150_read_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        data0_addr_1_read_3_reg_860 <= data0_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op128_read_state13 == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        data0_addr_1_read_reg_845 <= data0_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op170_read_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        data0_addr_2_read_1_reg_875 <= data0_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op177_read_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        data0_addr_2_read_2_reg_880 <= data0_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op184_read_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        data0_addr_2_read_3_reg_885 <= data0_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op160_read_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        data0_addr_2_read_reg_870 <= data0_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_predicate_op107_read_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        data0_addr_read_1_reg_825 <= data0_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_predicate_op112_read_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        data0_addr_read_2_reg_830 <= data0_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op119_read_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        data0_addr_read_3_reg_835 <= data0_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_predicate_op100_read_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        data0_addr_read_reg_820 <= data0_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op78_read_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        data0_read_1_reg_780 <= data0_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op87_read_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        data0_read_2_reg_795 <= data0_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op91_read_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        data0_read_3_reg_805 <= data0_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op76_read_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        data0_read_reg_775 <= data0_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_756 == 1'd0))) begin
        data1_addr_read_1_reg_800 <= data1_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_756 == 1'd0))) begin
        data1_addr_read_2_reg_810 <= data1_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_756 == 1'd0))) begin
        data1_addr_read_3_reg_815 <= data1_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_756 == 1'd0))) begin
        data1_addr_read_reg_785 <= data1_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_756 == 1'd0))) begin
        data2_addr_reg_770[11 : 2] <= tmp_4_fu_527_p1[11 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        data2_addr_reg_770_pp0_iter1_reg[11 : 2] <= data2_addr_reg_770[11 : 2];
        data2_addr_reg_770_pp0_iter2_reg[11 : 2] <= data2_addr_reg_770_pp0_iter1_reg[11 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        i_1_reg_790 <= i_1_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) & (tmp_reg_756 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (tmp_reg_756 == 1'd0)))) begin
        reg_433 <= grp_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_756_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (tmp_reg_756 == 1'd0)))) begin
        reg_439 <= grp_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_756_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_756 == 1'd0)))) begin
        reg_444 <= grp_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_756_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_reg_756_pp0_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_756 == 1'd0)))) begin
        reg_450 <= grp_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_756_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_reg_756_pp0_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_756 == 1'd0)))) begin
        reg_457 <= grp_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_756_pp0_iter1_reg == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) & (tmp_reg_756 == 1'd0)))) begin
        reg_463 <= grp_fu_400_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_756_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_756_pp0_iter1_reg == 1'd0)))) begin
        reg_468 <= grp_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_756_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_756_pp0_iter1_reg == 1'd0)))) begin
        reg_474 <= grp_fu_400_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_756_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_756_pp0_iter1_reg == 1'd0)))) begin
        reg_479 <= grp_fu_400_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_756_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_reg_756_pp0_iter1_reg == 1'd0)))) begin
        reg_484 <= grp_fu_400_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tempArrData0_load_0_2_reg_253 <= ap_phi_reg_pp0_iter0_tempArrData0_load_0_2_reg_253;
        tempArrData0_load_0_3_reg_242 <= ap_phi_reg_pp0_iter0_tempArrData0_load_0_3_reg_242;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_756_pp0_iter1_reg == 1'd0))) begin
        tempArrData0_load_0_4_reg_184 <= tempArrData0_load_3_2_reg_388;
        tempArrData0_load_0_5_reg_196 <= tempArrData0_load_3_1_reg_352;
        tempArrData0_load_0_6_reg_208 <= tempArrData0_load_3_reg_364;
        tempArrData0_load_0_s_reg_172 <= tempArrData0_load_3_3_reg_376;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tempArrData0_load_1_2_reg_297 <= ap_phi_reg_pp0_iter0_tempArrData0_load_1_2_reg_297;
        tempArrData0_load_1_3_reg_286 <= ap_phi_reg_pp0_iter0_tempArrData0_load_1_3_reg_286;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tempArrData0_load_3_2_reg_388 <= ap_phi_reg_pp0_iter1_tempArrData0_load_3_2_reg_388;
        tempArrData0_load_3_3_reg_376 <= ap_phi_reg_pp0_iter1_tempArrData0_load_3_3_reg_376;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (tmp_reg_756_pp0_iter1_reg == 1'd0))) begin
        tmp_13_reg_907 <= grp_fu_428_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_756_pp0_iter1_reg == 1'd0))) begin
        tmp_17_1_reg_912 <= grp_fu_400_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_reg_756_pp0_iter2_reg == 1'd0))) begin
        tmp_17_2_reg_924 <= grp_fu_400_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_reg_756_pp0_iter2_reg == 1'd0))) begin
        tmp_17_3_reg_936 <= grp_fu_400_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_507_p2 == 1'd0))) begin
        tmp_1_reg_760 <= tmp_1_fu_513_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_1_reg_760_pp0_iter1_reg <= tmp_1_reg_760;
        tmp_reg_756 <= tmp_fu_507_p2;
        tmp_reg_756_pp0_iter1_reg <= tmp_reg_756;
        tmp_reg_756_pp0_iter2_reg <= tmp_reg_756_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_reg_756_pp0_iter2_reg == 1'd0))) begin
        tmp_23_reg_931 <= grp_fu_428_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_reg_756_pp0_iter2_reg == 1'd0))) begin
        tmp_29_2_reg_954 <= grp_fu_404_p2;
        tmp_29_3_reg_959 <= grp_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_756_pp0_iter1_reg == 1'd0))) begin
        tmp_30_reg_919 <= tmp_30_fu_631_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_756_pp0_iter2_reg == 1'd0))) begin
        tmp_31_reg_943 <= tmp_31_fu_718_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_756 == 1'd0))) begin
        tmp_34_0_3_reg_840 <= grp_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) & (tmp_reg_756 == 1'd0))) begin
        tmp_34_1_3_reg_865 <= grp_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_756_pp0_iter1_reg == 1'd0))) begin
        tmp_34_2_3_reg_890 <= grp_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_756_pp0_iter1_reg == 1'd0))) begin
        tmp_34_3_3_reg_895 <= grp_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_756_pp0_iter2_reg == 1'd0))) begin
        tmp_7_reg_948[29 : 23] <= tmp_7_fu_728_p3[29 : 23];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_756_pp0_iter1_reg == 1'd0))) begin
        tmp_9_reg_900 <= grp_fu_400_p2;
    end
end

always @ (*) begin
    if ((tmp_reg_756 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state7 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_756 == 1'd0))) begin
        ap_phi_mux_i_phi_fu_164_p4 = i_1_reg_790;
    end else begin
        ap_phi_mux_i_phi_fu_164_p4 = i_reg_160;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0))) begin
        ap_phi_mux_tempArrData0_load_0_1_phi_fu_223_p4 = data0_read_1_reg_780;
    end else begin
        ap_phi_mux_tempArrData0_load_0_1_phi_fu_223_p4 = ap_phi_reg_pp0_iter0_tempArrData0_load_0_1_reg_220;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_756_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_tempArrData0_load_0_4_phi_fu_188_p4 = tempArrData0_load_3_2_reg_388;
    end else begin
        ap_phi_mux_tempArrData0_load_0_4_phi_fu_188_p4 = tempArrData0_load_0_4_reg_184;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_756_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_tempArrData0_load_0_5_phi_fu_200_p4 = tempArrData0_load_3_1_reg_352;
    end else begin
        ap_phi_mux_tempArrData0_load_0_5_phi_fu_200_p4 = tempArrData0_load_0_5_reg_196;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_756_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_tempArrData0_load_0_6_phi_fu_212_p4 = tempArrData0_load_3_reg_364;
    end else begin
        ap_phi_mux_tempArrData0_load_0_6_phi_fu_212_p4 = tempArrData0_load_0_6_reg_208;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_756_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_tempArrData0_load_0_s_phi_fu_176_p4 = tempArrData0_load_3_3_reg_376;
    end else begin
        ap_phi_mux_tempArrData0_load_0_s_phi_fu_176_p4 = tempArrData0_load_0_s_reg_172;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0))) begin
        ap_phi_mux_tempArrData0_load_1_1_phi_fu_267_p4 = data0_addr_read_1_reg_825;
    end else begin
        ap_phi_mux_tempArrData0_load_1_1_phi_fu_267_p4 = ap_phi_reg_pp0_iter0_tempArrData0_load_1_1_reg_264;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0))) begin
        ap_phi_mux_tempArrData0_load_1_phi_fu_278_p4 = data0_addr_read_reg_820;
    end else begin
        ap_phi_mux_tempArrData0_load_1_phi_fu_278_p4 = ap_phi_reg_pp0_iter0_tempArrData0_load_1_reg_275;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0))) begin
        ap_phi_mux_tempArrData0_load_2_1_phi_fu_311_p4 = data0_addr_1_read_1_reg_850;
    end else begin
        ap_phi_mux_tempArrData0_load_2_1_phi_fu_311_p4 = ap_phi_reg_pp0_iter0_tempArrData0_load_2_1_reg_308;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0))) begin
        ap_phi_mux_tempArrData0_load_2_phi_fu_322_p4 = data0_addr_1_read_reg_845;
    end else begin
        ap_phi_mux_tempArrData0_load_2_phi_fu_322_p4 = ap_phi_reg_pp0_iter0_tempArrData0_load_2_reg_319;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_1_reg_760_pp0_iter1_reg == 1'd1) & (tmp_reg_756_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_tempArrData0_load_3_1_phi_fu_356_p4 = data0_addr_2_read_1_reg_875;
    end else begin
        ap_phi_mux_tempArrData0_load_3_1_phi_fu_356_p4 = ap_phi_reg_pp0_iter1_tempArrData0_load_3_1_reg_352;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_1_reg_760_pp0_iter1_reg == 1'd1) & (tmp_reg_756_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_tempArrData0_load_3_phi_fu_368_p4 = data0_addr_2_read_reg_870;
    end else begin
        ap_phi_mux_tempArrData0_load_3_phi_fu_368_p4 = ap_phi_reg_pp0_iter1_tempArrData0_load_3_reg_364;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0))) begin
        ap_phi_mux_tempArrData0_load_phi_fu_234_p4 = data0_read_reg_775;
    end else begin
        ap_phi_mux_tempArrData0_load_phi_fu_234_p4 = ap_phi_reg_pp0_iter0_tempArrData0_load_reg_231;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1190)) begin
        if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            data0_address = 64'd12;
        end else if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            data0_address = 64'd8;
        end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            data0_address = 64'd4;
        end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            data0_address = 32'd0;
        end else begin
            data0_address = 'bx;
        end
    end else begin
        data0_address = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0)))) begin
        data0_req_write = 1'b1;
    end else begin
        data0_req_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op177_read_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op170_read_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op184_read_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_predicate_op142_read_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_predicate_op112_read_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op87_read_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_predicate_op107_read_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_predicate_op100_read_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op78_read_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op136_read_state14 == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op76_read_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op150_read_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op91_read_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op128_read_state13 == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op160_read_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001)) | ((ap_predicate_op119_read_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)))) begin
        data0_rsp_read = 1'b1;
    end else begin
        data0_rsp_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_756 == 1'd0))) begin
        data1_req_write = 1'b1;
    end else begin
        data1_req_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_756 == 1'd0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_756 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_756 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_756 == 1'd0)))) begin
        data1_rsp_read = 1'b1;
    end else begin
        data1_rsp_read = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_reg_756_pp0_iter2_reg == 1'd0)) begin
        if ((1'b1 == ap_condition_778)) begin
            data2_dataout = tmp_29_3_reg_959;
        end else if ((1'b1 == ap_condition_774)) begin
            data2_dataout = tmp_29_2_reg_954;
        end else if ((1'b1 == ap_condition_770)) begin
            data2_dataout = reg_457;
        end else if ((1'b1 == ap_condition_615)) begin
            data2_dataout = reg_450;
        end else begin
            data2_dataout = 'bx;
        end
    end else begin
        data2_dataout = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_756_pp0_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_reg_756_pp0_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_reg_756_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (tmp_reg_756_pp0_iter2_reg == 1'd0)))) begin
        data2_req_din = 1'b1;
    end else begin
        data2_req_din = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_756_pp0_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_reg_756_pp0_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_reg_756_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (tmp_reg_756_pp0_iter2_reg == 1'd0)))) begin
        data2_req_write = 1'b1;
    end else begin
        data2_req_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)))) begin
        grp_fu_400_ce = 1'b1;
    end else begin
        grp_fu_400_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        grp_fu_400_p0 = reg_484;
    end else if ((((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        grp_fu_400_p0 = reg_479;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_400_p0 = reg_444;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        grp_fu_400_p0 = reg_474;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_400_p0 = reg_468;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        grp_fu_400_p0 = reg_463;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_400_p0 = reg_450;
    end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_400_p0 = reg_433;
    end else begin
        grp_fu_400_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_400_p1 = tmp_34_3_3_reg_895;
    end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_400_p1 = tmp_34_2_3_reg_890;
    end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_400_p1 = reg_468;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_400_p1 = tmp_34_1_3_reg_865;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_400_p1 = reg_450;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_400_p1 = tmp_34_0_3_reg_840;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_400_p1 = reg_433;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_400_p1 = reg_444;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_400_p1 = reg_457;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_400_p1 = reg_439;
    end else begin
        grp_fu_400_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)))) begin
        grp_fu_404_ce = 1'b1;
    end else begin
        grp_fu_404_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_404_p0 = tmp_17_2_reg_924;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_404_p0 = tmp_9_reg_900;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_404_p0 = ap_phi_reg_pp0_iter1_tempArrData0_load_3_2_reg_388;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_404_p0 = ap_phi_mux_tempArrData0_load_3_phi_fu_368_p4;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_404_p0 = ap_phi_reg_pp0_iter1_tempArrData0_load_2_2_reg_341;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_404_p0 = ap_phi_mux_tempArrData0_load_2_phi_fu_322_p4;
    end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_404_p0 = ap_phi_reg_pp0_iter0_tempArrData0_load_1_2_reg_297;
    end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_404_p0 = ap_phi_mux_tempArrData0_load_1_phi_fu_278_p4;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_404_p0 = ap_phi_reg_pp0_iter0_tempArrData0_load_0_2_reg_253;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_404_p0 = ap_phi_mux_tempArrData0_load_phi_fu_234_p4;
    end else begin
        grp_fu_404_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_404_p1 = tmp_7_reg_948;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_404_p1 = tmp_7_fu_728_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_404_p1 = data1_addr_read_2_reg_810;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_404_p1 = data1_addr_read_reg_785;
    end else begin
        grp_fu_404_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)))) begin
        grp_fu_409_ce = 1'b1;
    end else begin
        grp_fu_409_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_409_p0 = tmp_17_3_reg_936;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_409_p0 = tmp_17_1_reg_912;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_409_p0 = ap_phi_reg_pp0_iter1_tempArrData0_load_3_3_reg_376;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_409_p0 = ap_phi_mux_tempArrData0_load_3_1_phi_fu_356_p4;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_409_p0 = ap_phi_reg_pp0_iter1_tempArrData0_load_2_3_reg_330;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_409_p0 = ap_phi_mux_tempArrData0_load_2_1_phi_fu_311_p4;
    end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_409_p0 = ap_phi_reg_pp0_iter0_tempArrData0_load_1_3_reg_286;
    end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_409_p0 = ap_phi_mux_tempArrData0_load_1_1_phi_fu_267_p4;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_409_p0 = ap_phi_reg_pp0_iter0_tempArrData0_load_0_3_reg_242;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_409_p0 = ap_phi_mux_tempArrData0_load_0_1_phi_fu_223_p4;
    end else begin
        grp_fu_409_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_409_p1 = tmp_7_reg_948;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_409_p1 = tmp_7_fu_728_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_409_p1 = data1_addr_read_3_reg_815;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_409_p1 = data1_addr_read_1_reg_800;
    end else begin
        grp_fu_409_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_428_p0 = tmp_17_3_reg_936;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_428_p0 = tmp_17_2_reg_924;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_428_p0 = tmp_17_1_reg_912;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_428_p0 = tmp_9_reg_900;
    end else begin
        grp_fu_428_p0 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((~((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (tmp_reg_756 == 1'd1)) & (1'b0 == ap_block_pp0_stage5_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (tmp_reg_756 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd17];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_reg_756_pp0_iter2_reg == 1'd0)) | ((ap_predicate_op170_read_state18 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_reg_756_pp0_iter2_reg == 1'd0)) | ((ap_predicate_op170_read_state18 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_00001 = ((ap_predicate_op119_read_state12 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((ap_predicate_op119_read_state12 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((ap_predicate_op119_read_state12 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((ap_predicate_op128_read_state13 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((ap_predicate_op128_read_state13 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_11001 = ((ap_predicate_op136_read_state14 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((ap_predicate_op136_read_state14 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_11001 = (((data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_reg_756_pp0_iter2_reg == 1'd0)) | ((ap_predicate_op142_read_state15 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = (((data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_reg_756_pp0_iter2_reg == 1'd0)) | ((ap_predicate_op142_read_state15 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_00001 = (((data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_reg_756_pp0_iter2_reg == 1'd0)) | ((ap_predicate_op150_read_state16 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage14_11001 = (((data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_reg_756_pp0_iter2_reg == 1'd0)) | ((ap_predicate_op150_read_state16 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = (((data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_reg_756_pp0_iter2_reg == 1'd0)) | ((ap_predicate_op150_read_state16 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_11001 = (((data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_reg_756_pp0_iter2_reg == 1'd0)) | ((ap_predicate_op160_read_state17 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = (((data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_reg_756_pp0_iter2_reg == 1'd0)) | ((ap_predicate_op160_read_state17 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_predicate_op177_read_state19 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_predicate_op177_read_state19 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_00001 = ((ap_predicate_op184_read_state20 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_predicate_op184_read_state20 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_predicate_op184_read_state20 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_predicate_op76_read_state5 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_predicate_op76_read_state5 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((data1_rsp_empty_n == 1'b0) & (tmp_reg_756 == 1'd0)) | ((ap_predicate_op78_read_state6 == 1'b1) & (data0_rsp_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((data1_rsp_empty_n == 1'b0) & (tmp_reg_756 == 1'd0)) | ((ap_predicate_op78_read_state6 == 1'b1) & (data0_rsp_empty_n == 1'b0))));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((data1_rsp_empty_n == 1'b0) & (tmp_reg_756 == 1'd0)) | ((ap_predicate_op87_read_state7 == 1'b1) & (data0_rsp_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((data1_rsp_empty_n == 1'b0) & (tmp_reg_756 == 1'd0)) | ((ap_predicate_op87_read_state7 == 1'b1) & (data0_rsp_empty_n == 1'b0))));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((data1_rsp_empty_n == 1'b0) & (tmp_reg_756 == 1'd0)) | ((ap_predicate_op91_read_state8 == 1'b1) & (data0_rsp_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((data1_rsp_empty_n == 1'b0) & (tmp_reg_756 == 1'd0)) | ((ap_predicate_op91_read_state8 == 1'b1) & (data0_rsp_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((data1_rsp_empty_n == 1'b0) & (tmp_reg_756 == 1'd0)) | ((ap_predicate_op91_read_state8 == 1'b1) & (data0_rsp_empty_n == 1'b0))));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((data1_rsp_empty_n == 1'b0) & (tmp_reg_756 == 1'd0)) | ((ap_predicate_op100_read_state9 == 1'b1) & (data0_rsp_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((data1_rsp_empty_n == 1'b0) & (tmp_reg_756 == 1'd0)) | ((ap_predicate_op100_read_state9 == 1'b1) & (data0_rsp_empty_n == 1'b0))));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((ap_predicate_op107_read_state10 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((ap_predicate_op107_read_state10 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((ap_predicate_op112_read_state11 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((ap_predicate_op112_read_state11 == 1'b1) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp0_stage8_iter0 = ((ap_predicate_op107_read_state10 == 1'b1) & (data0_rsp_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state11_pp0_stage9_iter0 = ((ap_predicate_op112_read_state11 == 1'b1) & (data0_rsp_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage10_iter0 = ((ap_predicate_op119_read_state12 == 1'b1) & (data0_rsp_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage11_iter0 = ((ap_predicate_op128_read_state13 == 1'b1) & (data0_rsp_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage12_iter0 = ((ap_predicate_op136_read_state14 == 1'b1) & (data0_rsp_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state15_pp0_stage13_iter0 = ((ap_predicate_op142_read_state15 == 1'b1) & (data0_rsp_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state16_pp0_stage14_iter0 = ((ap_predicate_op150_read_state16 == 1'b1) & (data0_rsp_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state17_pp0_stage15_iter0 = ((ap_predicate_op160_read_state17 == 1'b1) & (data0_rsp_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state18_pp0_stage0_iter1 = ((ap_predicate_op170_read_state18 == 1'b1) & (data0_rsp_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state19_pp0_stage1_iter1 = ((ap_predicate_op177_read_state19 == 1'b1) & (data0_rsp_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state20_pp0_stage2_iter1 = ((ap_predicate_op184_read_state20 == 1'b1) & (data0_rsp_empty_n == 1'b0));
end

assign ap_block_state21_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage12_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state47_pp0_stage13_iter2 = ((data2_req_full_n == 1'b0) & (tmp_reg_756_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_block_state48_pp0_stage14_iter2 = ((data2_req_full_n == 1'b0) & (tmp_reg_756_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_block_state49_pp0_stage15_iter2 = ((data2_req_full_n == 1'b0) & (tmp_reg_756_pp0_iter2_reg == 1'd0));
end

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state50_pp0_stage0_iter3 = ((data2_req_full_n == 1'b0) & (tmp_reg_756_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_block_state5_pp0_stage3_iter0 = ((ap_predicate_op76_read_state5 == 1'b1) & (data0_rsp_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage4_iter0 = (((data1_rsp_empty_n == 1'b0) & (tmp_reg_756 == 1'd0)) | ((ap_predicate_op78_read_state6 == 1'b1) & (data0_rsp_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state7_pp0_stage5_iter0 = (((data1_rsp_empty_n == 1'b0) & (tmp_reg_756 == 1'd0)) | ((ap_predicate_op87_read_state7 == 1'b1) & (data0_rsp_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state8_pp0_stage6_iter0 = (((data1_rsp_empty_n == 1'b0) & (tmp_reg_756 == 1'd0)) | ((ap_predicate_op91_read_state8 == 1'b1) & (data0_rsp_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state9_pp0_stage7_iter0 = (((data1_rsp_empty_n == 1'b0) & (tmp_reg_756 == 1'd0)) | ((ap_predicate_op100_read_state9 == 1'b1) & (data0_rsp_empty_n == 1'b0)));
end

always @ (*) begin
    ap_condition_1175 = ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_1_reg_760 == 1'd1));
end

always @ (*) begin
    ap_condition_1178 = ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_1_reg_760 == 1'd0));
end

always @ (*) begin
    ap_condition_1182 = ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_1_reg_760 == 1'd1));
end

always @ (*) begin
    ap_condition_1185 = ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (tmp_1_reg_760 == 1'd0));
end

always @ (*) begin
    ap_condition_1190 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0));
end

always @ (*) begin
    ap_condition_177 = ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001));
end

always @ (*) begin
    ap_condition_225 = ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_285 = ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_484 = ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_615 = ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_770 = ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_774 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001));
end

always @ (*) begin
    ap_condition_778 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_tempArrData0_load_3_1_reg_352 = 'bx;

assign ap_phi_reg_pp0_iter0_tempArrData0_load_3_2_reg_388 = 'bx;

assign ap_phi_reg_pp0_iter0_tempArrData0_load_3_3_reg_376 = 'bx;

assign ap_phi_reg_pp0_iter0_tempArrData0_load_3_reg_364 = 'bx;

always @ (*) begin
    ap_predicate_op100_read_state9 = ((tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0));
end

always @ (*) begin
    ap_predicate_op107_read_state10 = ((tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0));
end

always @ (*) begin
    ap_predicate_op112_read_state11 = ((tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0));
end

always @ (*) begin
    ap_predicate_op119_read_state12 = ((tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0));
end

always @ (*) begin
    ap_predicate_op128_read_state13 = ((tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0));
end

always @ (*) begin
    ap_predicate_op136_read_state14 = ((tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0));
end

always @ (*) begin
    ap_predicate_op142_read_state15 = ((tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0));
end

always @ (*) begin
    ap_predicate_op150_read_state16 = ((tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0));
end

always @ (*) begin
    ap_predicate_op160_read_state17 = ((tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0));
end

always @ (*) begin
    ap_predicate_op170_read_state18 = ((tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0));
end

always @ (*) begin
    ap_predicate_op177_read_state19 = ((tmp_1_reg_760_pp0_iter1_reg == 1'd1) & (tmp_reg_756_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op184_read_state20 = ((tmp_1_reg_760_pp0_iter1_reg == 1'd1) & (tmp_reg_756_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op76_read_state5 = ((tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0));
end

always @ (*) begin
    ap_predicate_op78_read_state6 = ((tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0));
end

always @ (*) begin
    ap_predicate_op87_read_state7 = ((tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0));
end

always @ (*) begin
    ap_predicate_op91_read_state8 = ((tmp_1_reg_760 == 1'd1) & (tmp_reg_756 == 1'd0));
end

assign data0_dataout = 32'd0;

assign data0_req_din = 1'b0;

assign data0_size = 32'd4;

assign data1_address = tmp_4_fu_527_p1;

assign data1_dataout = 32'd0;

assign data1_req_din = 1'b0;

assign data1_size = 32'd4;

assign data2_address = data2_addr_reg_770_pp0_iter2_reg;

assign data2_rsp_read = 1'b0;

assign data2_size = 32'd4;

assign i_1_fu_544_p2 = (i_reg_160 + 10'd1);

assign notlhs5_fu_607_p2 = ((tmp_15_fu_593_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs7_fu_654_p2 = ((tmp_20_fu_640_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs9_fu_694_p2 = ((tmp_25_fu_680_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs_fu_567_p2 = ((tmp_5_fu_553_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notrhs1_fu_700_p2 = ((tmp_26_fu_690_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs6_fu_613_p2 = ((tmp_16_fu_603_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs8_fu_660_p2 = ((tmp_21_fu_650_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs_fu_573_p2 = ((tmp_10_fu_563_p1 == 23'd0) ? 1'b1 : 1'b0);

assign tmp_10_fu_563_p1 = tmp_9_to_int_fu_550_p1[22:0];

assign tmp_12_fu_579_p2 = (notrhs_fu_573_p2 | notlhs_fu_567_p2);

assign tmp_14_fu_585_p2 = (tmp_13_reg_907 & tmp_12_fu_579_p2);

assign tmp_15_fu_593_p4 = {{tmp_17_1_to_int_fu_590_p1[30:23]}};

assign tmp_16_fu_603_p1 = tmp_17_1_to_int_fu_590_p1[22:0];

assign tmp_17_1_to_int_fu_590_p1 = tmp_17_1_reg_912;

assign tmp_17_2_to_int_fu_637_p1 = tmp_17_2_reg_924;

assign tmp_17_3_to_int_fu_677_p1 = tmp_17_3_reg_936;

assign tmp_17_fu_619_p2 = (notrhs6_fu_613_p2 | notlhs5_fu_607_p2);

assign tmp_19_fu_625_p2 = (tmp_17_fu_619_p2 & grp_fu_428_p2);

assign tmp_1_fu_513_p2 = ((ap_phi_mux_i_phi_fu_164_p4 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_20_fu_640_p4 = {{tmp_17_2_to_int_fu_637_p1[30:23]}};

assign tmp_21_fu_650_p1 = tmp_17_2_to_int_fu_637_p1[22:0];

assign tmp_22_fu_666_p2 = (notrhs8_fu_660_p2 | notlhs7_fu_654_p2);

assign tmp_24_fu_672_p2 = (tmp_23_reg_931 & tmp_22_fu_666_p2);

assign tmp_25_fu_680_p4 = {{tmp_17_3_to_int_fu_677_p1[30:23]}};

assign tmp_26_fu_690_p1 = tmp_17_3_to_int_fu_677_p1[22:0];

assign tmp_27_fu_706_p2 = (notrhs1_fu_700_p2 | notlhs9_fu_694_p2);

assign tmp_29_fu_712_p2 = (tmp_27_fu_706_p2 & grp_fu_428_p2);

assign tmp_2_fu_519_p3 = {{i_reg_160}, {2'd0}};

assign tmp_30_fu_631_p2 = (tmp_19_fu_625_p2 | tmp_14_fu_585_p2);

assign tmp_31_fu_718_p2 = (tmp_29_fu_712_p2 | tmp_24_fu_672_p2);

assign tmp_32_fu_724_p2 = (tmp_31_reg_943 | tmp_30_reg_919);

assign tmp_4_fu_527_p1 = tmp_2_fu_519_p3;

assign tmp_5_fu_553_p4 = {{tmp_9_to_int_fu_550_p1[30:23]}};

assign tmp_7_fu_728_p3 = ((tmp_32_fu_724_p2[0:0] === 1'b1) ? 32'd1065353216 : 32'd0);

assign tmp_9_to_int_fu_550_p1 = tmp_9_reg_900;

assign tmp_fu_507_p2 = ((ap_phi_mux_i_phi_fu_164_p4 == 10'd1000) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    data2_addr_reg_770[1:0] <= 2'b00;
    data2_addr_reg_770[31:12] <= 20'b00000000000000000000;
    data2_addr_reg_770_pp0_iter1_reg[1:0] <= 2'b00;
    data2_addr_reg_770_pp0_iter1_reg[31:12] <= 20'b00000000000000000000;
    data2_addr_reg_770_pp0_iter2_reg[1:0] <= 2'b00;
    data2_addr_reg_770_pp0_iter2_reg[31:12] <= 20'b00000000000000000000;
    tmp_7_reg_948[22:0] <= 23'b00000000000000000000000;
    tmp_7_reg_948[31:30] <= 2'b00;
end

endmodule //myFuncAccel
