Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Nov  1 16:06:10 2019
| Host         : EE10854 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file nvv_nmr_timing_summary_routed.rpt -pb nvv_nmr_timing_summary_routed.pb -rpx nvv_nmr_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 59 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.908     -872.386                   2439                51220        0.037        0.000                      0                51208       -0.822       -0.822                       1                 18887  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk100                           {0.000 5.000}        10.000          100.000         
  builder_mmcm_fb                {0.000 5.000}        10.000          100.000         
  main_soclinux_clkout0          {0.000 5.000}        10.000          100.000         
  main_soclinux_clkout1          {0.000 1.250}        2.500           400.000         
  main_soclinux_clkout2          {0.625 1.875}        2.500           400.000         
  main_soclinux_clkout3          {0.000 2.500}        5.000           200.000         
  main_soclinux_clkout4          {0.000 5.000}        10.000          100.000         
    s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
    s7hdmioutclocking_mmcm_clk1  {0.000 0.667}        1.333           749.999         
    s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
eth_clocks_rx                    {0.000 4.000}        8.000           125.000         
eth_rx_clk                       {0.000 4.000}        8.000           125.000         
  main_ethphy_pll_clk_tx         {0.000 4.000}        8.000           125.000         
  main_ethphy_pll_clk_tx90       {2.000 6.000}        8.000           125.000         
  main_ethphy_pll_fb             {0.000 4.000}        8.000           125.000         
eth_tx_clk                       {0.000 4.000}        8.000           125.000         
pix5x_clk                        {0.000 1.347}        2.693           371.333         
pix_clk                          {0.000 6.734}        13.468          74.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                             3.000        0.000                       0                     1  
  builder_mmcm_fb                                                                                                                                                                  8.751        0.000                       0                     2  
  main_soclinux_clkout0               -1.908     -871.761                   2434                46638        0.037        0.000                      0                46638        2.500        0.000                       0                 16661  
  main_soclinux_clkout1                                                                                                                                                            0.345        0.000                       0                    77  
  main_soclinux_clkout2                                                                                                                                                            0.345        0.000                       0                     4  
  main_soclinux_clkout3                1.721        0.000                      0                   39        0.206        0.000                      0                   39        0.264        0.000                       0                    25  
  main_soclinux_clkout4                                                                                                                                                            3.000        0.000                       0                     3  
    s7hdmioutclocking_mmcm_clk0                                                                                                                                                    4.511        0.000                       0                     2  
    s7hdmioutclocking_mmcm_clk1                                                                                                                                                   -0.822       -0.822                       1                     2  
    s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
eth_clocks_rx                                                                                                                                                                      5.845        0.000                       0                     1  
eth_rx_clk                             0.507        0.000                      0                 1284        0.057        0.000                      0                 1284        2.000        0.000                       0                   444  
  main_ethphy_pll_clk_tx                                                                                                                                                           5.845        0.000                       0                     2  
  main_ethphy_pll_clk_tx90                                                                                                                                                         5.845        0.000                       0                     3  
  main_ethphy_pll_fb                                                                                                                                                               6.751        0.000                       0                     2  
eth_tx_clk                            -0.342       -0.625                      5                  658        0.119        0.000                      0                  658        3.500        0.000                       0                   296  
pix5x_clk                                                                                                                                                                          1.026        0.000                       0                     8  
pix_clk                                2.455        0.000                      0                 2589        0.051        0.000                      0                 2589        5.484        0.000                       0                  1352  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                       main_soclinux_clkout0        3.345        0.000                      0                    3                                                                        
                       main_soclinux_clkout3        3.688        0.000                      0                    3                                                                        
                       eth_rx_clk                   2.552        0.000                      0                    3                                                                        
                       eth_tx_clk                   2.377        0.000                      0                    3                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  builder_mmcm_fb
  To Clock:  builder_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout0
  To Clock:  main_soclinux_clkout0

Setup :         2434  Failing Endpoints,  Worst Slack       -1.908ns,  Total Violation     -871.761ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.908ns  (required time - arrival time)
  Source:                 builder_soclinux_grant_reg_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MMCME2_ADV/DEN
                            (rising edge-triggered cell MMCME2_ADV clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.932ns  (logic 1.572ns (15.828%)  route 8.360ns (84.172%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT6=4)
  Clock Path Skew:        0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.525ns = ( 16.525 - 10.000 ) 
    Source Clock Delay      (SCD):    6.389ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=16659, routed)       1.688     6.389    sys_clk
    SLICE_X123Y104       FDRE                                         r  builder_soclinux_grant_reg_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y104       FDRE (Prop_fdre_C_Q)         0.456     6.845 r  builder_soclinux_grant_reg_TMR_1/Q
                         net (fo=3, routed)           0.810     7.655    builder_soclinux_grant_TMR_1
    SLICE_X125Y102       LUT3 (Prop_lut3_I1_O)        0.124     7.779 r  builder_soclinux_grant_TMR_VOTER_2/O
                         net (fo=368, routed)         0.943     8.722    builder_soclinux_grant_TMR_VOTER_2
    SLICE_X130Y102       LUT3 (Prop_lut3_I1_O)        0.124     8.846 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_8_TMR_2/O
                         net (fo=3, routed)           0.691     9.537    main_soclinux_tag_port_dat_w[14]_TMR_2
    SLICE_X130Y102       LUT6 (Prop_lut6_I5_O)        0.124     9.661 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_slave_sel_r[5]_i_3_TMR_2/O
                         net (fo=4, routed)           0.304     9.965    builder_soclinux_slave_sel_r[5]_i_3_n_TMR_2_0
    SLICE_X131Y101       LUT6 (Prop_lut6_I0_O)        0.124    10.089 f  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_slave_sel_r[2]_i_1_TMR_2/O
                         net (fo=15, routed)          0.515    10.604    builder_soclinux_slave_sel_reg[2]_TMR_2
    SLICE_X134Y101       LUT3 (Prop_lut3_I0_O)        0.124    10.728 f  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_interface1_bank_bus_dat_r[7]_i_3_TMR_2/O
                         net (fo=18, routed)          0.519    11.247    builder_wb2csr_next_state_TMR_2
    SLICE_X137Y100       LUT4 (Prop_lut4_I0_O)        0.124    11.371 f  VexRiscv/IBusCachedPlugin_cache/main_soclinux_vexriscv_time_cmp_storage[63]_i_3_TMR_2/O
                         net (fo=106, routed)         0.931    12.302    main_soclinux_interface_adr[4]_TMR_2
    SLICE_X143Y95        LUT6 (Prop_lut6_I5_O)        0.124    12.426 f  VexRiscv/IBusCachedPlugin_cache/MMCME2_ADV_i_7_TMR_2/O
                         net (fo=1, routed)           0.479    12.905    MMCME2_ADV_i_7_n_0_TMR_2
    SLICE_X143Y95        LUT6 (Prop_lut6_I5_O)        0.124    13.029 r  VexRiscv/IBusCachedPlugin_cache/MMCME2_ADV_i_1_TMR_2/O
                         net (fo=2, routed)           0.166    13.195    DEN0_TMR_2
    SLICE_X143Y95        LUT3 (Prop_lut3_I2_O)        0.124    13.319 r  DEN0_TMR_VOTER_0/O
                         net (fo=1, routed)           3.002    16.321    DEN0_TMR_VOTER_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  MMCME2_ADV/DEN
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=16659, routed)       2.062    16.525    sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  MMCME2_ADV/DCLK
                         clock pessimism              0.245    16.770    
                         clock uncertainty           -0.067    16.703    
    MMCME2_ADV_X1Y0      MMCME2_ADV (Setup_mmcme2_adv_DCLK_DEN)
                                                     -2.290    14.413    MMCME2_ADV
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                         -16.321    
  -------------------------------------------------------------------
                         slack                                 -1.908    

Slack (VIOLATED) :        -1.896ns  (required time - arrival time)
  Source:                 builder_soclinux_grant_reg_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_19/D7
                            (rising edge-triggered cell OSERDESE2 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        11.183ns  (logic 1.892ns (16.919%)  route 9.291ns (83.081%))
  Logic Levels:           10  (LUT3=5 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.131ns = ( 16.131 - 10.000 ) 
    Source Clock Delay      (SCD):    6.389ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=16659, routed)       1.688     6.389    sys_clk
    SLICE_X123Y104       FDRE                                         r  builder_soclinux_grant_reg_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y104       FDRE (Prop_fdre_C_Q)         0.456     6.845 r  builder_soclinux_grant_reg_TMR_1/Q
                         net (fo=3, routed)           0.810     7.655    builder_soclinux_grant_TMR_1
    SLICE_X125Y102       LUT3 (Prop_lut3_I1_O)        0.124     7.779 r  builder_soclinux_grant_TMR_VOTER_2/O
                         net (fo=368, routed)         0.943     8.722    builder_soclinux_grant_TMR_VOTER_2
    SLICE_X130Y102       LUT3 (Prop_lut3_I1_O)        0.124     8.846 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_8_TMR_2/O
                         net (fo=3, routed)           0.691     9.537    main_soclinux_tag_port_dat_w[14]_TMR_2
    SLICE_X130Y102       LUT6 (Prop_lut6_I5_O)        0.124     9.661 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_slave_sel_r[5]_i_3_TMR_2/O
                         net (fo=4, routed)           0.304     9.965    builder_soclinux_slave_sel_r[5]_i_3_n_TMR_2_0
    SLICE_X131Y101       LUT6 (Prop_lut6_I0_O)        0.124    10.089 f  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_slave_sel_r[2]_i_1_TMR_2/O
                         net (fo=15, routed)          0.515    10.604    builder_soclinux_slave_sel_reg[2]_TMR_2
    SLICE_X134Y101       LUT3 (Prop_lut3_I0_O)        0.124    10.728 f  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_interface1_bank_bus_dat_r[7]_i_3_TMR_2/O
                         net (fo=18, routed)          0.241    10.969    builder_wb2csr_next_state_TMR_2
    SLICE_X134Y101       LUT4 (Prop_lut4_I0_O)        0.124    11.093 f  VexRiscv/IBusCachedPlugin_cache/MMCME2_ADV_i_5_TMR_2/O
                         net (fo=62, routed)          1.250    12.342    MMCME2_ADV_i_5_n_0_TMR_2
    SLICE_X143Y114       LUT4 (Prop_lut4_I3_O)        0.118    12.460 r  VexRiscv/IBusCachedPlugin_cache/s7hdmioutclocking_mmcm_dat_w_storage[7]_i_2_TMR_2/O
                         net (fo=2, routed)           0.568    13.029    s7hdmioutclocking_mmcm_dat_w_storage[7]_i_2_n_TMR_2_0
    SLICE_X143Y116       LUT6 (Prop_lut6_I5_O)        0.326    13.355 f  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_19_i_8_TMR_2/O
                         net (fo=4, routed)           1.207    14.561    OSERDESE2_19_i_8_n_0_TMR_2
    SLICE_X145Y136       LUT3 (Prop_lut3_I2_O)        0.124    14.685 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_19_i_4_TMR_2/O
                         net (fo=1, routed)           1.463    16.149    VexRiscv_n_576_TMR_2
    SLICE_X157Y154       LUT3 (Prop_lut3_I2_O)        0.124    16.273 r  VexRiscv_n_576_TMR_VOTER_0/O
                         net (fo=2, routed)           1.299    17.572    VexRiscv_n_576_TMR_VOTER_0
    OLOGIC_X1Y173        OSERDESE2                                    r  OSERDESE2_19/D7
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=16659, routed)       1.667    16.131    sys_clk
    OLOGIC_X1Y173        OSERDESE2                                    r  OSERDESE2_19/CLKDIV
                         clock pessimism              0.237    16.368    
                         clock uncertainty           -0.067    16.301    
    OLOGIC_X1Y173        OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.625    15.676    OSERDESE2_19
  -------------------------------------------------------------------
                         required time                         15.676    
                         arrival time                         -17.572    
  -------------------------------------------------------------------
                         slack                                 -1.896    

Slack (VIOLATED) :        -1.745ns  (required time - arrival time)
  Source:                 builder_soclinux_grant_reg_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_19/D8
                            (rising edge-triggered cell OSERDESE2 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        11.032ns  (logic 1.892ns (17.150%)  route 9.140ns (82.850%))
  Logic Levels:           10  (LUT3=5 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.131ns = ( 16.131 - 10.000 ) 
    Source Clock Delay      (SCD):    6.389ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=16659, routed)       1.688     6.389    sys_clk
    SLICE_X123Y104       FDRE                                         r  builder_soclinux_grant_reg_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y104       FDRE (Prop_fdre_C_Q)         0.456     6.845 r  builder_soclinux_grant_reg_TMR_1/Q
                         net (fo=3, routed)           0.810     7.655    builder_soclinux_grant_TMR_1
    SLICE_X125Y102       LUT3 (Prop_lut3_I1_O)        0.124     7.779 r  builder_soclinux_grant_TMR_VOTER_2/O
                         net (fo=368, routed)         0.943     8.722    builder_soclinux_grant_TMR_VOTER_2
    SLICE_X130Y102       LUT3 (Prop_lut3_I1_O)        0.124     8.846 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_8_TMR_2/O
                         net (fo=3, routed)           0.691     9.537    main_soclinux_tag_port_dat_w[14]_TMR_2
    SLICE_X130Y102       LUT6 (Prop_lut6_I5_O)        0.124     9.661 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_slave_sel_r[5]_i_3_TMR_2/O
                         net (fo=4, routed)           0.304     9.965    builder_soclinux_slave_sel_r[5]_i_3_n_TMR_2_0
    SLICE_X131Y101       LUT6 (Prop_lut6_I0_O)        0.124    10.089 f  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_slave_sel_r[2]_i_1_TMR_2/O
                         net (fo=15, routed)          0.515    10.604    builder_soclinux_slave_sel_reg[2]_TMR_2
    SLICE_X134Y101       LUT3 (Prop_lut3_I0_O)        0.124    10.728 f  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_interface1_bank_bus_dat_r[7]_i_3_TMR_2/O
                         net (fo=18, routed)          0.241    10.969    builder_wb2csr_next_state_TMR_2
    SLICE_X134Y101       LUT4 (Prop_lut4_I0_O)        0.124    11.093 f  VexRiscv/IBusCachedPlugin_cache/MMCME2_ADV_i_5_TMR_2/O
                         net (fo=62, routed)          1.250    12.342    MMCME2_ADV_i_5_n_0_TMR_2
    SLICE_X143Y114       LUT4 (Prop_lut4_I3_O)        0.118    12.460 r  VexRiscv/IBusCachedPlugin_cache/s7hdmioutclocking_mmcm_dat_w_storage[7]_i_2_TMR_2/O
                         net (fo=2, routed)           0.568    13.029    s7hdmioutclocking_mmcm_dat_w_storage[7]_i_2_n_TMR_2_0
    SLICE_X143Y116       LUT6 (Prop_lut6_I5_O)        0.326    13.355 f  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_19_i_8_TMR_2/O
                         net (fo=4, routed)           1.207    14.561    OSERDESE2_19_i_8_n_0_TMR_2
    SLICE_X145Y136       LUT3 (Prop_lut3_I2_O)        0.124    14.685 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_19_i_4_TMR_2/O
                         net (fo=1, routed)           1.463    16.149    VexRiscv_n_576_TMR_2
    SLICE_X157Y154       LUT3 (Prop_lut3_I2_O)        0.124    16.273 r  VexRiscv_n_576_TMR_VOTER_0/O
                         net (fo=2, routed)           1.148    17.421    VexRiscv_n_576_TMR_VOTER_0
    OLOGIC_X1Y173        OSERDESE2                                    r  OSERDESE2_19/D8
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=16659, routed)       1.667    16.131    sys_clk
    OLOGIC_X1Y173        OSERDESE2                                    r  OSERDESE2_19/CLKDIV
                         clock pessimism              0.237    16.368    
                         clock uncertainty           -0.067    16.301    
    OLOGIC_X1Y173        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625    15.676    OSERDESE2_19
  -------------------------------------------------------------------
                         required time                         15.676    
                         arrival time                         -17.421    
  -------------------------------------------------------------------
                         slack                                 -1.745    

Slack (VIOLATED) :        -1.666ns  (required time - arrival time)
  Source:                 builder_soclinux_grant_reg_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_20/D4
                            (rising edge-triggered cell OSERDESE2 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        10.955ns  (logic 1.892ns (17.271%)  route 9.063ns (82.729%))
  Logic Levels:           10  (LUT3=5 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.133ns = ( 16.133 - 10.000 ) 
    Source Clock Delay      (SCD):    6.389ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=16659, routed)       1.688     6.389    sys_clk
    SLICE_X123Y104       FDRE                                         r  builder_soclinux_grant_reg_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y104       FDRE (Prop_fdre_C_Q)         0.456     6.845 r  builder_soclinux_grant_reg_TMR_1/Q
                         net (fo=3, routed)           0.810     7.655    builder_soclinux_grant_TMR_1
    SLICE_X125Y102       LUT3 (Prop_lut3_I1_O)        0.124     7.779 r  builder_soclinux_grant_TMR_VOTER_2/O
                         net (fo=368, routed)         0.943     8.722    builder_soclinux_grant_TMR_VOTER_2
    SLICE_X130Y102       LUT3 (Prop_lut3_I1_O)        0.124     8.846 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_8_TMR_2/O
                         net (fo=3, routed)           0.691     9.537    main_soclinux_tag_port_dat_w[14]_TMR_2
    SLICE_X130Y102       LUT6 (Prop_lut6_I5_O)        0.124     9.661 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_slave_sel_r[5]_i_3_TMR_2/O
                         net (fo=4, routed)           0.304     9.965    builder_soclinux_slave_sel_r[5]_i_3_n_TMR_2_0
    SLICE_X131Y101       LUT6 (Prop_lut6_I0_O)        0.124    10.089 f  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_slave_sel_r[2]_i_1_TMR_2/O
                         net (fo=15, routed)          0.515    10.604    builder_soclinux_slave_sel_reg[2]_TMR_2
    SLICE_X134Y101       LUT3 (Prop_lut3_I0_O)        0.124    10.728 f  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_interface1_bank_bus_dat_r[7]_i_3_TMR_2/O
                         net (fo=18, routed)          0.591    11.319    builder_wb2csr_next_state_TMR_2
    SLICE_X138Y104       LUT6 (Prop_lut6_I1_O)        0.124    11.443 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_interface6_bank_bus_dat_r[7]_i_3_TMR_2/O
                         net (fo=3, routed)           0.470    11.914    builder_soclinux_interface6_bank_bus_dat_r[7]_i_3_n_TMR_2_0
    SLICE_X138Y104       LUT4 (Prop_lut4_I3_O)        0.124    12.038 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_19_i_9_TMR_2/O
                         net (fo=2, routed)           1.260    13.298    OSERDESE2_19_i_9_n_0_TMR_2
    SLICE_X140Y125       LUT6 (Prop_lut6_I0_O)        0.124    13.422 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_19_i_6_TMR_2/O
                         net (fo=3, routed)           0.825    14.247    OSERDESE2_19_i_6_n_0_TMR_2
    SLICE_X140Y138       LUT3 (Prop_lut3_I2_O)        0.116    14.363 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_20_i_2_TMR_2/O
                         net (fo=1, routed)           1.494    15.857    main_soclinux_a7ddrphy_dfi_p1_cas_n_TMR_2
    SLICE_X156Y155       LUT3 (Prop_lut3_I2_O)        0.328    16.185 r  main_soclinux_a7ddrphy_dfi_p1_cas_n_TMR_VOTER_0/O
                         net (fo=2, routed)           1.159    17.344    main_soclinux_a7ddrphy_dfi_p1_cas_n_TMR_VOTER_0
    OLOGIC_X1Y171        OSERDESE2                                    r  OSERDESE2_20/D4
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=16659, routed)       1.669    16.133    sys_clk
    OLOGIC_X1Y171        OSERDESE2                                    r  OSERDESE2_20/CLKDIV
                         clock pessimism              0.237    16.370    
                         clock uncertainty           -0.067    16.303    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    15.678    OSERDESE2_20
  -------------------------------------------------------------------
                         required time                         15.678    
                         arrival time                         -17.344    
  -------------------------------------------------------------------
                         slack                                 -1.666    

Slack (VIOLATED) :        -1.664ns  (required time - arrival time)
  Source:                 builder_soclinux_grant_reg_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MMCME2_ADV/DWE
                            (rising edge-triggered cell MMCME2_ADV clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        10.356ns  (logic 1.572ns (15.180%)  route 8.784ns (84.820%))
  Logic Levels:           9  (LUT3=4 LUT5=1 LUT6=4)
  Clock Path Skew:        0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.525ns = ( 16.525 - 10.000 ) 
    Source Clock Delay      (SCD):    6.389ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=16659, routed)       1.688     6.389    sys_clk
    SLICE_X123Y104       FDRE                                         r  builder_soclinux_grant_reg_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y104       FDRE (Prop_fdre_C_Q)         0.456     6.845 r  builder_soclinux_grant_reg_TMR_1/Q
                         net (fo=3, routed)           0.810     7.655    builder_soclinux_grant_TMR_1
    SLICE_X125Y102       LUT3 (Prop_lut3_I1_O)        0.124     7.779 r  builder_soclinux_grant_TMR_VOTER_2/O
                         net (fo=368, routed)         0.943     8.722    builder_soclinux_grant_TMR_VOTER_2
    SLICE_X130Y102       LUT3 (Prop_lut3_I1_O)        0.124     8.846 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_8_TMR_2/O
                         net (fo=3, routed)           0.691     9.537    main_soclinux_tag_port_dat_w[14]_TMR_2
    SLICE_X130Y102       LUT6 (Prop_lut6_I5_O)        0.124     9.661 f  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_slave_sel_r[5]_i_3_TMR_2/O
                         net (fo=4, routed)           0.304     9.965    builder_soclinux_slave_sel_r[5]_i_3_n_TMR_2_0
    SLICE_X131Y101       LUT6 (Prop_lut6_I0_O)        0.124    10.089 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_slave_sel_r[2]_i_1_TMR_2/O
                         net (fo=15, routed)          0.515    10.604    builder_soclinux_slave_sel_reg[2]_TMR_2
    SLICE_X134Y101       LUT3 (Prop_lut3_I0_O)        0.124    10.728 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_interface1_bank_bus_dat_r[7]_i_3_TMR_2/O
                         net (fo=18, routed)          0.391    11.119    builder_wb2csr_next_state_TMR_2
    SLICE_X137Y100       LUT6 (Prop_lut6_I4_O)        0.124    11.243 f  VexRiscv/IBusCachedPlugin_cache/MMCME2_ADV_i_9_TMR_2/O
                         net (fo=1, routed)           0.759    12.003    MMCME2_ADV_i_9_n_0_TMR_2
    SLICE_X143Y96        LUT5 (Prop_lut5_I4_O)        0.124    12.127 r  VexRiscv/IBusCachedPlugin_cache/MMCME2_ADV_i_3_TMR_2/O
                         net (fo=25, routed)          0.800    12.927    MMCME2_ADV_i_3_n_0_TMR_2
    SLICE_X136Y98        LUT6 (Prop_lut6_I0_O)        0.124    13.051 r  VexRiscv/IBusCachedPlugin_cache/MMCME2_ADV_i_2_TMR_2/O
                         net (fo=1, routed)           3.137    16.188    s7hdmioutclocking_mmcm_write_re_TMR_2
    SLICE_X162Y2         LUT3 (Prop_lut3_I2_O)        0.124    16.312 r  s7hdmioutclocking_mmcm_write_re_TMR_VOTER_0/O
                         net (fo=1, routed)           0.433    16.745    s7hdmioutclocking_mmcm_write_re_TMR_VOTER_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  MMCME2_ADV/DWE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=16659, routed)       2.062    16.525    sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  MMCME2_ADV/DCLK
                         clock pessimism              0.245    16.770    
                         clock uncertainty           -0.067    16.703    
    MMCME2_ADV_X1Y0      MMCME2_ADV (Setup_mmcme2_adv_DCLK_DWE)
                                                     -1.622    15.081    MMCME2_ADV
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -16.745    
  -------------------------------------------------------------------
                         slack                                 -1.664    

Slack (VIOLATED) :        -1.611ns  (required time - arrival time)
  Source:                 builder_soclinux_grant_reg_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_20/D3
                            (rising edge-triggered cell OSERDESE2 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        10.900ns  (logic 1.892ns (17.358%)  route 9.008ns (82.642%))
  Logic Levels:           10  (LUT3=5 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.133ns = ( 16.133 - 10.000 ) 
    Source Clock Delay      (SCD):    6.389ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=16659, routed)       1.688     6.389    sys_clk
    SLICE_X123Y104       FDRE                                         r  builder_soclinux_grant_reg_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y104       FDRE (Prop_fdre_C_Q)         0.456     6.845 r  builder_soclinux_grant_reg_TMR_1/Q
                         net (fo=3, routed)           0.810     7.655    builder_soclinux_grant_TMR_1
    SLICE_X125Y102       LUT3 (Prop_lut3_I1_O)        0.124     7.779 r  builder_soclinux_grant_TMR_VOTER_2/O
                         net (fo=368, routed)         0.943     8.722    builder_soclinux_grant_TMR_VOTER_2
    SLICE_X130Y102       LUT3 (Prop_lut3_I1_O)        0.124     8.846 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_8_TMR_2/O
                         net (fo=3, routed)           0.691     9.537    main_soclinux_tag_port_dat_w[14]_TMR_2
    SLICE_X130Y102       LUT6 (Prop_lut6_I5_O)        0.124     9.661 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_slave_sel_r[5]_i_3_TMR_2/O
                         net (fo=4, routed)           0.304     9.965    builder_soclinux_slave_sel_r[5]_i_3_n_TMR_2_0
    SLICE_X131Y101       LUT6 (Prop_lut6_I0_O)        0.124    10.089 f  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_slave_sel_r[2]_i_1_TMR_2/O
                         net (fo=15, routed)          0.515    10.604    builder_soclinux_slave_sel_reg[2]_TMR_2
    SLICE_X134Y101       LUT3 (Prop_lut3_I0_O)        0.124    10.728 f  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_interface1_bank_bus_dat_r[7]_i_3_TMR_2/O
                         net (fo=18, routed)          0.591    11.319    builder_wb2csr_next_state_TMR_2
    SLICE_X138Y104       LUT6 (Prop_lut6_I1_O)        0.124    11.443 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_interface6_bank_bus_dat_r[7]_i_3_TMR_2/O
                         net (fo=3, routed)           0.470    11.914    builder_soclinux_interface6_bank_bus_dat_r[7]_i_3_n_TMR_2_0
    SLICE_X138Y104       LUT4 (Prop_lut4_I3_O)        0.124    12.038 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_19_i_9_TMR_2/O
                         net (fo=2, routed)           1.260    13.298    OSERDESE2_19_i_9_n_0_TMR_2
    SLICE_X140Y125       LUT6 (Prop_lut6_I0_O)        0.124    13.422 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_19_i_6_TMR_2/O
                         net (fo=3, routed)           0.825    14.247    OSERDESE2_19_i_6_n_0_TMR_2
    SLICE_X140Y138       LUT3 (Prop_lut3_I2_O)        0.116    14.363 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_20_i_2_TMR_2/O
                         net (fo=1, routed)           1.494    15.857    main_soclinux_a7ddrphy_dfi_p1_cas_n_TMR_2
    SLICE_X156Y155       LUT3 (Prop_lut3_I2_O)        0.328    16.185 r  main_soclinux_a7ddrphy_dfi_p1_cas_n_TMR_VOTER_0/O
                         net (fo=2, routed)           1.104    17.289    main_soclinux_a7ddrphy_dfi_p1_cas_n_TMR_VOTER_0
    OLOGIC_X1Y171        OSERDESE2                                    r  OSERDESE2_20/D3
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=16659, routed)       1.669    16.133    sys_clk
    OLOGIC_X1Y171        OSERDESE2                                    r  OSERDESE2_20/CLKDIV
                         clock pessimism              0.237    16.370    
                         clock uncertainty           -0.067    16.303    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    15.678    OSERDESE2_20
  -------------------------------------------------------------------
                         required time                         15.678    
                         arrival time                         -17.289    
  -------------------------------------------------------------------
                         slack                                 -1.611    

Slack (VIOLATED) :        -1.605ns  (required time - arrival time)
  Source:                 builder_soclinux_grant_reg_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_20/D6
                            (rising edge-triggered cell OSERDESE2 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        10.894ns  (logic 1.696ns (15.568%)  route 9.198ns (84.432%))
  Logic Levels:           10  (LUT3=5 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.133ns = ( 16.133 - 10.000 ) 
    Source Clock Delay      (SCD):    6.389ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=16659, routed)       1.688     6.389    sys_clk
    SLICE_X123Y104       FDRE                                         r  builder_soclinux_grant_reg_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y104       FDRE (Prop_fdre_C_Q)         0.456     6.845 r  builder_soclinux_grant_reg_TMR_1/Q
                         net (fo=3, routed)           0.810     7.655    builder_soclinux_grant_TMR_1
    SLICE_X125Y102       LUT3 (Prop_lut3_I1_O)        0.124     7.779 r  builder_soclinux_grant_TMR_VOTER_2/O
                         net (fo=368, routed)         0.943     8.722    builder_soclinux_grant_TMR_VOTER_2
    SLICE_X130Y102       LUT3 (Prop_lut3_I1_O)        0.124     8.846 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_8_TMR_2/O
                         net (fo=3, routed)           0.691     9.537    main_soclinux_tag_port_dat_w[14]_TMR_2
    SLICE_X130Y102       LUT6 (Prop_lut6_I5_O)        0.124     9.661 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_slave_sel_r[5]_i_3_TMR_2/O
                         net (fo=4, routed)           0.304     9.965    builder_soclinux_slave_sel_r[5]_i_3_n_TMR_2_0
    SLICE_X131Y101       LUT6 (Prop_lut6_I0_O)        0.124    10.089 f  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_slave_sel_r[2]_i_1_TMR_2/O
                         net (fo=15, routed)          0.515    10.604    builder_soclinux_slave_sel_reg[2]_TMR_2
    SLICE_X134Y101       LUT3 (Prop_lut3_I0_O)        0.124    10.728 f  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_interface1_bank_bus_dat_r[7]_i_3_TMR_2/O
                         net (fo=18, routed)          0.591    11.319    builder_wb2csr_next_state_TMR_2
    SLICE_X138Y104       LUT6 (Prop_lut6_I1_O)        0.124    11.443 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_interface6_bank_bus_dat_r[7]_i_3_TMR_2/O
                         net (fo=3, routed)           0.515    11.958    builder_soclinux_interface6_bank_bus_dat_r[7]_i_3_n_TMR_2_0
    SLICE_X138Y106       LUT3 (Prop_lut3_I2_O)        0.124    12.082 f  VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_storage[3]_i_2_TMR_2/O
                         net (fo=32, routed)          1.274    13.357    main_soclinux_sdram_storage[3]_i_2_n_TMR_2_0
    SLICE_X139Y129       LUT5 (Prop_lut5_I0_O)        0.124    13.481 f  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_19_i_7_TMR_2/O
                         net (fo=4, routed)           0.615    14.096    OSERDESE2_19_i_7_n_0_TMR_2
    SLICE_X140Y135       LUT4 (Prop_lut4_I3_O)        0.124    14.220 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_20_i_3_TMR_2/O
                         net (fo=1, routed)           1.510    15.730    main_soclinux_a7ddrphy_dfi_p2_cas_n_TMR_2
    SLICE_X151Y156       LUT3 (Prop_lut3_I2_O)        0.124    15.854 r  main_soclinux_a7ddrphy_dfi_p2_cas_n_TMR_VOTER_0/O
                         net (fo=2, routed)           1.429    17.283    main_soclinux_a7ddrphy_dfi_p2_cas_n_TMR_VOTER_0
    OLOGIC_X1Y171        OSERDESE2                                    r  OSERDESE2_20/D6
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=16659, routed)       1.669    16.133    sys_clk
    OLOGIC_X1Y171        OSERDESE2                                    r  OSERDESE2_20/CLKDIV
                         clock pessimism              0.237    16.370    
                         clock uncertainty           -0.067    16.303    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    15.678    OSERDESE2_20
  -------------------------------------------------------------------
                         required time                         15.678    
                         arrival time                         -17.283    
  -------------------------------------------------------------------
                         slack                                 -1.605    

Slack (VIOLATED) :        -1.540ns  (required time - arrival time)
  Source:                 builder_soclinux_grant_reg_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_20/D5
                            (rising edge-triggered cell OSERDESE2 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        10.828ns  (logic 1.696ns (15.663%)  route 9.132ns (84.337%))
  Logic Levels:           10  (LUT3=5 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.133ns = ( 16.133 - 10.000 ) 
    Source Clock Delay      (SCD):    6.389ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=16659, routed)       1.688     6.389    sys_clk
    SLICE_X123Y104       FDRE                                         r  builder_soclinux_grant_reg_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y104       FDRE (Prop_fdre_C_Q)         0.456     6.845 r  builder_soclinux_grant_reg_TMR_1/Q
                         net (fo=3, routed)           0.810     7.655    builder_soclinux_grant_TMR_1
    SLICE_X125Y102       LUT3 (Prop_lut3_I1_O)        0.124     7.779 r  builder_soclinux_grant_TMR_VOTER_2/O
                         net (fo=368, routed)         0.943     8.722    builder_soclinux_grant_TMR_VOTER_2
    SLICE_X130Y102       LUT3 (Prop_lut3_I1_O)        0.124     8.846 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_8_TMR_2/O
                         net (fo=3, routed)           0.691     9.537    main_soclinux_tag_port_dat_w[14]_TMR_2
    SLICE_X130Y102       LUT6 (Prop_lut6_I5_O)        0.124     9.661 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_slave_sel_r[5]_i_3_TMR_2/O
                         net (fo=4, routed)           0.304     9.965    builder_soclinux_slave_sel_r[5]_i_3_n_TMR_2_0
    SLICE_X131Y101       LUT6 (Prop_lut6_I0_O)        0.124    10.089 f  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_slave_sel_r[2]_i_1_TMR_2/O
                         net (fo=15, routed)          0.515    10.604    builder_soclinux_slave_sel_reg[2]_TMR_2
    SLICE_X134Y101       LUT3 (Prop_lut3_I0_O)        0.124    10.728 f  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_interface1_bank_bus_dat_r[7]_i_3_TMR_2/O
                         net (fo=18, routed)          0.591    11.319    builder_wb2csr_next_state_TMR_2
    SLICE_X138Y104       LUT6 (Prop_lut6_I1_O)        0.124    11.443 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_interface6_bank_bus_dat_r[7]_i_3_TMR_2/O
                         net (fo=3, routed)           0.515    11.958    builder_soclinux_interface6_bank_bus_dat_r[7]_i_3_n_TMR_2_0
    SLICE_X138Y106       LUT3 (Prop_lut3_I2_O)        0.124    12.082 f  VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_storage[3]_i_2_TMR_2/O
                         net (fo=32, routed)          1.274    13.357    main_soclinux_sdram_storage[3]_i_2_n_TMR_2_0
    SLICE_X139Y129       LUT5 (Prop_lut5_I0_O)        0.124    13.481 f  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_19_i_7_TMR_2/O
                         net (fo=4, routed)           0.615    14.096    OSERDESE2_19_i_7_n_0_TMR_2
    SLICE_X140Y135       LUT4 (Prop_lut4_I3_O)        0.124    14.220 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_20_i_3_TMR_2/O
                         net (fo=1, routed)           1.510    15.730    main_soclinux_a7ddrphy_dfi_p2_cas_n_TMR_2
    SLICE_X151Y156       LUT3 (Prop_lut3_I2_O)        0.124    15.854 r  main_soclinux_a7ddrphy_dfi_p2_cas_n_TMR_VOTER_0/O
                         net (fo=2, routed)           1.363    17.217    main_soclinux_a7ddrphy_dfi_p2_cas_n_TMR_VOTER_0
    OLOGIC_X1Y171        OSERDESE2                                    r  OSERDESE2_20/D5
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=16659, routed)       1.669    16.133    sys_clk
    OLOGIC_X1Y171        OSERDESE2                                    r  OSERDESE2_20/CLKDIV
                         clock pessimism              0.237    16.370    
                         clock uncertainty           -0.067    16.303    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    15.678    OSERDESE2_20
  -------------------------------------------------------------------
                         required time                         15.678    
                         arrival time                         -17.217    
  -------------------------------------------------------------------
                         slack                                 -1.540    

Slack (VIOLATED) :        -1.515ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2_TMR_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        10.712ns  (logic 1.808ns (16.878%)  route 8.904ns (83.122%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.188ns = ( 16.188 - 10.000 ) 
    Source Clock Delay      (SCD):    6.611ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=16659, routed)       1.910     6.611    sys_clk
    SLICE_X141Y77        FDRE                                         r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y77        FDRE (Prop_fdre_C_Q)         0.456     7.067 f  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_TMR_2/Q
                         net (fo=3, routed)           0.728     7.795    stageB_waysHits_TMR_2
    SLICE_X128Y77        LUT3 (Prop_lut3_I2_O)        0.124     7.919 f  stageB_waysHits_TMR_VOTER_1/O
                         net (fo=13, routed)          1.436     9.355    stageB_waysHits_TMR_VOTER_1
    SLICE_X128Y85        LUT4 (Prop_lut4_I3_O)        0.153     9.508 r  VexRiscv/dataCache_1_/_zz_122_[2]_i_2_TMR_1/O
                         net (fo=7, routed)           0.803    10.311    dataCache_1__n_77_TMR_1
    SLICE_X125Y79        LUT6 (Prop_lut6_I5_O)        0.331    10.642 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_24_TMR_1/O
                         net (fo=1, routed)           0.760    11.402    ways_0_data_symbol0_reg_i_24_n_0_TMR_1
    SLICE_X126Y79        LUT6 (Prop_lut6_I1_O)        0.124    11.526 f  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_18_TMR_1/O
                         net (fo=2, routed)           0.452    11.978    ways_0_data_symbol0_reg_i_18_n_0_TMR_1
    SLICE_X122Y79        LUT5 (Prop_lut5_I0_O)        0.124    12.102 f  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_2_TMR_1/O
                         net (fo=116, routed)         0.595    12.697    dataCache_1__n_30_TMR_1
    SLICE_X110Y79        LUT6 (Prop_lut6_I5_O)        0.124    12.821 f  VexRiscv/dataCache_1_/stageA_mask[3]_i_1_TMR_1/O
                         net (fo=345, routed)         0.746    13.567    memory_MulDivIterativePlugin_div_counter_willClear_TMR_1
    SLICE_X113Y76        LUT6 (Prop_lut6_I0_O)        0.124    13.691 f  VexRiscv/dataCache_1_/decode_to_execute_ENV_CTRL[1]_i_1_TMR_1/O
                         net (fo=167, routed)         0.829    14.520    MmuPlugin_dBusAccess_cmd_ready0_TMR_1
    SLICE_X114Y71        LUT6 (Prop_lut6_I4_O)        0.124    14.644 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[31]_i_3_TMR_1/O
                         net (fo=16, routed)          1.306    15.950    IBusCachedPlugin_cache_n_525_TMR_1
    SLICE_X90Y70         LUT3 (Prop_lut3_I1_O)        0.124    16.074 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_1_TMR_1/O
                         net (fo=1, routed)           1.249    17.323    decode_RegFilePlugin_regFileReadAddress2[4]_TMR_1
    RAMB18_X4Y29         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2_TMR_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=16659, routed)       1.724    16.188    sys_clk
    RAMB18_X4Y29         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2_TMR_1/CLKARDCLK
                         clock pessimism              0.253    16.441    
                         clock uncertainty           -0.067    16.374    
    RAMB18_X4Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    15.808    VexRiscv/RegFilePlugin_regFile_reg_2_TMR_1
  -------------------------------------------------------------------
                         required time                         15.808    
                         arrival time                         -17.323    
  -------------------------------------------------------------------
                         slack                                 -1.515    

Slack (VIOLATED) :        -1.501ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_1_TMR_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        10.698ns  (logic 1.808ns (16.900%)  route 8.890ns (83.100%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.188ns = ( 16.188 - 10.000 ) 
    Source Clock Delay      (SCD):    6.611ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=16659, routed)       1.910     6.611    sys_clk
    SLICE_X141Y77        FDRE                                         r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y77        FDRE (Prop_fdre_C_Q)         0.456     7.067 f  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_TMR_2/Q
                         net (fo=3, routed)           0.728     7.795    stageB_waysHits_TMR_2
    SLICE_X128Y77        LUT3 (Prop_lut3_I2_O)        0.124     7.919 f  stageB_waysHits_TMR_VOTER_1/O
                         net (fo=13, routed)          1.436     9.355    stageB_waysHits_TMR_VOTER_1
    SLICE_X128Y85        LUT4 (Prop_lut4_I3_O)        0.153     9.508 r  VexRiscv/dataCache_1_/_zz_122_[2]_i_2_TMR_1/O
                         net (fo=7, routed)           0.803    10.311    dataCache_1__n_77_TMR_1
    SLICE_X125Y79        LUT6 (Prop_lut6_I5_O)        0.331    10.642 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_24_TMR_1/O
                         net (fo=1, routed)           0.760    11.402    ways_0_data_symbol0_reg_i_24_n_0_TMR_1
    SLICE_X126Y79        LUT6 (Prop_lut6_I1_O)        0.124    11.526 f  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_18_TMR_1/O
                         net (fo=2, routed)           0.452    11.978    ways_0_data_symbol0_reg_i_18_n_0_TMR_1
    SLICE_X122Y79        LUT5 (Prop_lut5_I0_O)        0.124    12.102 f  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_2_TMR_1/O
                         net (fo=116, routed)         0.595    12.697    dataCache_1__n_30_TMR_1
    SLICE_X110Y79        LUT6 (Prop_lut6_I5_O)        0.124    12.821 f  VexRiscv/dataCache_1_/stageA_mask[3]_i_1_TMR_1/O
                         net (fo=345, routed)         0.746    13.567    memory_MulDivIterativePlugin_div_counter_willClear_TMR_1
    SLICE_X113Y76        LUT6 (Prop_lut6_I0_O)        0.124    13.691 f  VexRiscv/dataCache_1_/decode_to_execute_ENV_CTRL[1]_i_1_TMR_1/O
                         net (fo=167, routed)         0.829    14.520    MmuPlugin_dBusAccess_cmd_ready0_TMR_1
    SLICE_X114Y71        LUT6 (Prop_lut6_I4_O)        0.124    14.644 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[31]_i_3_TMR_1/O
                         net (fo=16, routed)          1.272    15.917    IBusCachedPlugin_cache_n_525_TMR_1
    SLICE_X90Y70         LUT3 (Prop_lut3_I1_O)        0.124    16.041 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_1_TMR_1/O
                         net (fo=1, routed)           1.268    17.309    decode_RegFilePlugin_regFileReadAddress1[4]_TMR_1
    RAMB18_X4Y28         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1_TMR_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=16659, routed)       1.724    16.188    sys_clk
    RAMB18_X4Y28         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1_TMR_1/CLKARDCLK
                         clock pessimism              0.253    16.441    
                         clock uncertainty           -0.067    16.374    
    RAMB18_X4Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    15.808    VexRiscv/RegFilePlugin_regFile_reg_1_TMR_1
  -------------------------------------------------------------------
                         required time                         15.808    
                         arrival time                         -17.309    
  -------------------------------------------------------------------
                         slack                                 -1.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 main_soclinux_uart_phy_source_payload_data_reg[0]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5_TMR_1/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=16659, routed)       0.574     1.864    sys_clk
    SLICE_X97Y118        FDRE                                         r  main_soclinux_uart_phy_source_payload_data_reg[0]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y118        FDRE (Prop_fdre_C_Q)         0.141     2.005 r  main_soclinux_uart_phy_source_payload_data_reg[0]_TMR_1/Q
                         net (fo=1, routed)           0.056     2.061    storage_1_reg_0_15_0_5_TMR_1/DIA0
    SLICE_X96Y118        RAMD32                                       r  storage_1_reg_0_15_0_5_TMR_1/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=16659, routed)       0.843     2.414    storage_1_reg_0_15_0_5_TMR_1/WCLK
    SLICE_X96Y118        RAMD32                                       r  storage_1_reg_0_15_0_5_TMR_1/RAMA/CLK
                         clock pessimism             -0.537     1.877    
    SLICE_X96Y118        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.024    storage_1_reg_0_15_0_5_TMR_1/RAMA
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 main_soclinux_a7ddrphy_bitslip9_r_reg[14]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_a7ddrphy_bitslip9_r_reg[6]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.086%)  route 0.250ns (63.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=16659, routed)       0.593     1.883    sys_clk
    SLICE_X133Y153       FDRE                                         r  main_soclinux_a7ddrphy_bitslip9_r_reg[14]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y153       FDRE (Prop_fdre_C_Q)         0.141     2.024 r  main_soclinux_a7ddrphy_bitslip9_r_reg[14]_TMR_2/Q
                         net (fo=2, routed)           0.250     2.274    main_soclinux_a7ddrphy_bitslip9_r[14]_TMR_2
    SLICE_X134Y149       FDRE                                         r  main_soclinux_a7ddrphy_bitslip9_r_reg[6]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=16659, routed)       0.867     2.438    sys_clk
    SLICE_X134Y149       FDRE                                         r  main_soclinux_a7ddrphy_bitslip9_r_reg[6]_TMR_2/C
                         clock pessimism             -0.281     2.157    
    SLICE_X134Y149       FDRE (Hold_fdre_C_D)         0.070     2.227    main_soclinux_a7ddrphy_bitslip9_r_reg[6]_TMR_2
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 initiator_csrstorage6_storage_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_18_reg_0_1_72_77_TMR_0/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=16659, routed)       0.591     1.881    sys_clk
    SLICE_X109Y104       FDRE                                         r  initiator_csrstorage6_storage_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141     2.022 r  initiator_csrstorage6_storage_reg[0]_TMR_0/Q
                         net (fo=2, routed)           0.067     2.089    storage_18_reg_0_1_72_77_TMR_0/DIA0
    SLICE_X108Y104       RAMD32                                       r  storage_18_reg_0_1_72_77_TMR_0/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=16659, routed)       0.862     2.433    storage_18_reg_0_1_72_77_TMR_0/WCLK
    SLICE_X108Y104       RAMD32                                       r  storage_18_reg_0_1_72_77_TMR_0/RAMA/CLK
                         clock pessimism             -0.539     1.894    
    SLICE_X108Y104       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.041    storage_18_reg_0_1_72_77_TMR_0/RAMA
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 initiator_csrstorage7_storage_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_18_reg_0_1_84_89_TMR_0/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=16659, routed)       0.591     1.881    sys_clk
    SLICE_X113Y107       FDRE                                         r  initiator_csrstorage7_storage_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.141     2.022 r  initiator_csrstorage7_storage_reg[0]_TMR_0/Q
                         net (fo=2, routed)           0.068     2.090    storage_18_reg_0_1_84_89_TMR_0/DIA0
    SLICE_X112Y107       RAMD32                                       r  storage_18_reg_0_1_84_89_TMR_0/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=16659, routed)       0.862     2.433    storage_18_reg_0_1_84_89_TMR_0/WCLK
    SLICE_X112Y107       RAMD32                                       r  storage_18_reg_0_1_84_89_TMR_0/RAMA/CLK
                         clock pessimism             -0.539     1.894    
    SLICE_X112Y107       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.041    storage_18_reg_0_1_84_89_TMR_0/RAMA
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 initiator_csrstorage8_storage_reg[0]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_18_reg_0_1_96_101_TMR_1/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=16659, routed)       0.591     1.881    sys_clk
    SLICE_X125Y112       FDRE                                         r  initiator_csrstorage8_storage_reg[0]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y112       FDRE (Prop_fdre_C_Q)         0.141     2.022 r  initiator_csrstorage8_storage_reg[0]_TMR_1/Q
                         net (fo=2, routed)           0.068     2.090    storage_18_reg_0_1_96_101_TMR_1/DIA0
    SLICE_X124Y112       RAMD32                                       r  storage_18_reg_0_1_96_101_TMR_1/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=16659, routed)       0.861     2.432    storage_18_reg_0_1_96_101_TMR_1/WCLK
    SLICE_X124Y112       RAMD32                                       r  storage_18_reg_0_1_96_101_TMR_1/RAMA/CLK
                         clock pessimism             -0.538     1.894    
    SLICE_X124Y112       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.041    storage_18_reg_0_1_96_101_TMR_1/RAMA
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 initiator_csrstorage2_storage_reg[11]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_18_reg_0_1_30_35_TMR_2/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.866%)  route 0.222ns (61.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=16659, routed)       0.661     1.951    sys_clk
    SLICE_X131Y99        FDRE                                         r  initiator_csrstorage2_storage_reg[11]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y99        FDRE (Prop_fdre_C_Q)         0.141     2.092 r  initiator_csrstorage2_storage_reg[11]_TMR_2/Q
                         net (fo=2, routed)           0.222     2.314    storage_18_reg_0_1_30_35_TMR_2/DIC1
    SLICE_X128Y101       RAMD32                                       r  storage_18_reg_0_1_30_35_TMR_2/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=16659, routed)       0.866     2.437    storage_18_reg_0_1_30_35_TMR_2/WCLK
    SLICE_X128Y101       RAMD32                                       r  storage_18_reg_0_1_30_35_TMR_2/RAMC_D1/CLK
                         clock pessimism             -0.286     2.151    
    SLICE_X128Y101       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     2.265    storage_18_reg_0_1_30_35_TMR_2/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 main_ethmac_writer_counter_reg[27]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_13_reg_0_1_24_29_TMR_2/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.210%)  route 0.358ns (65.790%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=16659, routed)       0.621     1.911    sys_clk
    SLICE_X147Y101       FDRE                                         r  main_ethmac_writer_counter_reg[27]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y101       FDRE (Prop_fdre_C_Q)         0.141     2.052 r  main_ethmac_writer_counter_reg[27]_TMR_2/Q
                         net (fo=3, routed)           0.133     2.184    main_ethmac_writer_counter_reg[27]_TMR_2
    SLICE_X147Y101       LUT3 (Prop_lut3_I2_O)        0.045     2.229 r  main_ethmac_writer_counter_reg_27__TMR_VOTER_2/O
                         net (fo=3, routed)           0.225     2.454    storage_13_reg_0_1_24_29_TMR_2/DIC0
    SLICE_X144Y98        RAMD32                                       r  storage_13_reg_0_1_24_29_TMR_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=16659, routed)       0.963     2.534    storage_13_reg_0_1_24_29_TMR_2/WCLK
    SLICE_X144Y98        RAMD32                                       r  storage_13_reg_0_1_24_29_TMR_2/RAMC/CLK
                         clock pessimism             -0.286     2.248    
    SLICE_X144Y98        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.392    storage_13_reg_0_1_24_29_TMR_2/RAMC
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 main_soclinux_a7ddrphy_bitslip9_r_reg[1]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_a7ddrphy_bitslip9_o_reg[0]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.254ns (54.902%)  route 0.209ns (45.098%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=16659, routed)       0.619     1.909    sys_clk
    SLICE_X148Y150       FDRE                                         r  main_soclinux_a7ddrphy_bitslip9_r_reg[1]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y150       FDRE (Prop_fdre_C_Q)         0.164     2.073 r  main_soclinux_a7ddrphy_bitslip9_r_reg[1]_TMR_1/Q
                         net (fo=1, routed)           0.052     2.125    main_soclinux_a7ddrphy_bitslip9_r[1]_TMR_1
    SLICE_X149Y150       LUT3 (Prop_lut3_I2_O)        0.045     2.170 r  main_soclinux_a7ddrphy_bitslip9_o[1]_i_2_TMR_1/O
                         net (fo=2, routed)           0.157     2.326    main_soclinux_a7ddrphy_bitslip9_o[1]_i_2_n_TMR_1_0
    SLICE_X148Y149       LUT6 (Prop_lut6_I2_O)        0.045     2.371 r  main_soclinux_a7ddrphy_bitslip9_o[0]_i_1_TMR_1/O
                         net (fo=1, routed)           0.000     2.371    main_soclinux_a7ddrphy_bitslip9_o[0]_TMR_1
    SLICE_X148Y149       FDRE                                         r  main_soclinux_a7ddrphy_bitslip9_o_reg[0]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=16659, routed)       0.893     2.464    sys_clk
    SLICE_X148Y149       FDRE                                         r  main_soclinux_a7ddrphy_bitslip9_o_reg[0]_TMR_1/C
                         clock pessimism             -0.281     2.183    
    SLICE_X148Y149       FDRE (Hold_fdre_C_D)         0.120     2.303    main_soclinux_a7ddrphy_bitslip9_o_reg[0]_TMR_1
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 initiator_csrstorage2_storage_reg[0]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_18_reg_0_1_24_29_TMR_1/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.158%)  route 0.124ns (46.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=16659, routed)       0.620     1.910    sys_clk
    SLICE_X147Y106       FDRE                                         r  initiator_csrstorage2_storage_reg[0]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y106       FDRE (Prop_fdre_C_Q)         0.141     2.051 r  initiator_csrstorage2_storage_reg[0]_TMR_1/Q
                         net (fo=2, routed)           0.124     2.175    storage_18_reg_0_1_24_29_TMR_1/DIA0
    SLICE_X148Y105       RAMD32                                       r  storage_18_reg_0_1_24_29_TMR_1/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=16659, routed)       0.892     2.463    storage_18_reg_0_1_24_29_TMR_1/WCLK
    SLICE_X148Y105       RAMD32                                       r  storage_18_reg_0_1_24_29_TMR_1/RAMA/CLK
                         clock pessimism             -0.515     1.948    
    SLICE_X148Y105       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.095    storage_18_reg_0_1_24_29_TMR_1/RAMA
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 main_soclinux_vexriscv_time_cmp_storage_reg[44]_TMR_2/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_vexriscv_time_cmp_reg[44]_TMR_2/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.590%)  route 0.181ns (52.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=16659, routed)       0.688     1.978    sys_clk
    SLICE_X152Y99        FDSE                                         r  main_soclinux_vexriscv_time_cmp_storage_reg[44]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y99        FDSE (Prop_fdse_C_Q)         0.164     2.142 r  main_soclinux_vexriscv_time_cmp_storage_reg[44]_TMR_2/Q
                         net (fo=2, routed)           0.181     2.323    main_soclinux_vexriscv_time_cmp_storage_reg_n_0_[44]_TMR_2
    SLICE_X152Y101       FDSE                                         r  main_soclinux_vexriscv_time_cmp_reg[44]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=16659, routed)       0.894     2.465    sys_clk
    SLICE_X152Y101       FDSE                                         r  main_soclinux_vexriscv_time_cmp_reg[44]_TMR_2/C
                         clock pessimism             -0.286     2.179    
    SLICE_X152Y101       FDSE (Hold_fdse_C_D)         0.063     2.242    main_soclinux_vexriscv_time_cmp_reg[44]_TMR_2
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV_1/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y30     VexRiscv/RegFilePlugin_regFile_reg_1_TMR_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y30     VexRiscv/RegFilePlugin_regFile_reg_1_TMR_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y28     VexRiscv/RegFilePlugin_regFile_reg_1_TMR_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y28     VexRiscv/RegFilePlugin_regFile_reg_1_TMR_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y28     VexRiscv/RegFilePlugin_regFile_reg_1_TMR_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y28     VexRiscv/RegFilePlugin_regFile_reg_1_TMR_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y31     VexRiscv/RegFilePlugin_regFile_reg_2_TMR_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y31     VexRiscv/RegFilePlugin_regFile_reg_2_TMR_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y29     VexRiscv/RegFilePlugin_regFile_reg_2_TMR_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT0
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y112   storage_18_reg_0_1_96_101_TMR_1/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y99    storage_13_reg_0_1_0_5_TMR_1/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y99    storage_13_reg_0_1_0_5_TMR_1/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y99    storage_13_reg_0_1_0_5_TMR_1/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y99    storage_13_reg_0_1_0_5_TMR_1/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y99    storage_13_reg_0_1_0_5_TMR_1/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y99    storage_13_reg_0_1_0_5_TMR_1/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y112   storage_18_reg_0_1_96_101_TMR_1/RAMA_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y101   storage_18_reg_0_1_90_95_TMR_2/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y101   storage_18_reg_0_1_90_95_TMR_2/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y101   storage_18_reg_0_1_90_95_TMR_2/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y101   storage_18_reg_0_1_90_95_TMR_2/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y101   storage_18_reg_0_1_90_95_TMR_2/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y101   storage_18_reg_0_1_90_95_TMR_2/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y101   storage_18_reg_0_1_90_95_TMR_2/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y101   storage_18_reg_0_1_90_95_TMR_2/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout1
  To Clock:  main_soclinux_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { MMCME2_ADV_1/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y4    BUFG_1/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.500       0.833      ILOGIC_X1Y183    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.500       0.833      ILOGIC_X1Y183    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.500       0.833      ILOGIC_X1Y176    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.500       0.833      ILOGIC_X1Y176    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.500       0.833      ILOGIC_X1Y188    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.500       0.833      ILOGIC_X1Y188    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.500       0.833      ILOGIC_X1Y191    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.500       0.833      ILOGIC_X1Y191    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.500       0.833      ILOGIC_X1Y196    ISERDESE2_12/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout2
  To Clock:  main_soclinux_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout2
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { MMCME2_ADV_1/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y7    BUFG_2/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y182    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y194    OSERDESE2_28/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout3
  To Clock:  main_soclinux_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        1.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[1]_TMR_0/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[0]_TMR_2/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.704ns (23.577%)  route 2.282ns (76.423%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.157ns = ( 11.157 - 5.000 ) 
    Source Clock Delay      (SCD):    6.514ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=23, routed)          1.813     6.514    clk200_clk
    SLICE_X159Y164       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y164       FDSE (Prop_fdse_C_Q)         0.456     6.970 r  main_soclinux_reset_counter_reg[1]_TMR_0/Q
                         net (fo=3, routed)           0.849     7.819    main_soclinux_reset_counter[1]_TMR_0
    SLICE_X158Y165       LUT3 (Prop_lut3_I0_O)        0.124     7.943 r  main_soclinux_reset_counter_1__TMR_VOTER_2/O
                         net (fo=5, routed)           0.826     8.769    main_soclinux_reset_counter_1__TMR_VOTER_2
    SLICE_X159Y166       LUT4 (Prop_lut4_I0_O)        0.124     8.893 r  main_soclinux_reset_counter[3]_i_1_TMR_2/O
                         net (fo=4, routed)           0.606     9.500    main_soclinux_reset_counter[3]_i_1_n_TMR_2_0
    SLICE_X159Y166       FDSE                                         r  main_soclinux_reset_counter_reg[0]_TMR_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=23, routed)          1.694    11.157    clk200_clk
    SLICE_X159Y166       FDSE                                         r  main_soclinux_reset_counter_reg[0]_TMR_2/C
                         clock pessimism              0.329    11.487    
                         clock uncertainty           -0.061    11.425    
    SLICE_X159Y166       FDSE (Setup_fdse_C_CE)      -0.205    11.220    main_soclinux_reset_counter_reg[0]_TMR_2
  -------------------------------------------------------------------
                         required time                         11.220    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[1]_TMR_0/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[2]_TMR_2/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.704ns (23.577%)  route 2.282ns (76.423%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.157ns = ( 11.157 - 5.000 ) 
    Source Clock Delay      (SCD):    6.514ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=23, routed)          1.813     6.514    clk200_clk
    SLICE_X159Y164       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y164       FDSE (Prop_fdse_C_Q)         0.456     6.970 r  main_soclinux_reset_counter_reg[1]_TMR_0/Q
                         net (fo=3, routed)           0.849     7.819    main_soclinux_reset_counter[1]_TMR_0
    SLICE_X158Y165       LUT3 (Prop_lut3_I0_O)        0.124     7.943 r  main_soclinux_reset_counter_1__TMR_VOTER_2/O
                         net (fo=5, routed)           0.826     8.769    main_soclinux_reset_counter_1__TMR_VOTER_2
    SLICE_X159Y166       LUT4 (Prop_lut4_I0_O)        0.124     8.893 r  main_soclinux_reset_counter[3]_i_1_TMR_2/O
                         net (fo=4, routed)           0.606     9.500    main_soclinux_reset_counter[3]_i_1_n_TMR_2_0
    SLICE_X159Y166       FDSE                                         r  main_soclinux_reset_counter_reg[2]_TMR_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=23, routed)          1.694    11.157    clk200_clk
    SLICE_X159Y166       FDSE                                         r  main_soclinux_reset_counter_reg[2]_TMR_2/C
                         clock pessimism              0.329    11.487    
                         clock uncertainty           -0.061    11.425    
    SLICE_X159Y166       FDSE (Setup_fdse_C_CE)      -0.205    11.220    main_soclinux_reset_counter_reg[2]_TMR_2
  -------------------------------------------------------------------
                         required time                         11.220    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[1]_TMR_0/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[3]_TMR_2/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.704ns (23.577%)  route 2.282ns (76.423%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.157ns = ( 11.157 - 5.000 ) 
    Source Clock Delay      (SCD):    6.514ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=23, routed)          1.813     6.514    clk200_clk
    SLICE_X159Y164       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y164       FDSE (Prop_fdse_C_Q)         0.456     6.970 r  main_soclinux_reset_counter_reg[1]_TMR_0/Q
                         net (fo=3, routed)           0.849     7.819    main_soclinux_reset_counter[1]_TMR_0
    SLICE_X158Y165       LUT3 (Prop_lut3_I0_O)        0.124     7.943 r  main_soclinux_reset_counter_1__TMR_VOTER_2/O
                         net (fo=5, routed)           0.826     8.769    main_soclinux_reset_counter_1__TMR_VOTER_2
    SLICE_X159Y166       LUT4 (Prop_lut4_I0_O)        0.124     8.893 r  main_soclinux_reset_counter[3]_i_1_TMR_2/O
                         net (fo=4, routed)           0.606     9.500    main_soclinux_reset_counter[3]_i_1_n_TMR_2_0
    SLICE_X159Y166       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=23, routed)          1.694    11.157    clk200_clk
    SLICE_X159Y166       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_2/C
                         clock pessimism              0.329    11.487    
                         clock uncertainty           -0.061    11.425    
    SLICE_X159Y166       FDSE (Setup_fdse_C_CE)      -0.205    11.220    main_soclinux_reset_counter_reg[3]_TMR_2
  -------------------------------------------------------------------
                         required time                         11.220    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[1]_TMR_0/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[2]_TMR_0/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.704ns (23.693%)  route 2.267ns (76.307%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 11.161 - 5.000 ) 
    Source Clock Delay      (SCD):    6.514ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=23, routed)          1.813     6.514    clk200_clk
    SLICE_X159Y164       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y164       FDSE (Prop_fdse_C_Q)         0.456     6.970 r  main_soclinux_reset_counter_reg[1]_TMR_0/Q
                         net (fo=3, routed)           0.679     7.649    main_soclinux_reset_counter[1]_TMR_0
    SLICE_X158Y165       LUT3 (Prop_lut3_I0_O)        0.124     7.773 r  main_soclinux_reset_counter_1__TMR_VOTER_0/O
                         net (fo=5, routed)           0.986     8.758    main_soclinux_reset_counter_1__TMR_VOTER_0
    SLICE_X161Y164       LUT4 (Prop_lut4_I0_O)        0.124     8.882 r  main_soclinux_reset_counter[3]_i_1_TMR_0/O
                         net (fo=4, routed)           0.603     9.485    main_soclinux_reset_counter[3]_i_1_n_TMR_0_0
    SLICE_X161Y164       FDSE                                         r  main_soclinux_reset_counter_reg[2]_TMR_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=23, routed)          1.698    11.161    clk200_clk
    SLICE_X161Y164       FDSE                                         r  main_soclinux_reset_counter_reg[2]_TMR_0/C
                         clock pessimism              0.315    11.477    
                         clock uncertainty           -0.061    11.415    
    SLICE_X161Y164       FDSE (Setup_fdse_C_CE)      -0.205    11.210    main_soclinux_reset_counter_reg[2]_TMR_0
  -------------------------------------------------------------------
                         required time                         11.210    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[1]_TMR_0/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[3]_TMR_0/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.704ns (23.693%)  route 2.267ns (76.307%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 11.161 - 5.000 ) 
    Source Clock Delay      (SCD):    6.514ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=23, routed)          1.813     6.514    clk200_clk
    SLICE_X159Y164       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y164       FDSE (Prop_fdse_C_Q)         0.456     6.970 r  main_soclinux_reset_counter_reg[1]_TMR_0/Q
                         net (fo=3, routed)           0.679     7.649    main_soclinux_reset_counter[1]_TMR_0
    SLICE_X158Y165       LUT3 (Prop_lut3_I0_O)        0.124     7.773 r  main_soclinux_reset_counter_1__TMR_VOTER_0/O
                         net (fo=5, routed)           0.986     8.758    main_soclinux_reset_counter_1__TMR_VOTER_0
    SLICE_X161Y164       LUT4 (Prop_lut4_I0_O)        0.124     8.882 r  main_soclinux_reset_counter[3]_i_1_TMR_0/O
                         net (fo=4, routed)           0.603     9.485    main_soclinux_reset_counter[3]_i_1_n_TMR_0_0
    SLICE_X161Y164       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=23, routed)          1.698    11.161    clk200_clk
    SLICE_X161Y164       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_0/C
                         clock pessimism              0.315    11.477    
                         clock uncertainty           -0.061    11.415    
    SLICE_X161Y164       FDSE (Setup_fdse_C_CE)      -0.205    11.210    main_soclinux_reset_counter_reg[3]_TMR_0
  -------------------------------------------------------------------
                         required time                         11.210    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.763ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[2]_TMR_0/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[0]_TMR_1/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.704ns (24.041%)  route 2.224ns (75.959%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.158ns = ( 11.158 - 5.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=23, routed)          1.815     6.516    clk200_clk
    SLICE_X161Y164       FDSE                                         r  main_soclinux_reset_counter_reg[2]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y164       FDSE (Prop_fdse_C_Q)         0.456     6.972 r  main_soclinux_reset_counter_reg[2]_TMR_0/Q
                         net (fo=3, routed)           0.977     7.949    main_soclinux_reset_counter[2]_TMR_0
    SLICE_X159Y166       LUT3 (Prop_lut3_I0_O)        0.124     8.073 r  main_soclinux_reset_counter_2__TMR_VOTER_1/O
                         net (fo=4, routed)           0.660     8.733    main_soclinux_reset_counter_2__TMR_VOTER_1
    SLICE_X159Y165       LUT4 (Prop_lut4_I2_O)        0.124     8.857 r  main_soclinux_reset_counter[3]_i_1_TMR_1/O
                         net (fo=4, routed)           0.587     9.444    main_soclinux_reset_counter[3]_i_1_n_TMR_1_0
    SLICE_X159Y165       FDSE                                         r  main_soclinux_reset_counter_reg[0]_TMR_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=23, routed)          1.695    11.158    clk200_clk
    SLICE_X159Y165       FDSE                                         r  main_soclinux_reset_counter_reg[0]_TMR_1/C
                         clock pessimism              0.315    11.474    
                         clock uncertainty           -0.061    11.412    
    SLICE_X159Y165       FDSE (Setup_fdse_C_CE)      -0.205    11.207    main_soclinux_reset_counter_reg[0]_TMR_1
  -------------------------------------------------------------------
                         required time                         11.207    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.763ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[2]_TMR_0/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[1]_TMR_1/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.704ns (24.041%)  route 2.224ns (75.959%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.158ns = ( 11.158 - 5.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=23, routed)          1.815     6.516    clk200_clk
    SLICE_X161Y164       FDSE                                         r  main_soclinux_reset_counter_reg[2]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y164       FDSE (Prop_fdse_C_Q)         0.456     6.972 r  main_soclinux_reset_counter_reg[2]_TMR_0/Q
                         net (fo=3, routed)           0.977     7.949    main_soclinux_reset_counter[2]_TMR_0
    SLICE_X159Y166       LUT3 (Prop_lut3_I0_O)        0.124     8.073 r  main_soclinux_reset_counter_2__TMR_VOTER_1/O
                         net (fo=4, routed)           0.660     8.733    main_soclinux_reset_counter_2__TMR_VOTER_1
    SLICE_X159Y165       LUT4 (Prop_lut4_I2_O)        0.124     8.857 r  main_soclinux_reset_counter[3]_i_1_TMR_1/O
                         net (fo=4, routed)           0.587     9.444    main_soclinux_reset_counter[3]_i_1_n_TMR_1_0
    SLICE_X159Y165       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=23, routed)          1.695    11.158    clk200_clk
    SLICE_X159Y165       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_1/C
                         clock pessimism              0.315    11.474    
                         clock uncertainty           -0.061    11.412    
    SLICE_X159Y165       FDSE (Setup_fdse_C_CE)      -0.205    11.207    main_soclinux_reset_counter_reg[1]_TMR_1
  -------------------------------------------------------------------
                         required time                         11.207    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.763ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[2]_TMR_0/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[2]_TMR_1/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.704ns (24.041%)  route 2.224ns (75.959%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.158ns = ( 11.158 - 5.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=23, routed)          1.815     6.516    clk200_clk
    SLICE_X161Y164       FDSE                                         r  main_soclinux_reset_counter_reg[2]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y164       FDSE (Prop_fdse_C_Q)         0.456     6.972 r  main_soclinux_reset_counter_reg[2]_TMR_0/Q
                         net (fo=3, routed)           0.977     7.949    main_soclinux_reset_counter[2]_TMR_0
    SLICE_X159Y166       LUT3 (Prop_lut3_I0_O)        0.124     8.073 r  main_soclinux_reset_counter_2__TMR_VOTER_1/O
                         net (fo=4, routed)           0.660     8.733    main_soclinux_reset_counter_2__TMR_VOTER_1
    SLICE_X159Y165       LUT4 (Prop_lut4_I2_O)        0.124     8.857 r  main_soclinux_reset_counter[3]_i_1_TMR_1/O
                         net (fo=4, routed)           0.587     9.444    main_soclinux_reset_counter[3]_i_1_n_TMR_1_0
    SLICE_X159Y165       FDSE                                         r  main_soclinux_reset_counter_reg[2]_TMR_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=23, routed)          1.695    11.158    clk200_clk
    SLICE_X159Y165       FDSE                                         r  main_soclinux_reset_counter_reg[2]_TMR_1/C
                         clock pessimism              0.315    11.474    
                         clock uncertainty           -0.061    11.412    
    SLICE_X159Y165       FDSE (Setup_fdse_C_CE)      -0.205    11.207    main_soclinux_reset_counter_reg[2]_TMR_1
  -------------------------------------------------------------------
                         required time                         11.207    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.763ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[2]_TMR_0/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[3]_TMR_1/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.704ns (24.041%)  route 2.224ns (75.959%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.158ns = ( 11.158 - 5.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=23, routed)          1.815     6.516    clk200_clk
    SLICE_X161Y164       FDSE                                         r  main_soclinux_reset_counter_reg[2]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y164       FDSE (Prop_fdse_C_Q)         0.456     6.972 r  main_soclinux_reset_counter_reg[2]_TMR_0/Q
                         net (fo=3, routed)           0.977     7.949    main_soclinux_reset_counter[2]_TMR_0
    SLICE_X159Y166       LUT3 (Prop_lut3_I0_O)        0.124     8.073 r  main_soclinux_reset_counter_2__TMR_VOTER_1/O
                         net (fo=4, routed)           0.660     8.733    main_soclinux_reset_counter_2__TMR_VOTER_1
    SLICE_X159Y165       LUT4 (Prop_lut4_I2_O)        0.124     8.857 r  main_soclinux_reset_counter[3]_i_1_TMR_1/O
                         net (fo=4, routed)           0.587     9.444    main_soclinux_reset_counter[3]_i_1_n_TMR_1_0
    SLICE_X159Y165       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=23, routed)          1.695    11.158    clk200_clk
    SLICE_X159Y165       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_1/C
                         clock pessimism              0.315    11.474    
                         clock uncertainty           -0.061    11.412    
    SLICE_X159Y165       FDSE (Setup_fdse_C_CE)      -0.205    11.207    main_soclinux_reset_counter_reg[3]_TMR_1
  -------------------------------------------------------------------
                         required time                         11.207    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[1]_TMR_0/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[1]_TMR_2/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.704ns (23.974%)  route 2.233ns (76.026%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.156ns = ( 11.156 - 5.000 ) 
    Source Clock Delay      (SCD):    6.514ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=23, routed)          1.813     6.514    clk200_clk
    SLICE_X159Y164       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y164       FDSE (Prop_fdse_C_Q)         0.456     6.970 r  main_soclinux_reset_counter_reg[1]_TMR_0/Q
                         net (fo=3, routed)           0.849     7.819    main_soclinux_reset_counter[1]_TMR_0
    SLICE_X158Y165       LUT3 (Prop_lut3_I0_O)        0.124     7.943 r  main_soclinux_reset_counter_1__TMR_VOTER_2/O
                         net (fo=5, routed)           0.826     8.769    main_soclinux_reset_counter_1__TMR_VOTER_2
    SLICE_X159Y166       LUT4 (Prop_lut4_I0_O)        0.124     8.893 r  main_soclinux_reset_counter[3]_i_1_TMR_2/O
                         net (fo=4, routed)           0.557     9.450    main_soclinux_reset_counter[3]_i_1_n_TMR_2_0
    SLICE_X158Y167       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=23, routed)          1.693    11.156    clk200_clk
    SLICE_X158Y167       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_2/C
                         clock pessimism              0.329    11.486    
                         clock uncertainty           -0.061    11.424    
    SLICE_X158Y167       FDSE (Setup_fdse_C_CE)      -0.169    11.255    main_soclinux_reset_counter_reg[1]_TMR_2
  -------------------------------------------------------------------
                         required time                         11.255    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                  1.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 FDPE_7_TMR_2/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_ic_reset_reg_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.227ns (62.711%)  route 0.135ns (37.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=23, routed)          0.641     1.931    clk200_clk
    SLICE_X161Y166       FDPE                                         r  FDPE_7_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y166       FDPE (Prop_fdpe_C_Q)         0.128     2.059 r  FDPE_7_TMR_2/Q
                         net (fo=5, routed)           0.135     2.194    clk200_rst_TMR_2
    SLICE_X158Y166       LUT6 (Prop_lut6_I5_O)        0.099     2.293 r  main_soclinux_ic_reset_i_1_TMR_2/O
                         net (fo=1, routed)           0.000     2.293    main_soclinux_ic_reset_i_1_n_0_TMR_2
    SLICE_X158Y166       FDRE                                         r  main_soclinux_ic_reset_reg_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=23, routed)          0.910     2.482    clk200_clk
    SLICE_X158Y166       FDRE                                         r  main_soclinux_ic_reset_reg_TMR_2/C
                         clock pessimism             -0.515     1.967    
    SLICE_X158Y166       FDRE (Hold_fdre_C_D)         0.120     2.087    main_soclinux_ic_reset_reg_TMR_2
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 FDPE_7_TMR_2/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[1]_TMR_2/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.565%)  route 0.204ns (61.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=23, routed)          0.641     1.931    clk200_clk
    SLICE_X161Y166       FDPE                                         r  FDPE_7_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y166       FDPE (Prop_fdpe_C_Q)         0.128     2.059 r  FDPE_7_TMR_2/Q
                         net (fo=5, routed)           0.204     2.263    clk200_rst_TMR_2
    SLICE_X158Y167       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_2/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=23, routed)          0.910     2.481    clk200_clk
    SLICE_X158Y167       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_2/C
                         clock pessimism             -0.515     1.966    
    SLICE_X158Y167       FDSE (Hold_fdse_C_S)        -0.045     1.921    main_soclinux_reset_counter_reg[1]_TMR_2
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 FDPE_7_TMR_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[0]_TMR_1/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.828%)  route 0.193ns (60.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=23, routed)          0.642     1.932    clk200_clk
    SLICE_X160Y165       FDPE                                         r  FDPE_7_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y165       FDPE (Prop_fdpe_C_Q)         0.128     2.060 r  FDPE_7_TMR_1/Q
                         net (fo=5, routed)           0.193     2.253    clk200_rst_TMR_1
    SLICE_X159Y165       FDSE                                         r  main_soclinux_reset_counter_reg[0]_TMR_1/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=23, routed)          0.911     2.483    clk200_clk
    SLICE_X159Y165       FDSE                                         r  main_soclinux_reset_counter_reg[0]_TMR_1/C
                         clock pessimism             -0.515     1.968    
    SLICE_X159Y165       FDSE (Hold_fdse_C_S)        -0.072     1.896    main_soclinux_reset_counter_reg[0]_TMR_1
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 FDPE_7_TMR_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[1]_TMR_1/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.828%)  route 0.193ns (60.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=23, routed)          0.642     1.932    clk200_clk
    SLICE_X160Y165       FDPE                                         r  FDPE_7_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y165       FDPE (Prop_fdpe_C_Q)         0.128     2.060 r  FDPE_7_TMR_1/Q
                         net (fo=5, routed)           0.193     2.253    clk200_rst_TMR_1
    SLICE_X159Y165       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_1/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=23, routed)          0.911     2.483    clk200_clk
    SLICE_X159Y165       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_1/C
                         clock pessimism             -0.515     1.968    
    SLICE_X159Y165       FDSE (Hold_fdse_C_S)        -0.072     1.896    main_soclinux_reset_counter_reg[1]_TMR_1
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 FDPE_7_TMR_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[2]_TMR_1/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.828%)  route 0.193ns (60.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=23, routed)          0.642     1.932    clk200_clk
    SLICE_X160Y165       FDPE                                         r  FDPE_7_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y165       FDPE (Prop_fdpe_C_Q)         0.128     2.060 r  FDPE_7_TMR_1/Q
                         net (fo=5, routed)           0.193     2.253    clk200_rst_TMR_1
    SLICE_X159Y165       FDSE                                         r  main_soclinux_reset_counter_reg[2]_TMR_1/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=23, routed)          0.911     2.483    clk200_clk
    SLICE_X159Y165       FDSE                                         r  main_soclinux_reset_counter_reg[2]_TMR_1/C
                         clock pessimism             -0.515     1.968    
    SLICE_X159Y165       FDSE (Hold_fdse_C_S)        -0.072     1.896    main_soclinux_reset_counter_reg[2]_TMR_1
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 FDPE_7_TMR_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[3]_TMR_1/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.828%)  route 0.193ns (60.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=23, routed)          0.642     1.932    clk200_clk
    SLICE_X160Y165       FDPE                                         r  FDPE_7_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y165       FDPE (Prop_fdpe_C_Q)         0.128     2.060 r  FDPE_7_TMR_1/Q
                         net (fo=5, routed)           0.193     2.253    clk200_rst_TMR_1
    SLICE_X159Y165       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_1/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=23, routed)          0.911     2.483    clk200_clk
    SLICE_X159Y165       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_1/C
                         clock pessimism             -0.515     1.968    
    SLICE_X159Y165       FDSE (Hold_fdse_C_S)        -0.072     1.896    main_soclinux_reset_counter_reg[3]_TMR_1
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 FDPE_7_TMR_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_ic_reset_reg_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.227ns (42.833%)  route 0.303ns (57.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=23, routed)          0.642     1.932    clk200_clk
    SLICE_X160Y165       FDPE                                         r  FDPE_7_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y165       FDPE (Prop_fdpe_C_Q)         0.128     2.060 r  FDPE_7_TMR_1/Q
                         net (fo=5, routed)           0.303     2.363    clk200_rst_TMR_1
    SLICE_X158Y165       LUT6 (Prop_lut6_I5_O)        0.099     2.462 r  main_soclinux_ic_reset_i_1_TMR_1/O
                         net (fo=1, routed)           0.000     2.462    main_soclinux_ic_reset_i_1_n_0_TMR_1
    SLICE_X158Y165       FDRE                                         r  main_soclinux_ic_reset_reg_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=23, routed)          0.911     2.483    clk200_clk
    SLICE_X158Y165       FDRE                                         r  main_soclinux_ic_reset_reg_TMR_1/C
                         clock pessimism             -0.515     1.968    
    SLICE_X158Y165       FDRE (Hold_fdre_C_D)         0.120     2.088    main_soclinux_ic_reset_reg_TMR_1
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[0]_TMR_0/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.227ns (50.448%)  route 0.223ns (49.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=23, routed)          0.641     1.931    clk200_clk
    SLICE_X159Y164       FDSE                                         r  main_soclinux_reset_counter_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y164       FDSE (Prop_fdse_C_Q)         0.128     2.059 f  main_soclinux_reset_counter_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.084     2.142    main_soclinux_reset_counter[0]_TMR_0
    SLICE_X159Y164       LUT3 (Prop_lut3_I0_O)        0.099     2.241 r  main_soclinux_reset_counter_0__TMR_VOTER_0/O
                         net (fo=6, routed)           0.139     2.381    main_soclinux_reset_counter0[0]_TMR_0
    SLICE_X159Y164       FDSE                                         r  main_soclinux_reset_counter_reg[0]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=23, routed)          0.912     2.484    clk200_clk
    SLICE_X159Y164       FDSE                                         r  main_soclinux_reset_counter_reg[0]_TMR_0/C
                         clock pessimism             -0.553     1.931    
    SLICE_X159Y164       FDSE (Hold_fdse_C_D)         0.075     2.006    main_soclinux_reset_counter_reg[0]_TMR_0
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 FDPE_7_TMR_0/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[2]_TMR_0/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.567%)  route 0.177ns (54.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=23, routed)          0.642     1.932    clk200_clk
    SLICE_X162Y164       FDPE                                         r  FDPE_7_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y164       FDPE (Prop_fdpe_C_Q)         0.148     2.080 r  FDPE_7_TMR_0/Q
                         net (fo=5, routed)           0.177     2.257    clk200_rst_TMR_0
    SLICE_X161Y164       FDSE                                         r  main_soclinux_reset_counter_reg[2]_TMR_0/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=23, routed)          0.913     2.485    clk200_clk
    SLICE_X161Y164       FDSE                                         r  main_soclinux_reset_counter_reg[2]_TMR_0/C
                         clock pessimism             -0.538     1.947    
    SLICE_X161Y164       FDSE (Hold_fdse_C_S)        -0.071     1.876    main_soclinux_reset_counter_reg[2]_TMR_0
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 FDPE_7_TMR_0/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[3]_TMR_0/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.567%)  route 0.177ns (54.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=23, routed)          0.642     1.932    clk200_clk
    SLICE_X162Y164       FDPE                                         r  FDPE_7_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y164       FDPE (Prop_fdpe_C_Q)         0.148     2.080 r  FDPE_7_TMR_0/Q
                         net (fo=5, routed)           0.177     2.257    clk200_rst_TMR_0
    SLICE_X161Y164       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_0/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=23, routed)          0.913     2.485    clk200_clk
    SLICE_X161Y164       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_0/C
                         clock pessimism             -0.538     1.947    
    SLICE_X161Y164       FDSE (Hold_fdse_C_S)        -0.071     1.876    main_soclinux_reset_counter_reg[3]_TMR_0
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.381    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV_1/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y5    BUFG_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT3
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X162Y164   FDPE_6_TMR_0/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X160Y165   FDPE_6_TMR_1/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X161Y166   FDPE_6_TMR_2/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X162Y164   FDPE_7_TMR_0/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X160Y165   FDPE_7_TMR_1/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X161Y166   FDPE_7_TMR_2/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT3
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X160Y165   FDPE_6_TMR_1/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X161Y166   FDPE_6_TMR_2/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X160Y165   FDPE_7_TMR_1/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X161Y166   FDPE_7_TMR_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X161Y165   main_soclinux_ic_reset_reg_TMR_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X158Y165   main_soclinux_ic_reset_reg_TMR_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X158Y166   main_soclinux_ic_reset_reg_TMR_2/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X159Y164   main_soclinux_reset_counter_reg[0]_TMR_0/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X159Y165   main_soclinux_reset_counter_reg[0]_TMR_1/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X159Y166   main_soclinux_reset_counter_reg[0]_TMR_2/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X162Y164   FDPE_6_TMR_0/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X162Y164   FDPE_7_TMR_0/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X161Y164   main_soclinux_reset_counter_reg[2]_TMR_0/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X161Y164   main_soclinux_reset_counter_reg[3]_TMR_0/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X162Y164   FDPE_6_TMR_0/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X160Y165   FDPE_6_TMR_1/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X162Y164   FDPE_7_TMR_0/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X160Y165   FDPE_7_TMR_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X161Y165   main_soclinux_ic_reset_reg_TMR_0/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X159Y164   main_soclinux_reset_counter_reg[0]_TMR_0/C



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout4
  To Clock:  main_soclinux_clkout4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout4
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV_1/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT4
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT4
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  s7hdmioutclocking_mmcm_clk0
  To Clock:  s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y1    BUFG_8/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  s7hdmioutclocking_mmcm_clk1
  To Clock:  s7hdmioutclocking_mmcm_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.822ns,  Total Violation       -0.822ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7hdmioutclocking_mmcm_clk1
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.333       -0.822     BUFGCTRL_X0Y6    BUFG_9/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.333       0.084      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.333       212.027    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  s7hdmioutclocking_mmcm_fb
  To Clock:  s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 IDDR_4/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethphy_source_payload_data_reg[7]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.077ns  (logic 0.508ns (7.178%)  route 6.569ns (92.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 9.730 - 8.000 ) 
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         2.026     2.026    eth_rx_clk
    ILOGIC_X0Y86         IDDR                                         r  IDDR_4/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y86         IDDR (Prop_iddr_C_Q2)        0.508     2.534 r  IDDR_4/Q2
                         net (fo=3, routed)           6.569     9.103    main_ethphy_rx_data[7]
    SLICE_X137Y65        FDRE                                         r  main_ethphy_source_payload_data_reg[7]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=444, routed)         1.730     9.730    eth_rx_clk
    SLICE_X137Y65        FDRE                                         r  main_ethphy_source_payload_data_reg[7]_TMR_0/C
                         clock pessimism              0.016     9.746    
                         clock uncertainty           -0.035     9.711    
    SLICE_X137Y65        FDRE (Setup_fdre_C_D)       -0.101     9.610    main_ethphy_source_payload_data_reg[7]_TMR_0
  -------------------------------------------------------------------
                         required time                          9.610    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 IDDR_3/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethphy_source_payload_data_reg[2]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.051ns  (logic 0.517ns (7.332%)  route 6.534ns (92.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 9.730 - 8.000 ) 
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         2.030     2.030    eth_rx_clk
    ILOGIC_X0Y91         IDDR                                         r  IDDR_3/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y91         IDDR (Prop_iddr_C_Q1)        0.517     2.547 r  IDDR_3/Q1
                         net (fo=3, routed)           6.534     9.081    main_ethphy_rx_data[2]
    SLICE_X137Y65        FDRE                                         r  main_ethphy_source_payload_data_reg[2]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=444, routed)         1.730     9.730    eth_rx_clk
    SLICE_X137Y65        FDRE                                         r  main_ethphy_source_payload_data_reg[2]_TMR_0/C
                         clock pessimism              0.016     9.746    
                         clock uncertainty           -0.035     9.711    
    SLICE_X137Y65        FDRE (Setup_fdre_C_D)       -0.117     9.594    main_ethphy_source_payload_data_reg[2]_TMR_0
  -------------------------------------------------------------------
                         required time                          9.594    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 IDDR_4/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethphy_source_payload_data_reg[7]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 0.508ns (7.196%)  route 6.551ns (92.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 9.731 - 8.000 ) 
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         2.026     2.026    eth_rx_clk
    ILOGIC_X0Y86         IDDR                                         r  IDDR_4/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y86         IDDR (Prop_iddr_C_Q2)        0.508     2.534 r  IDDR_4/Q2
                         net (fo=3, routed)           6.551     9.085    main_ethphy_rx_data[7]
    SLICE_X138Y63        FDRE                                         r  main_ethphy_source_payload_data_reg[7]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=444, routed)         1.731     9.731    eth_rx_clk
    SLICE_X138Y63        FDRE                                         r  main_ethphy_source_payload_data_reg[7]_TMR_1/C
                         clock pessimism              0.016     9.747    
                         clock uncertainty           -0.035     9.712    
    SLICE_X138Y63        FDRE (Setup_fdre_C_D)       -0.112     9.600    main_ethphy_source_payload_data_reg[7]_TMR_1
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 IDDR_3/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethphy_source_payload_data_reg[6]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 0.508ns (7.177%)  route 6.570ns (92.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 9.731 - 8.000 ) 
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         2.030     2.030    eth_rx_clk
    ILOGIC_X0Y91         IDDR                                         r  IDDR_3/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y91         IDDR (Prop_iddr_C_Q2)        0.508     2.538 r  IDDR_3/Q2
                         net (fo=3, routed)           6.570     9.108    main_ethphy_rx_data[6]
    SLICE_X136Y63        FDRE                                         r  main_ethphy_source_payload_data_reg[6]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=444, routed)         1.731     9.731    eth_rx_clk
    SLICE_X136Y63        FDRE                                         r  main_ethphy_source_payload_data_reg[6]_TMR_0/C
                         clock pessimism              0.016     9.747    
                         clock uncertainty           -0.035     9.712    
    SLICE_X136Y63        FDRE (Setup_fdre_C_D)       -0.082     9.630    main_ethphy_source_payload_data_reg[6]_TMR_0
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 IDDR_4/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethphy_source_payload_data_reg[7]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.011ns  (logic 0.508ns (7.245%)  route 6.503ns (92.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 9.730 - 8.000 ) 
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         2.026     2.026    eth_rx_clk
    ILOGIC_X0Y86         IDDR                                         r  IDDR_4/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y86         IDDR (Prop_iddr_C_Q2)        0.508     2.534 r  IDDR_4/Q2
                         net (fo=3, routed)           6.503     9.037    main_ethphy_rx_data[7]
    SLICE_X131Y63        FDRE                                         r  main_ethphy_source_payload_data_reg[7]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=444, routed)         1.730     9.730    eth_rx_clk
    SLICE_X131Y63        FDRE                                         r  main_ethphy_source_payload_data_reg[7]_TMR_2/C
                         clock pessimism              0.016     9.746    
                         clock uncertainty           -0.035     9.711    
    SLICE_X131Y63        FDRE (Setup_fdre_C_D)       -0.112     9.599    main_ethphy_source_payload_data_reg[7]_TMR_2
  -------------------------------------------------------------------
                         required time                          9.599    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 IDDR_3/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethphy_source_payload_data_reg[2]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.960ns  (logic 0.517ns (7.428%)  route 6.443ns (92.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 9.731 - 8.000 ) 
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         2.030     2.030    eth_rx_clk
    ILOGIC_X0Y91         IDDR                                         r  IDDR_3/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y91         IDDR (Prop_iddr_C_Q1)        0.517     2.547 r  IDDR_3/Q1
                         net (fo=3, routed)           6.443     8.990    main_ethphy_rx_data[2]
    SLICE_X137Y63        FDRE                                         r  main_ethphy_source_payload_data_reg[2]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=444, routed)         1.731     9.731    eth_rx_clk
    SLICE_X137Y63        FDRE                                         r  main_ethphy_source_payload_data_reg[2]_TMR_1/C
                         clock pessimism              0.016     9.747    
                         clock uncertainty           -0.035     9.712    
    SLICE_X137Y63        FDRE (Setup_fdre_C_D)       -0.123     9.589    main_ethphy_source_payload_data_reg[2]_TMR_1
  -------------------------------------------------------------------
                         required time                          9.589    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 IDDR_1/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethphy_source_payload_data_reg[4]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.956ns  (logic 0.508ns (7.303%)  route 6.448ns (92.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 9.731 - 8.000 ) 
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         2.031     2.031    eth_rx_clk
    ILOGIC_X0Y96         IDDR                                         r  IDDR_1/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y96         IDDR (Prop_iddr_C_Q2)        0.508     2.539 r  IDDR_1/Q2
                         net (fo=3, routed)           6.448     8.987    main_ethphy_rx_data[4]
    SLICE_X137Y63        FDRE                                         r  main_ethphy_source_payload_data_reg[4]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=444, routed)         1.731     9.731    eth_rx_clk
    SLICE_X137Y63        FDRE                                         r  main_ethphy_source_payload_data_reg[4]_TMR_1/C
                         clock pessimism              0.016     9.747    
                         clock uncertainty           -0.035     9.712    
    SLICE_X137Y63        FDRE (Setup_fdre_C_D)       -0.115     9.597    main_ethphy_source_payload_data_reg[4]_TMR_1
  -------------------------------------------------------------------
                         required time                          9.597    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 IDDR_4/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethphy_source_payload_data_reg[3]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.517ns (7.452%)  route 6.421ns (92.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 9.731 - 8.000 ) 
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         2.026     2.026    eth_rx_clk
    ILOGIC_X0Y86         IDDR                                         r  IDDR_4/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y86         IDDR (Prop_iddr_C_Q1)        0.517     2.543 r  IDDR_4/Q1
                         net (fo=3, routed)           6.421     8.963    main_ethphy_rx_data[3]
    SLICE_X137Y63        FDRE                                         r  main_ethphy_source_payload_data_reg[3]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=444, routed)         1.731     9.731    eth_rx_clk
    SLICE_X137Y63        FDRE                                         r  main_ethphy_source_payload_data_reg[3]_TMR_1/C
                         clock pessimism              0.016     9.747    
                         clock uncertainty           -0.035     9.712    
    SLICE_X137Y63        FDRE (Setup_fdre_C_D)       -0.137     9.575    main_ethphy_source_payload_data_reg[3]_TMR_1
  -------------------------------------------------------------------
                         required time                          9.575    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 IDDR_1/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethphy_source_payload_data_reg[0]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.943ns  (logic 0.517ns (7.447%)  route 6.426ns (92.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 9.731 - 8.000 ) 
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         2.031     2.031    eth_rx_clk
    ILOGIC_X0Y96         IDDR                                         r  IDDR_1/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y96         IDDR (Prop_iddr_C_Q1)        0.517     2.548 r  IDDR_1/Q1
                         net (fo=3, routed)           6.426     8.974    main_ethphy_rx_data[0]
    SLICE_X138Y63        FDRE                                         r  main_ethphy_source_payload_data_reg[0]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=444, routed)         1.731     9.731    eth_rx_clk
    SLICE_X138Y63        FDRE                                         r  main_ethphy_source_payload_data_reg[0]_TMR_1/C
                         clock pessimism              0.016     9.747    
                         clock uncertainty           -0.035     9.712    
    SLICE_X138Y63        FDRE (Setup_fdre_C_D)       -0.123     9.589    main_ethphy_source_payload_data_reg[0]_TMR_1
  -------------------------------------------------------------------
                         required time                          9.589    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 IDDR_2/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethphy_source_payload_data_reg[5]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 0.508ns (7.312%)  route 6.439ns (92.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 9.731 - 8.000 ) 
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         2.030     2.030    eth_rx_clk
    ILOGIC_X0Y92         IDDR                                         r  IDDR_2/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y92         IDDR (Prop_iddr_C_Q2)        0.508     2.538 r  IDDR_2/Q2
                         net (fo=3, routed)           6.439     8.977    main_ethphy_rx_data[5]
    SLICE_X137Y63        FDRE                                         r  main_ethphy_source_payload_data_reg[5]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=444, routed)         1.731     9.731    eth_rx_clk
    SLICE_X137Y63        FDRE                                         r  main_ethphy_source_payload_data_reg[5]_TMR_1/C
                         clock pessimism              0.016     9.747    
                         clock uncertainty           -0.035     9.712    
    SLICE_X137Y63        FDRE (Setup_fdre_C_D)       -0.112     9.600    main_ethphy_source_payload_data_reg[5]_TMR_1
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  0.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 main_ethmac_rx_converter_converter_source_payload_data_reg[18]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg_TMR_0/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.148ns (41.577%)  route 0.208ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         0.679     0.679    eth_rx_clk
    SLICE_X140Y66        FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[18]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y66        FDRE (Prop_fdre_C_Q)         0.148     0.827 r  main_ethmac_rx_converter_converter_source_payload_data_reg[18]_TMR_0/Q
                         net (fo=1, routed)           0.208     1.035    main_ethmac_rx_converter_source_payload_last_be_reg[1]_TMR_0
    RAMB36_X7Y13         RAMB36E1                                     r  storage_12_reg_TMR_0/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         0.995     0.995    eth_rx_clk
    RAMB36_X7Y13         RAMB36E1                                     r  storage_12_reg_TMR_0/CLKBWRCLK
                         clock pessimism             -0.259     0.736    
    RAMB36_X7Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.242     0.978    storage_12_reg_TMR_0
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 main_ethmac_rx_converter_converter_source_payload_data_reg[7]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg_TMR_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.128ns (31.275%)  route 0.281ns (68.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         0.679     0.679    eth_rx_clk
    SLICE_X141Y66        FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[7]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y66        FDRE (Prop_fdre_C_Q)         0.128     0.807 r  main_ethmac_rx_converter_converter_source_payload_data_reg[7]_TMR_0/Q
                         net (fo=1, routed)           0.281     1.088    main_ethmac_rx_converter_source_payload_data_reg[7]_TMR_0
    RAMB36_X7Y13         RAMB36E1                                     r  storage_12_reg_TMR_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         0.995     0.995    eth_rx_clk
    RAMB36_X7Y13         RAMB36E1                                     r  storage_12_reg_TMR_0/CLKBWRCLK
                         clock pessimism             -0.259     0.736    
    RAMB36_X7Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[7])
                                                      0.243     0.979    storage_12_reg_TMR_0
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl7_regs0_reg[5]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs1_reg[5]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         0.659     0.659    eth_rx_clk
    SLICE_X125Y59        FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[5]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y59        FDRE (Prop_fdre_C_Q)         0.141     0.800 r  builder_xilinxmultiregimpl7_regs0_reg[5]_TMR_1/Q
                         net (fo=1, routed)           0.056     0.856    builder_xilinxmultiregimpl7_regs0[5]_TMR_1
    SLICE_X125Y59        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[5]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         0.934     0.934    eth_rx_clk
    SLICE_X125Y59        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[5]_TMR_1/C
                         clock pessimism             -0.274     0.659    
    SLICE_X125Y59        FDRE (Hold_fdre_C_D)         0.076     0.735    builder_xilinxmultiregimpl7_regs1_reg[5]_TMR_1
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl7_regs0_reg[6]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs1_reg[6]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         0.659     0.659    eth_rx_clk
    SLICE_X127Y57        FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[6]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y57        FDRE (Prop_fdre_C_Q)         0.141     0.800 r  builder_xilinxmultiregimpl7_regs0_reg[6]_TMR_2/Q
                         net (fo=1, routed)           0.056     0.856    builder_xilinxmultiregimpl7_regs0[6]_TMR_2
    SLICE_X127Y57        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[6]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         0.934     0.934    eth_rx_clk
    SLICE_X127Y57        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[6]_TMR_2/C
                         clock pessimism             -0.274     0.659    
    SLICE_X127Y57        FDRE (Hold_fdre_C_D)         0.076     0.735    builder_xilinxmultiregimpl7_regs1_reg[6]_TMR_2
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl7_regs0_reg[0]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs1_reg[0]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         0.658     0.658    eth_rx_clk
    SLICE_X127Y60        FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[0]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y60        FDRE (Prop_fdre_C_Q)         0.141     0.799 r  builder_xilinxmultiregimpl7_regs0_reg[0]_TMR_1/Q
                         net (fo=1, routed)           0.056     0.855    builder_xilinxmultiregimpl7_regs0[0]_TMR_1
    SLICE_X127Y60        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[0]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         0.933     0.933    eth_rx_clk
    SLICE_X127Y60        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[0]_TMR_1/C
                         clock pessimism             -0.274     0.658    
    SLICE_X127Y60        FDRE (Hold_fdre_C_D)         0.075     0.733    builder_xilinxmultiregimpl7_regs1_reg[0]_TMR_1
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl7_regs0_reg[0]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs1_reg[0]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         0.659     0.659    eth_rx_clk
    SLICE_X125Y59        FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[0]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y59        FDRE (Prop_fdre_C_Q)         0.141     0.800 r  builder_xilinxmultiregimpl7_regs0_reg[0]_TMR_2/Q
                         net (fo=1, routed)           0.056     0.856    builder_xilinxmultiregimpl7_regs0[0]_TMR_2
    SLICE_X125Y59        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[0]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         0.934     0.934    eth_rx_clk
    SLICE_X125Y59        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[0]_TMR_2/C
                         clock pessimism             -0.274     0.659    
    SLICE_X125Y59        FDRE (Hold_fdre_C_D)         0.075     0.734    builder_xilinxmultiregimpl7_regs1_reg[0]_TMR_2
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl7_regs0_reg[1]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs1_reg[1]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         0.659     0.659    eth_rx_clk
    SLICE_X125Y57        FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[1]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y57        FDRE (Prop_fdre_C_Q)         0.141     0.800 r  builder_xilinxmultiregimpl7_regs0_reg[1]_TMR_2/Q
                         net (fo=1, routed)           0.056     0.856    builder_xilinxmultiregimpl7_regs0[1]_TMR_2
    SLICE_X125Y57        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[1]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         0.934     0.934    eth_rx_clk
    SLICE_X125Y57        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[1]_TMR_2/C
                         clock pessimism             -0.274     0.659    
    SLICE_X125Y57        FDRE (Hold_fdre_C_D)         0.075     0.734    builder_xilinxmultiregimpl7_regs1_reg[1]_TMR_2
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl7_regs0_reg[2]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs1_reg[2]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         0.657     0.657    eth_rx_clk
    SLICE_X129Y62        FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[2]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y62        FDRE (Prop_fdre_C_Q)         0.141     0.798 r  builder_xilinxmultiregimpl7_regs0_reg[2]_TMR_0/Q
                         net (fo=1, routed)           0.056     0.854    builder_xilinxmultiregimpl7_regs0[2]_TMR_0
    SLICE_X129Y62        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[2]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         0.931     0.931    eth_rx_clk
    SLICE_X129Y62        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[2]_TMR_0/C
                         clock pessimism             -0.273     0.657    
    SLICE_X129Y62        FDRE (Hold_fdre_C_D)         0.075     0.732    builder_xilinxmultiregimpl7_regs1_reg[2]_TMR_0
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl7_regs0_reg[2]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs1_reg[2]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         0.659     0.659    eth_rx_clk
    SLICE_X127Y57        FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[2]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y57        FDRE (Prop_fdre_C_Q)         0.141     0.800 r  builder_xilinxmultiregimpl7_regs0_reg[2]_TMR_2/Q
                         net (fo=1, routed)           0.056     0.856    builder_xilinxmultiregimpl7_regs0[2]_TMR_2
    SLICE_X127Y57        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[2]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         0.934     0.934    eth_rx_clk
    SLICE_X127Y57        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[2]_TMR_2/C
                         clock pessimism             -0.274     0.659    
    SLICE_X127Y57        FDRE (Hold_fdre_C_D)         0.075     0.734    builder_xilinxmultiregimpl7_regs1_reg[2]_TMR_2
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl7_regs0_reg[3]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs1_reg[3]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         0.658     0.658    eth_rx_clk
    SLICE_X127Y61        FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[3]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y61        FDRE (Prop_fdre_C_Q)         0.141     0.799 r  builder_xilinxmultiregimpl7_regs0_reg[3]_TMR_0/Q
                         net (fo=1, routed)           0.056     0.855    builder_xilinxmultiregimpl7_regs0[3]_TMR_0
    SLICE_X127Y61        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[3]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=444, routed)         0.933     0.933    eth_rx_clk
    SLICE_X127Y61        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[3]_TMR_0/C
                         clock pessimism             -0.274     0.658    
    SLICE_X127Y61        FDRE (Hold_fdre_C_D)         0.075     0.733    builder_xilinxmultiregimpl7_regs1_reg[3]_TMR_0
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X7Y13    storage_12_reg_TMR_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X8Y12    storage_12_reg_TMR_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X7Y10    storage_12_reg_TMR_2/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X147Y68   FDPE_12_TMR_0/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X146Y62   storage_10_reg_0_7_0_5_TMR_1/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X146Y62   storage_10_reg_0_7_0_5_TMR_1/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X146Y62   storage_10_reg_0_7_0_5_TMR_1/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X146Y62   storage_10_reg_0_7_0_5_TMR_1/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X146Y62   storage_10_reg_0_7_0_5_TMR_1/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X146Y62   storage_10_reg_0_7_0_5_TMR_1/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X146Y62   storage_10_reg_0_7_0_5_TMR_1/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X146Y62   storage_10_reg_0_7_0_5_TMR_1/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X136Y61   storage_10_reg_0_7_0_5_TMR_2/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X136Y61   storage_10_reg_0_7_0_5_TMR_2/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X136Y61   storage_10_reg_0_7_0_5_TMR_2/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X136Y61   storage_10_reg_0_7_0_5_TMR_2/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X136Y61   storage_10_reg_0_7_0_5_TMR_2/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X136Y61   storage_10_reg_0_7_0_5_TMR_2/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X136Y61   storage_10_reg_0_7_0_5_TMR_2/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X136Y61   storage_10_reg_0_7_0_5_TMR_2/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_ethphy_pll_clk_tx
  To Clock:  main_ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  main_ethphy_pll_clk_tx90
  To Clock:  main_ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y8   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_ethphy_pll_fb
  To Clock:  main_ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            5  Failing Endpoints,  Worst Slack       -0.342ns,  Total Violation       -0.625ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.342ns  (required time - arrival time)
  Source:                 storage_11_reg_TMR_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_3/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.406ns  (logic 2.950ns (39.833%)  route 4.456ns (60.167%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         1.985     1.985    eth_tx_clk
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg_TMR_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.439 r  storage_11_reg_TMR_2/DOADO[5]
                         net (fo=1, routed)           1.080     5.519    main_ethmac_tx_converter_converter_sink_payload_data[5]_TMR_2
    SLICE_X24Y60         LUT6 (Prop_lut6_I0_O)        0.124     5.643 f  ODDR_3_i_8_TMR_2/O
                         net (fo=2, routed)           0.842     6.485    ODDR_3_i_8_n_0_TMR_2
    SLICE_X24Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.609 r  ODDR_3_i_5_TMR_2/O
                         net (fo=1, routed)           0.709     7.317    ODDR_3_i_5_n_0_TMR_2
    SLICE_X19Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.441 r  ODDR_3_i_2_TMR_2/O
                         net (fo=1, routed)           0.736     8.177    main_ethmac_tx_gap_inserter_source_payload_data[5]_TMR_2
    SLICE_X13Y70         LUT3 (Prop_lut3_I2_O)        0.124     8.301 r  main_ethmac_tx_gap_inserter_source_payload_data_5__TMR_VOTER_0/O
                         net (fo=1, routed)           1.090     9.391    main_ethmac_tx_gap_inserter_source_payload_data_5__TMR_VOTER_0
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=296, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y75         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_3
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                 -0.342    

Slack (VIOLATED) :        -0.104ns  (required time - arrival time)
  Source:                 storage_11_reg_TMR_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.950ns (41.143%)  route 4.220ns (58.857%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         1.985     1.985    eth_tx_clk
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg_TMR_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.439 r  storage_11_reg_TMR_2/DOADO[11]
                         net (fo=1, routed)           1.284     5.723    main_ethmac_tx_converter_converter_sink_payload_data[13]_TMR_2
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124     5.847 f  ODDR_5_i_9_TMR_2/O
                         net (fo=2, routed)           0.811     6.658    ODDR_5_i_9_n_0_TMR_2
    SLICE_X24Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.782 r  ODDR_5_i_3_TMR_2/O
                         net (fo=1, routed)           0.161     6.944    ODDR_5_i_3_n_0_TMR_2
    SLICE_X24Y67         LUT6 (Prop_lut6_I3_O)        0.124     7.068 r  ODDR_5_i_1_TMR_2/O
                         net (fo=1, routed)           0.673     7.740    main_ethmac_tx_gap_inserter_source_payload_data[3]_TMR_2
    SLICE_X23Y69         LUT3 (Prop_lut3_I2_O)        0.124     7.864 r  main_ethmac_tx_gap_inserter_source_payload_data_3__TMR_VOTER_0/O
                         net (fo=1, routed)           1.291     9.155    main_ethmac_tx_gap_inserter_source_payload_data_3__TMR_VOTER_0
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=296, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y78         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_5
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                 -0.104    

Slack (VIOLATED) :        -0.092ns  (required time - arrival time)
  Source:                 storage_11_reg_TMR_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.166ns  (logic 2.950ns (41.169%)  route 4.216ns (58.831%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         1.975     1.975    eth_tx_clk
    RAMB36_X1Y13         RAMB36E1                                     r  storage_11_reg_TMR_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.429 r  storage_11_reg_TMR_0/DOADO[2]
                         net (fo=1, routed)           1.289     5.718    main_ethmac_tx_converter_converter_sink_payload_data[2]_TMR_0
    SLICE_X25Y60         LUT6 (Prop_lut6_I0_O)        0.124     5.842 f  ODDR_4_i_7_TMR_0/O
                         net (fo=2, routed)           0.617     6.459    ODDR_4_i_7_n_0_TMR_0
    SLICE_X24Y68         LUT3 (Prop_lut3_I2_O)        0.124     6.583 r  ODDR_4_i_3_TMR_0/O
                         net (fo=1, routed)           0.161     6.744    ODDR_4_i_3_n_0_TMR_0
    SLICE_X24Y68         LUT6 (Prop_lut6_I3_O)        0.124     6.868 r  ODDR_4_i_1_TMR_0/O
                         net (fo=1, routed)           1.025     7.893    ODDR_4_i_1_n_0_TMR_0
    SLICE_X18Y70         LUT3 (Prop_lut3_I0_O)        0.124     8.017 r  ODDR_4_i_1_n_0_TMR_VOTER_0/O
                         net (fo=1, routed)           1.123     9.140    ODDR_4_i_1_n_0_TMR_VOTER_0
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=296, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                 -0.092    

Slack (VIOLATED) :        -0.053ns  (required time - arrival time)
  Source:                 storage_11_reg_TMR_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 2.950ns (41.437%)  route 4.169ns (58.563%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         1.985     1.985    eth_tx_clk
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg_TMR_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     4.439 r  storage_11_reg_TMR_2/DOADO[24]
                         net (fo=1, routed)           1.107     5.546    main_ethmac_tx_converter_converter_sink_payload_data[30]_TMR_2
    SLICE_X24Y57         LUT6 (Prop_lut6_I2_O)        0.124     5.670 f  ODDR_2_i_7_TMR_2/O
                         net (fo=2, routed)           0.708     6.378    ODDR_2_i_7_n_0_TMR_2
    SLICE_X24Y70         LUT3 (Prop_lut3_I2_O)        0.124     6.502 r  ODDR_2_i_3_TMR_2/O
                         net (fo=1, routed)           0.291     6.793    ODDR_2_i_3_n_0_TMR_2
    SLICE_X25Y70         LUT6 (Prop_lut6_I3_O)        0.124     6.917 r  ODDR_2_i_1_TMR_2/O
                         net (fo=1, routed)           1.472     8.389    ODDR_2_i_1_n_0_TMR_2
    SLICE_X1Y74          LUT3 (Prop_lut3_I2_O)        0.124     8.513 r  ODDR_2_i_1_n_0_TMR_VOTER_0/O
                         net (fo=1, routed)           0.591     9.104    ODDR_2_i_1_n_0_TMR_VOTER_0
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=296, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (VIOLATED) :        -0.034ns  (required time - arrival time)
  Source:                 storage_11_reg_TMR_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_3/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.207ns  (logic 2.950ns (40.930%)  route 4.257ns (59.070%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         1.876     1.876    eth_tx_clk
    RAMB36_X2Y13         RAMB36E1                                     r  storage_11_reg_TMR_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.330 r  storage_11_reg_TMR_1/DOADO[1]
                         net (fo=1, routed)           1.158     5.488    main_ethmac_tx_converter_converter_sink_payload_data[1]_TMR_1
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124     5.612 f  ODDR_3_i_7_TMR_1/O
                         net (fo=2, routed)           0.813     6.425    ODDR_3_i_7_n_0_TMR_1
    SLICE_X35Y69         LUT3 (Prop_lut3_I2_O)        0.124     6.549 r  ODDR_3_i_3_TMR_1/O
                         net (fo=1, routed)           0.417     6.966    ODDR_3_i_3_n_0_TMR_1
    SLICE_X34Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.090 r  ODDR_3_i_1_TMR_1/O
                         net (fo=1, routed)           0.716     7.806    main_ethmac_tx_gap_inserter_source_payload_data[1]_TMR_1
    SLICE_X22Y70         LUT3 (Prop_lut3_I1_O)        0.124     7.930 r  main_ethmac_tx_gap_inserter_source_payload_data_1__TMR_VOTER_0/O
                         net (fo=1, routed)           1.153     9.083    main_ethmac_tx_gap_inserter_source_payload_data_1__TMR_VOTER_0
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=296, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y75         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_3
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                 -0.034    

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 storage_11_reg_TMR_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.166ns  (logic 2.950ns (41.165%)  route 4.216ns (58.835%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         1.876     1.876    eth_tx_clk
    RAMB36_X2Y13         RAMB36E1                                     r  storage_11_reg_TMR_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     4.330 r  storage_11_reg_TMR_1/DOADO[22]
                         net (fo=1, routed)           1.331     5.660    main_ethmac_tx_converter_converter_sink_payload_data[26]_TMR_1
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.124     5.784 f  ODDR_4_i_8_TMR_1/O
                         net (fo=2, routed)           0.421     6.205    ODDR_4_i_8_n_0_TMR_1
    SLICE_X35Y68         LUT3 (Prop_lut3_I2_O)        0.124     6.329 r  ODDR_4_i_5_TMR_1/O
                         net (fo=1, routed)           0.491     6.820    ODDR_4_i_5_n_0_TMR_1
    SLICE_X34Y68         LUT6 (Prop_lut6_I3_O)        0.124     6.944 r  ODDR_4_i_2_TMR_1/O
                         net (fo=1, routed)           0.867     7.811    ODDR_4_i_2_n_0_TMR_1
    SLICE_X20Y69         LUT3 (Prop_lut3_I1_O)        0.124     7.935 r  ODDR_4_i_2_n_0_TMR_VOTER_0/O
                         net (fo=1, routed)           1.107     9.042    ODDR_4_i_2_n_0_TMR_VOTER_0
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=296, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 storage_11_reg_TMR_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.032ns  (logic 2.950ns (41.952%)  route 4.082ns (58.048%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         1.985     1.985    eth_tx_clk
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg_TMR_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454     4.439 r  storage_11_reg_TMR_2/DOADO[20]
                         net (fo=1, routed)           1.078     5.516    main_ethmac_tx_converter_converter_sink_payload_data[24]_TMR_2
    SLICE_X24Y56         LUT6 (Prop_lut6_I2_O)        0.124     5.641 f  ODDR_2_i_8_TMR_2/O
                         net (fo=2, routed)           0.652     6.292    ODDR_2_i_8_n_0_TMR_2
    SLICE_X24Y65         LUT3 (Prop_lut3_I2_O)        0.124     6.416 r  ODDR_2_i_5_TMR_2/O
                         net (fo=1, routed)           0.298     6.714    ODDR_2_i_5_n_0_TMR_2
    SLICE_X25Y67         LUT6 (Prop_lut6_I3_O)        0.124     6.838 r  ODDR_2_i_2_TMR_2/O
                         net (fo=1, routed)           0.905     7.743    ODDR_2_i_2_n_0_TMR_2
    SLICE_X20Y70         LUT3 (Prop_lut3_I2_O)        0.124     7.867 r  ODDR_2_i_2_n_0_TMR_VOTER_0/O
                         net (fo=1, routed)           1.150     9.017    ODDR_2_i_2_n_0_TMR_VOTER_0
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=296, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 storage_11_reg_TMR_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.948ns  (logic 2.950ns (42.461%)  route 3.998ns (57.539%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         1.975     1.975    eth_tx_clk
    RAMB36_X1Y13         RAMB36E1                                     r  storage_11_reg_TMR_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.429 r  storage_11_reg_TMR_0/DOADO[7]
                         net (fo=1, routed)           1.319     5.748    main_ethmac_tx_converter_converter_sink_payload_data[7]_TMR_0
    SLICE_X25Y63         LUT6 (Prop_lut6_I0_O)        0.124     5.872 f  ODDR_5_i_10_TMR_0/O
                         net (fo=2, routed)           1.153     7.025    ODDR_5_i_10_n_0_TMR_0
    SLICE_X13Y75         LUT3 (Prop_lut3_I2_O)        0.124     7.149 r  ODDR_5_i_6_TMR_0/O
                         net (fo=1, routed)           0.154     7.303    ODDR_5_i_6_n_0_TMR_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.427 r  ODDR_5_i_2_TMR_0/O
                         net (fo=1, routed)           1.000     8.427    main_ethmac_tx_gap_inserter_source_payload_data[7]_TMR_0
    SLICE_X1Y77          LUT3 (Prop_lut3_I0_O)        0.124     8.551 r  main_ethmac_tx_gap_inserter_source_payload_data_7__TMR_VOTER_0/O
                         net (fo=1, routed)           0.371     8.922    main_ethmac_tx_gap_inserter_source_payload_data_7__TMR_VOTER_0
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=296, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y78         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_5
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_TMR_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 1.954ns (27.082%)  route 5.261ns (72.918%))
  Logic Levels:           10  (LUT2=1 LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 9.856 - 8.000 ) 
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         1.929     1.929    eth_tx_clk
    SLICE_X36Y60         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.518     2.447 r  main_ethmac_tx_cdc_graycounter1_q_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.763     3.210    main_ethmac_tx_cdc_graycounter1_q[0]_TMR_0
    SLICE_X35Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.334 r  main_ethmac_tx_cdc_graycounter1_q_0__TMR_VOTER_2/O
                         net (fo=2, routed)           0.445     3.779    main_ethmac_tx_cdc_graycounter1_q_0__TMR_VOTER_2
    SLICE_X35Y60         LUT6 (Prop_lut6_I1_O)        0.124     3.903 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_4_TMR_2/O
                         net (fo=1, routed)           0.566     4.470    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_4_n_TMR_2_0
    SLICE_X33Y60         LUT4 (Prop_lut4_I0_O)        0.124     4.594 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_TMR_2/O
                         net (fo=2, routed)           0.496     5.090    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_n_TMR_2_0
    SLICE_X33Y62         LUT3 (Prop_lut3_I1_O)        0.124     5.214 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_TMR_2/O
                         net (fo=3, routed)           0.275     5.489    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_n_TMR_2_0
    SLICE_X33Y62         LUT3 (Prop_lut3_I1_O)        0.124     5.613 f  ODDR_1_i_2_TMR_2/O
                         net (fo=4, routed)           0.463     6.076    ODDR_1_i_2_n_0_TMR_2
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.118     6.194 f  main_ethmac_crc32_inserter_cnt[1]_i_2_TMR_2/O
                         net (fo=5, routed)           0.460     6.654    main_ethmac_crc32_inserter_cnt[1]_i_2_n_TMR_2_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I3_O)        0.326     6.980 f  main_ethmac_tx_converter_converter_mux[1]_i_2_TMR_2/O
                         net (fo=4, routed)           0.197     7.177    main_ethmac_tx_converter_converter_mux[1]_i_2_n_TMR_2_0
    SLICE_X32Y59         LUT3 (Prop_lut3_I2_O)        0.124     7.301 f  storage_11_reg_i_47_TMR_2/O
                         net (fo=11, routed)          0.359     7.660    storage_11_reg_i_47_n_0_TMR_2
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.784 r  storage_11_reg_i_46_TMR_2/O
                         net (fo=3, routed)           0.363     8.146    storage_11_reg_i_46_n_0_TMR_2
    SLICE_X30Y59         LUT2 (Prop_lut2_I1_O)        0.124     8.270 r  storage_11_reg_i_2_TMR_2/O
                         net (fo=2, routed)           0.874     9.145    main_ethmac_tx_cdc_graycounter1_q_next_binary[5]_TMR_2
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg_TMR_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=296, routed)         1.856     9.856    eth_tx_clk
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg_TMR_2/CLKARDCLK
                         clock pessimism              0.088     9.945    
                         clock uncertainty           -0.069     9.876    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.310    storage_11_reg_TMR_2
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_1/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 1.386ns (20.094%)  route 5.512ns (79.906%))
  Logic Levels:           7  (LUT3=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 9.866 - 8.000 ) 
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         1.929     1.929    eth_tx_clk
    SLICE_X36Y60         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.518     2.447 r  main_ethmac_tx_cdc_graycounter1_q_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.763     3.210    main_ethmac_tx_cdc_graycounter1_q[0]_TMR_0
    SLICE_X35Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.334 r  main_ethmac_tx_cdc_graycounter1_q_0__TMR_VOTER_2/O
                         net (fo=2, routed)           0.445     3.779    main_ethmac_tx_cdc_graycounter1_q_0__TMR_VOTER_2
    SLICE_X35Y60         LUT6 (Prop_lut6_I1_O)        0.124     3.903 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_4_TMR_2/O
                         net (fo=1, routed)           0.566     4.470    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_4_n_TMR_2_0
    SLICE_X33Y60         LUT4 (Prop_lut4_I0_O)        0.124     4.594 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_TMR_2/O
                         net (fo=2, routed)           0.496     5.090    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_n_TMR_2_0
    SLICE_X33Y62         LUT3 (Prop_lut3_I1_O)        0.124     5.214 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_TMR_2/O
                         net (fo=3, routed)           0.275     5.489    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_n_TMR_2_0
    SLICE_X33Y62         LUT3 (Prop_lut3_I1_O)        0.124     5.613 r  ODDR_1_i_2_TMR_2/O
                         net (fo=4, routed)           0.463     6.076    ODDR_1_i_2_n_0_TMR_2
    SLICE_X33Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.200 r  ODDR_1_i_1_TMR_2/O
                         net (fo=1, routed)           1.006     7.206    ODDR_1_i_1_n_0_TMR_2
    SLICE_X22Y64         LUT3 (Prop_lut3_I2_O)        0.124     7.330 r  ODDR_1_i_1_n_0_TMR_VOTER_0/O
                         net (fo=2, routed)           1.497     8.827    ODDR_1_i_1_n_0_TMR_VOTER_0
    OLOGIC_X0Y80         ODDR                                         r  ODDR_1/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=296, routed)         1.866     9.866    eth_tx_clk
    OLOGIC_X0Y80         ODDR                                         r  ODDR_1/C
                         clock pessimism              0.088     9.955    
                         clock uncertainty           -0.069     9.886    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_D2)      -0.834     9.052    ODDR_1
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                  0.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[5]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[5]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         0.681     0.681    eth_tx_clk
    SLICE_X37Y60         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[5]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     0.822 r  builder_xilinxmultiregimpl4_regs0_reg[5]_TMR_1/Q
                         net (fo=1, routed)           0.056     0.878    builder_xilinxmultiregimpl4_regs0[5]_TMR_1
    SLICE_X37Y60         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[5]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         0.957     0.957    eth_tx_clk
    SLICE_X37Y60         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[5]_TMR_1/C
                         clock pessimism             -0.275     0.681    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.078     0.759    builder_xilinxmultiregimpl4_regs1_reg[5]_TMR_1
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[3]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[3]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         0.683     0.683    eth_tx_clk
    SLICE_X35Y61         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[3]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141     0.824 r  builder_xilinxmultiregimpl4_regs0_reg[3]_TMR_0/Q
                         net (fo=1, routed)           0.056     0.880    builder_xilinxmultiregimpl4_regs0[3]_TMR_0
    SLICE_X35Y61         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[3]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         0.959     0.959    eth_tx_clk
    SLICE_X35Y61         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[3]_TMR_0/C
                         clock pessimism             -0.275     0.683    
    SLICE_X35Y61         FDRE (Hold_fdre_C_D)         0.076     0.759    builder_xilinxmultiregimpl4_regs1_reg[3]_TMR_0
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[4]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[4]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         0.681     0.681    eth_tx_clk
    SLICE_X37Y60         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[4]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     0.822 r  builder_xilinxmultiregimpl4_regs0_reg[4]_TMR_1/Q
                         net (fo=1, routed)           0.056     0.878    builder_xilinxmultiregimpl4_regs0[4]_TMR_1
    SLICE_X37Y60         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[4]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         0.957     0.957    eth_tx_clk
    SLICE_X37Y60         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[4]_TMR_1/C
                         clock pessimism             -0.275     0.681    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.076     0.757    builder_xilinxmultiregimpl4_regs1_reg[4]_TMR_1
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[0]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         0.683     0.683    eth_tx_clk
    SLICE_X33Y60         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141     0.824 r  builder_xilinxmultiregimpl4_regs0_reg[0]_TMR_0/Q
                         net (fo=1, routed)           0.056     0.880    builder_xilinxmultiregimpl4_regs0[0]_TMR_0
    SLICE_X33Y60         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[0]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         0.959     0.959    eth_tx_clk
    SLICE_X33Y60         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[0]_TMR_0/C
                         clock pessimism             -0.275     0.683    
    SLICE_X33Y60         FDRE (Hold_fdre_C_D)         0.075     0.758    builder_xilinxmultiregimpl4_regs1_reg[0]_TMR_0
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[0]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[0]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         0.681     0.681    eth_tx_clk
    SLICE_X37Y61         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[0]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141     0.822 r  builder_xilinxmultiregimpl4_regs0_reg[0]_TMR_1/Q
                         net (fo=1, routed)           0.056     0.878    builder_xilinxmultiregimpl4_regs0[0]_TMR_1
    SLICE_X37Y61         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[0]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         0.957     0.957    eth_tx_clk
    SLICE_X37Y61         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[0]_TMR_1/C
                         clock pessimism             -0.275     0.681    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.075     0.756    builder_xilinxmultiregimpl4_regs1_reg[0]_TMR_1
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[0]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[0]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         0.683     0.683    eth_tx_clk
    SLICE_X35Y61         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[0]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141     0.824 r  builder_xilinxmultiregimpl4_regs0_reg[0]_TMR_2/Q
                         net (fo=1, routed)           0.056     0.880    builder_xilinxmultiregimpl4_regs0[0]_TMR_2
    SLICE_X35Y61         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[0]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         0.959     0.959    eth_tx_clk
    SLICE_X35Y61         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[0]_TMR_2/C
                         clock pessimism             -0.275     0.683    
    SLICE_X35Y61         FDRE (Hold_fdre_C_D)         0.075     0.758    builder_xilinxmultiregimpl4_regs1_reg[0]_TMR_2
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[2]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[2]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         0.681     0.681    eth_tx_clk
    SLICE_X37Y60         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[2]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     0.822 r  builder_xilinxmultiregimpl4_regs0_reg[2]_TMR_2/Q
                         net (fo=1, routed)           0.056     0.878    builder_xilinxmultiregimpl4_regs0[2]_TMR_2
    SLICE_X37Y60         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[2]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         0.957     0.957    eth_tx_clk
    SLICE_X37Y60         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[2]_TMR_2/C
                         clock pessimism             -0.275     0.681    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.075     0.756    builder_xilinxmultiregimpl4_regs1_reg[2]_TMR_2
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[5]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[5]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         0.683     0.683    eth_tx_clk
    SLICE_X33Y61         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[5]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.141     0.824 r  builder_xilinxmultiregimpl4_regs0_reg[5]_TMR_0/Q
                         net (fo=1, routed)           0.056     0.880    builder_xilinxmultiregimpl4_regs0[5]_TMR_0
    SLICE_X33Y61         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[5]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         0.959     0.959    eth_tx_clk
    SLICE_X33Y61         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[5]_TMR_0/C
                         clock pessimism             -0.275     0.683    
    SLICE_X33Y61         FDRE (Hold_fdre_C_D)         0.075     0.758    builder_xilinxmultiregimpl4_regs1_reg[5]_TMR_0
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[1]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[1]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         0.683     0.683    eth_tx_clk
    SLICE_X35Y61         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[1]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141     0.824 r  builder_xilinxmultiregimpl4_regs0_reg[1]_TMR_0/Q
                         net (fo=1, routed)           0.056     0.880    builder_xilinxmultiregimpl4_regs0[1]_TMR_0
    SLICE_X35Y61         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[1]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         0.959     0.959    eth_tx_clk
    SLICE_X35Y61         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[1]_TMR_0/C
                         clock pessimism             -0.275     0.683    
    SLICE_X35Y61         FDRE (Hold_fdre_C_D)         0.071     0.754    builder_xilinxmultiregimpl4_regs1_reg[1]_TMR_0
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[3]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[3]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         0.681     0.681    eth_tx_clk
    SLICE_X37Y60         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[3]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     0.822 r  builder_xilinxmultiregimpl4_regs0_reg[3]_TMR_1/Q
                         net (fo=1, routed)           0.056     0.878    builder_xilinxmultiregimpl4_regs0[3]_TMR_1
    SLICE_X37Y60         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[3]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=296, routed)         0.957     0.957    eth_tx_clk
    SLICE_X37Y60         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[3]_TMR_1/C
                         clock pessimism             -0.275     0.681    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.071     0.752    builder_xilinxmultiregimpl4_regs1_reg[3]_TMR_1
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y13  storage_11_reg_TMR_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y13  storage_11_reg_TMR_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y11  storage_11_reg_TMR_2/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80  ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77  ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75  ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76  ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78  ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X63Y68  FDPE_10_TMR_0/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X64Y68  FDPE_10_TMR_1/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X63Y68  FDPE_10_TMR_0/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X64Y68  FDPE_10_TMR_1/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X65Y68  FDPE_10_TMR_2/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X63Y68  FDPE_11_TMR_0/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X64Y68  FDPE_11_TMR_1/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X65Y68  FDPE_11_TMR_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y64  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]_TMR_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y64  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]_TMR_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y65  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]_TMR_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y64  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[2]_TMR_0/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X33Y71  main_ethmac_crc32_inserter_reg_reg[11]_TMR_1/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X33Y71  main_ethmac_crc32_inserter_reg_reg[11]_TMR_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y66  main_ethmac_padding_inserter_counter_reg[10]_TMR_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y66  main_ethmac_padding_inserter_counter_reg[11]_TMR_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y66  main_ethmac_padding_inserter_counter_reg[12]_TMR_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y67  main_ethmac_padding_inserter_counter_reg[13]_TMR_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y67  main_ethmac_padding_inserter_counter_reg[14]_TMR_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y67  main_ethmac_padding_inserter_counter_reg[15]_TMR_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y66  main_ethmac_padding_inserter_counter_reg[9]_TMR_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y66  builder_liteethmacgap_state_reg_TMR_2/C



---------------------------------------------------------------------------------------------------
From Clock:  pix5x_clk
  To Clock:  pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix5x_clk
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.693
Sources:            { BUFG_9/O }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y148  OSERDESE2_45/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y147  OSERDESE2_46/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y140  OSERDESE2_47/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y139  OSERDESE2_48/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y136  OSERDESE2_49/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y135  OSERDESE2_50/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y134  OSERDESE2_51/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y133  OSERDESE2_52/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix_clk
  To Clock:  pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            builder_videoout_state_reg_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        10.870ns  (logic 3.038ns (27.948%)  route 7.832ns (72.052%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 15.021 - 13.468 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        1.742     1.742    pix_clk
    SLICE_X140Y130       FDRE                                         r  memadr_14_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y130       FDRE (Prop_fdre_C_Q)         0.518     2.260 r  memadr_14_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.888     3.148    memadr_14_TMR_0
    SLICE_X140Y125       LUT3 (Prop_lut3_I0_O)        0.124     3.272 r  memadr_14_TMR_VOTER_2/O
                         net (fo=162, routed)         3.140     6.412    storage_18_reg_0_1_144_149_TMR_2/ADDRB0
    SLICE_X102Y110       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     6.536 f  storage_18_reg_0_1_144_149_TMR_2/RAMB_D1/O
                         net (fo=3, routed)           0.774     7.310    dmareader_length[17]_TMR_2
    SLICE_X102Y105       LUT3 (Prop_lut3_I2_O)        0.124     7.434 f  dmareader_length_17__TMR_VOTER_0/O
                         net (fo=2, routed)           1.064     8.498    dmareader_length_17__TMR_VOTER_0
    SLICE_X102Y116       LUT1 (Prop_lut1_I0_O)        0.124     8.622 r  builder_videoout_state_i_30_TMR_0/O
                         net (fo=1, routed)           0.000     8.622    builder_videoout_state_i_30_n_0_TMR_0
    SLICE_X102Y116       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.135 r  builder_videoout_state_reg_i_16_TMR_0/CO[3]
                         net (fo=1, routed)           0.000     9.135    builder_videoout_state_reg_i_16_n_0_TMR_0
    SLICE_X102Y117       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.354 r  builder_videoout_state_reg_i_10_TMR_0/O[0]
                         net (fo=1, routed)           0.905    10.259    builder_videoout_next_state1[21]_TMR_0
    SLICE_X104Y116       LUT6 (Prop_lut6_I1_O)        0.295    10.554 r  builder_videoout_state_i_6_TMR_0/O
                         net (fo=1, routed)           0.000    10.554    builder_videoout_state_i_6_n_0_TMR_0
    SLICE_X104Y116       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.930 r  builder_videoout_state_reg_i_3_TMR_0/CO[3]
                         net (fo=1, routed)           0.000    10.930    builder_videoout_state_reg_i_3_n_0_TMR_0
    SLICE_X104Y117       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.184 f  builder_videoout_state_reg_i_2_TMR_0/CO[0]
                         net (fo=1, routed)           1.062    12.246    builder_videoout_next_state0_TMR_0
    SLICE_X121Y123       LUT5 (Prop_lut5_I2_O)        0.367    12.613 r  builder_videoout_state_i_1_TMR_0/O
                         net (fo=1, routed)           0.000    12.613    builder_videoout_state_i_1_n_0_TMR_0
    SLICE_X121Y123       FDRE                                         r  builder_videoout_state_reg_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=1352, routed)        1.553    15.021    pix_clk
    SLICE_X121Y123       FDRE                                         r  builder_videoout_state_reg_TMR_0/C
                         clock pessimism              0.080    15.101    
                         clock uncertainty           -0.063    15.038    
    SLICE_X121Y123       FDRE (Setup_fdre_C_D)        0.029    15.067    builder_videoout_state_reg_TMR_0
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -12.613    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            builder_videoout_state_reg_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        10.857ns  (logic 3.703ns (34.108%)  route 7.154ns (65.892%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 15.019 - 13.468 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        1.742     1.742    pix_clk
    SLICE_X140Y130       FDRE                                         r  memadr_14_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y130       FDRE (Prop_fdre_C_Q)         0.518     2.260 r  memadr_14_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.584     2.844    memadr_14_TMR_0
    SLICE_X140Y125       LUT3 (Prop_lut3_I0_O)        0.124     2.968 r  memadr_14_TMR_VOTER_0/O
                         net (fo=162, routed)         2.751     5.719    storage_18_reg_0_1_132_137_TMR_0/ADDRA0
    SLICE_X104Y106       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     5.869 f  storage_18_reg_0_1_132_137_TMR_0/RAMA/O
                         net (fo=3, routed)           0.892     6.761    dmareader_length[2]_TMR_0
    SLICE_X103Y106       LUT3 (Prop_lut3_I0_O)        0.328     7.089 f  dmareader_length_2__TMR_VOTER_2/O
                         net (fo=2, routed)           0.699     7.788    dmareader_length_2__TMR_VOTER_2
    SLICE_X103Y110       LUT1 (Prop_lut1_I0_O)        0.124     7.912 r  builder_videoout_state_i_45_TMR_2/O
                         net (fo=1, routed)           0.000     7.912    builder_videoout_state_i_45_n_0_TMR_2
    SLICE_X103Y110       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.462 r  builder_videoout_state_reg_i_26_TMR_2/CO[3]
                         net (fo=1, routed)           0.000     8.462    builder_videoout_state_reg_i_26_n_0_TMR_2
    SLICE_X103Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.576 r  builder_videoout_state_reg_i_25_TMR_2/CO[3]
                         net (fo=1, routed)           0.000     8.576    builder_videoout_state_reg_i_25_n_0_TMR_2
    SLICE_X103Y112       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.889 r  builder_videoout_state_reg_i_18_TMR_2/O[3]
                         net (fo=1, routed)           0.955     9.844    builder_videoout_next_state1[12]_TMR_2
    SLICE_X107Y114       LUT6 (Prop_lut6_I1_O)        0.306    10.150 r  builder_videoout_state_i_9_TMR_2/O
                         net (fo=1, routed)           0.000    10.150    builder_videoout_state_i_9_n_0_TMR_2
    SLICE_X107Y114       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.682 r  builder_videoout_state_reg_i_3_TMR_2/CO[3]
                         net (fo=1, routed)           0.000    10.682    builder_videoout_state_reg_i_3_n_0_TMR_2
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.953 f  builder_videoout_state_reg_i_2_TMR_2/CO[0]
                         net (fo=1, routed)           1.273    12.226    builder_videoout_next_state0_TMR_2
    SLICE_X122Y124       LUT5 (Prop_lut5_I2_O)        0.373    12.599 r  builder_videoout_state_i_1_TMR_2/O
                         net (fo=1, routed)           0.000    12.599    builder_videoout_state_i_1_n_0_TMR_2
    SLICE_X122Y124       FDRE                                         r  builder_videoout_state_reg_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=1352, routed)        1.551    15.019    pix_clk
    SLICE_X122Y124       FDRE                                         r  builder_videoout_state_reg_TMR_2/C
                         clock pessimism              0.080    15.099    
                         clock uncertainty           -0.063    15.036    
    SLICE_X122Y124       FDRE (Setup_fdre_C_D)        0.029    15.065    builder_videoout_state_reg_TMR_2
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -12.599    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 dmareader_rsv_level_reg[7]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3_TMR_0/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 1.428ns (14.015%)  route 8.761ns (85.985%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 15.023 - 13.468 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        1.747     1.747    pix_clk
    SLICE_X149Y132       FDRE                                         r  dmareader_rsv_level_reg[7]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y132       FDRE (Prop_fdre_C_Q)         0.456     2.203 r  dmareader_rsv_level_reg[7]_TMR_0/Q
                         net (fo=3, routed)           0.836     3.039    dmareader_rsv_level_reg[7]_TMR_0
    SLICE_X147Y132       LUT3 (Prop_lut3_I0_O)        0.124     3.163 r  dmareader_rsv_level_reg_7__TMR_VOTER_0/O
                         net (fo=4, routed)           0.987     4.150    dmareader_rsv_level_reg_7__TMR_VOTER_0
    SLICE_X149Y130       LUT5 (Prop_lut5_I1_O)        0.124     4.274 f  dmareader_offset[0]_i_6_TMR_0/O
                         net (fo=1, routed)           0.433     4.707    dmareader_offset[0]_i_6_n_TMR_0_0
    SLICE_X149Y130       LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  dmareader_offset[0]_i_4_TMR_0/O
                         net (fo=3, routed)           1.600     6.431    dmareader_request_enable_TMR_0
    SLICE_X121Y123       LUT2 (Prop_lut2_I0_O)        0.150     6.581 r  storage_15_reg_0_3_0_5_i_7_TMR_0/O
                         net (fo=29, routed)          1.267     7.848    litedramnativeport1_cmd_valid_TMR_0
    SLICE_X97Y121        LUT4 (Prop_lut4_I0_O)        0.326     8.174 r  storage_15_reg_0_3_0_5_i_1_TMR_0/O
                         net (fo=55, routed)          3.026    11.199    cmd_buffer_sink_valid__0_TMR_0
    SLICE_X133Y164       LUT4 (Prop_lut4_I3_O)        0.124    11.323 r  storage_17_reg_0_3_0_3_i_1_TMR_0/O
                         net (fo=8, routed)           0.613    11.936    storage_17_reg_0_3_0_3_TMR_0/WE
    SLICE_X132Y164       RAMD32                                       r  storage_17_reg_0_3_0_3_TMR_0/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=1352, routed)        1.555    15.023    storage_17_reg_0_3_0_3_TMR_0/WCLK
    SLICE_X132Y164       RAMD32                                       r  storage_17_reg_0_3_0_3_TMR_0/RAMA/CLK
                         clock pessimism              0.000    15.023    
                         clock uncertainty           -0.063    14.960    
    SLICE_X132Y164       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.427    storage_17_reg_0_3_0_3_TMR_0/RAMA
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 dmareader_rsv_level_reg[7]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3_TMR_0/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 1.428ns (14.015%)  route 8.761ns (85.985%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 15.023 - 13.468 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        1.747     1.747    pix_clk
    SLICE_X149Y132       FDRE                                         r  dmareader_rsv_level_reg[7]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y132       FDRE (Prop_fdre_C_Q)         0.456     2.203 r  dmareader_rsv_level_reg[7]_TMR_0/Q
                         net (fo=3, routed)           0.836     3.039    dmareader_rsv_level_reg[7]_TMR_0
    SLICE_X147Y132       LUT3 (Prop_lut3_I0_O)        0.124     3.163 r  dmareader_rsv_level_reg_7__TMR_VOTER_0/O
                         net (fo=4, routed)           0.987     4.150    dmareader_rsv_level_reg_7__TMR_VOTER_0
    SLICE_X149Y130       LUT5 (Prop_lut5_I1_O)        0.124     4.274 f  dmareader_offset[0]_i_6_TMR_0/O
                         net (fo=1, routed)           0.433     4.707    dmareader_offset[0]_i_6_n_TMR_0_0
    SLICE_X149Y130       LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  dmareader_offset[0]_i_4_TMR_0/O
                         net (fo=3, routed)           1.600     6.431    dmareader_request_enable_TMR_0
    SLICE_X121Y123       LUT2 (Prop_lut2_I0_O)        0.150     6.581 r  storage_15_reg_0_3_0_5_i_7_TMR_0/O
                         net (fo=29, routed)          1.267     7.848    litedramnativeport1_cmd_valid_TMR_0
    SLICE_X97Y121        LUT4 (Prop_lut4_I0_O)        0.326     8.174 r  storage_15_reg_0_3_0_5_i_1_TMR_0/O
                         net (fo=55, routed)          3.026    11.199    cmd_buffer_sink_valid__0_TMR_0
    SLICE_X133Y164       LUT4 (Prop_lut4_I3_O)        0.124    11.323 r  storage_17_reg_0_3_0_3_i_1_TMR_0/O
                         net (fo=8, routed)           0.613    11.936    storage_17_reg_0_3_0_3_TMR_0/WE
    SLICE_X132Y164       RAMD32                                       r  storage_17_reg_0_3_0_3_TMR_0/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=1352, routed)        1.555    15.023    storage_17_reg_0_3_0_3_TMR_0/WCLK
    SLICE_X132Y164       RAMD32                                       r  storage_17_reg_0_3_0_3_TMR_0/RAMA_D1/CLK
                         clock pessimism              0.000    15.023    
                         clock uncertainty           -0.063    14.960    
    SLICE_X132Y164       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.427    storage_17_reg_0_3_0_3_TMR_0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 dmareader_rsv_level_reg[7]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3_TMR_0/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 1.428ns (14.015%)  route 8.761ns (85.985%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 15.023 - 13.468 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        1.747     1.747    pix_clk
    SLICE_X149Y132       FDRE                                         r  dmareader_rsv_level_reg[7]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y132       FDRE (Prop_fdre_C_Q)         0.456     2.203 r  dmareader_rsv_level_reg[7]_TMR_0/Q
                         net (fo=3, routed)           0.836     3.039    dmareader_rsv_level_reg[7]_TMR_0
    SLICE_X147Y132       LUT3 (Prop_lut3_I0_O)        0.124     3.163 r  dmareader_rsv_level_reg_7__TMR_VOTER_0/O
                         net (fo=4, routed)           0.987     4.150    dmareader_rsv_level_reg_7__TMR_VOTER_0
    SLICE_X149Y130       LUT5 (Prop_lut5_I1_O)        0.124     4.274 f  dmareader_offset[0]_i_6_TMR_0/O
                         net (fo=1, routed)           0.433     4.707    dmareader_offset[0]_i_6_n_TMR_0_0
    SLICE_X149Y130       LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  dmareader_offset[0]_i_4_TMR_0/O
                         net (fo=3, routed)           1.600     6.431    dmareader_request_enable_TMR_0
    SLICE_X121Y123       LUT2 (Prop_lut2_I0_O)        0.150     6.581 r  storage_15_reg_0_3_0_5_i_7_TMR_0/O
                         net (fo=29, routed)          1.267     7.848    litedramnativeport1_cmd_valid_TMR_0
    SLICE_X97Y121        LUT4 (Prop_lut4_I0_O)        0.326     8.174 r  storage_15_reg_0_3_0_5_i_1_TMR_0/O
                         net (fo=55, routed)          3.026    11.199    cmd_buffer_sink_valid__0_TMR_0
    SLICE_X133Y164       LUT4 (Prop_lut4_I3_O)        0.124    11.323 r  storage_17_reg_0_3_0_3_i_1_TMR_0/O
                         net (fo=8, routed)           0.613    11.936    storage_17_reg_0_3_0_3_TMR_0/WE
    SLICE_X132Y164       RAMD32                                       r  storage_17_reg_0_3_0_3_TMR_0/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=1352, routed)        1.555    15.023    storage_17_reg_0_3_0_3_TMR_0/WCLK
    SLICE_X132Y164       RAMD32                                       r  storage_17_reg_0_3_0_3_TMR_0/RAMB/CLK
                         clock pessimism              0.000    15.023    
                         clock uncertainty           -0.063    14.960    
    SLICE_X132Y164       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.427    storage_17_reg_0_3_0_3_TMR_0/RAMB
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 dmareader_rsv_level_reg[7]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3_TMR_0/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 1.428ns (14.015%)  route 8.761ns (85.985%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 15.023 - 13.468 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        1.747     1.747    pix_clk
    SLICE_X149Y132       FDRE                                         r  dmareader_rsv_level_reg[7]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y132       FDRE (Prop_fdre_C_Q)         0.456     2.203 r  dmareader_rsv_level_reg[7]_TMR_0/Q
                         net (fo=3, routed)           0.836     3.039    dmareader_rsv_level_reg[7]_TMR_0
    SLICE_X147Y132       LUT3 (Prop_lut3_I0_O)        0.124     3.163 r  dmareader_rsv_level_reg_7__TMR_VOTER_0/O
                         net (fo=4, routed)           0.987     4.150    dmareader_rsv_level_reg_7__TMR_VOTER_0
    SLICE_X149Y130       LUT5 (Prop_lut5_I1_O)        0.124     4.274 f  dmareader_offset[0]_i_6_TMR_0/O
                         net (fo=1, routed)           0.433     4.707    dmareader_offset[0]_i_6_n_TMR_0_0
    SLICE_X149Y130       LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  dmareader_offset[0]_i_4_TMR_0/O
                         net (fo=3, routed)           1.600     6.431    dmareader_request_enable_TMR_0
    SLICE_X121Y123       LUT2 (Prop_lut2_I0_O)        0.150     6.581 r  storage_15_reg_0_3_0_5_i_7_TMR_0/O
                         net (fo=29, routed)          1.267     7.848    litedramnativeport1_cmd_valid_TMR_0
    SLICE_X97Y121        LUT4 (Prop_lut4_I0_O)        0.326     8.174 r  storage_15_reg_0_3_0_5_i_1_TMR_0/O
                         net (fo=55, routed)          3.026    11.199    cmd_buffer_sink_valid__0_TMR_0
    SLICE_X133Y164       LUT4 (Prop_lut4_I3_O)        0.124    11.323 r  storage_17_reg_0_3_0_3_i_1_TMR_0/O
                         net (fo=8, routed)           0.613    11.936    storage_17_reg_0_3_0_3_TMR_0/WE
    SLICE_X132Y164       RAMD32                                       r  storage_17_reg_0_3_0_3_TMR_0/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=1352, routed)        1.555    15.023    storage_17_reg_0_3_0_3_TMR_0/WCLK
    SLICE_X132Y164       RAMD32                                       r  storage_17_reg_0_3_0_3_TMR_0/RAMB_D1/CLK
                         clock pessimism              0.000    15.023    
                         clock uncertainty           -0.063    14.960    
    SLICE_X132Y164       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.427    storage_17_reg_0_3_0_3_TMR_0/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 dmareader_rsv_level_reg[7]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3_TMR_0/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 1.428ns (14.015%)  route 8.761ns (85.985%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 15.023 - 13.468 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        1.747     1.747    pix_clk
    SLICE_X149Y132       FDRE                                         r  dmareader_rsv_level_reg[7]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y132       FDRE (Prop_fdre_C_Q)         0.456     2.203 r  dmareader_rsv_level_reg[7]_TMR_0/Q
                         net (fo=3, routed)           0.836     3.039    dmareader_rsv_level_reg[7]_TMR_0
    SLICE_X147Y132       LUT3 (Prop_lut3_I0_O)        0.124     3.163 r  dmareader_rsv_level_reg_7__TMR_VOTER_0/O
                         net (fo=4, routed)           0.987     4.150    dmareader_rsv_level_reg_7__TMR_VOTER_0
    SLICE_X149Y130       LUT5 (Prop_lut5_I1_O)        0.124     4.274 f  dmareader_offset[0]_i_6_TMR_0/O
                         net (fo=1, routed)           0.433     4.707    dmareader_offset[0]_i_6_n_TMR_0_0
    SLICE_X149Y130       LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  dmareader_offset[0]_i_4_TMR_0/O
                         net (fo=3, routed)           1.600     6.431    dmareader_request_enable_TMR_0
    SLICE_X121Y123       LUT2 (Prop_lut2_I0_O)        0.150     6.581 r  storage_15_reg_0_3_0_5_i_7_TMR_0/O
                         net (fo=29, routed)          1.267     7.848    litedramnativeport1_cmd_valid_TMR_0
    SLICE_X97Y121        LUT4 (Prop_lut4_I0_O)        0.326     8.174 r  storage_15_reg_0_3_0_5_i_1_TMR_0/O
                         net (fo=55, routed)          3.026    11.199    cmd_buffer_sink_valid__0_TMR_0
    SLICE_X133Y164       LUT4 (Prop_lut4_I3_O)        0.124    11.323 r  storage_17_reg_0_3_0_3_i_1_TMR_0/O
                         net (fo=8, routed)           0.613    11.936    storage_17_reg_0_3_0_3_TMR_0/WE
    SLICE_X132Y164       RAMD32                                       r  storage_17_reg_0_3_0_3_TMR_0/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=1352, routed)        1.555    15.023    storage_17_reg_0_3_0_3_TMR_0/WCLK
    SLICE_X132Y164       RAMD32                                       r  storage_17_reg_0_3_0_3_TMR_0/RAMC/CLK
                         clock pessimism              0.000    15.023    
                         clock uncertainty           -0.063    14.960    
    SLICE_X132Y164       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.427    storage_17_reg_0_3_0_3_TMR_0/RAMC
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 dmareader_rsv_level_reg[7]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3_TMR_0/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 1.428ns (14.015%)  route 8.761ns (85.985%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 15.023 - 13.468 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        1.747     1.747    pix_clk
    SLICE_X149Y132       FDRE                                         r  dmareader_rsv_level_reg[7]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y132       FDRE (Prop_fdre_C_Q)         0.456     2.203 r  dmareader_rsv_level_reg[7]_TMR_0/Q
                         net (fo=3, routed)           0.836     3.039    dmareader_rsv_level_reg[7]_TMR_0
    SLICE_X147Y132       LUT3 (Prop_lut3_I0_O)        0.124     3.163 r  dmareader_rsv_level_reg_7__TMR_VOTER_0/O
                         net (fo=4, routed)           0.987     4.150    dmareader_rsv_level_reg_7__TMR_VOTER_0
    SLICE_X149Y130       LUT5 (Prop_lut5_I1_O)        0.124     4.274 f  dmareader_offset[0]_i_6_TMR_0/O
                         net (fo=1, routed)           0.433     4.707    dmareader_offset[0]_i_6_n_TMR_0_0
    SLICE_X149Y130       LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  dmareader_offset[0]_i_4_TMR_0/O
                         net (fo=3, routed)           1.600     6.431    dmareader_request_enable_TMR_0
    SLICE_X121Y123       LUT2 (Prop_lut2_I0_O)        0.150     6.581 r  storage_15_reg_0_3_0_5_i_7_TMR_0/O
                         net (fo=29, routed)          1.267     7.848    litedramnativeport1_cmd_valid_TMR_0
    SLICE_X97Y121        LUT4 (Prop_lut4_I0_O)        0.326     8.174 r  storage_15_reg_0_3_0_5_i_1_TMR_0/O
                         net (fo=55, routed)          3.026    11.199    cmd_buffer_sink_valid__0_TMR_0
    SLICE_X133Y164       LUT4 (Prop_lut4_I3_O)        0.124    11.323 r  storage_17_reg_0_3_0_3_i_1_TMR_0/O
                         net (fo=8, routed)           0.613    11.936    storage_17_reg_0_3_0_3_TMR_0/WE
    SLICE_X132Y164       RAMD32                                       r  storage_17_reg_0_3_0_3_TMR_0/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=1352, routed)        1.555    15.023    storage_17_reg_0_3_0_3_TMR_0/WCLK
    SLICE_X132Y164       RAMD32                                       r  storage_17_reg_0_3_0_3_TMR_0/RAMC_D1/CLK
                         clock pessimism              0.000    15.023    
                         clock uncertainty           -0.063    14.960    
    SLICE_X132Y164       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.427    storage_17_reg_0_3_0_3_TMR_0/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 dmareader_rsv_level_reg[7]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3_TMR_0/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 1.428ns (14.015%)  route 8.761ns (85.985%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 15.023 - 13.468 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        1.747     1.747    pix_clk
    SLICE_X149Y132       FDRE                                         r  dmareader_rsv_level_reg[7]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y132       FDRE (Prop_fdre_C_Q)         0.456     2.203 r  dmareader_rsv_level_reg[7]_TMR_0/Q
                         net (fo=3, routed)           0.836     3.039    dmareader_rsv_level_reg[7]_TMR_0
    SLICE_X147Y132       LUT3 (Prop_lut3_I0_O)        0.124     3.163 r  dmareader_rsv_level_reg_7__TMR_VOTER_0/O
                         net (fo=4, routed)           0.987     4.150    dmareader_rsv_level_reg_7__TMR_VOTER_0
    SLICE_X149Y130       LUT5 (Prop_lut5_I1_O)        0.124     4.274 f  dmareader_offset[0]_i_6_TMR_0/O
                         net (fo=1, routed)           0.433     4.707    dmareader_offset[0]_i_6_n_TMR_0_0
    SLICE_X149Y130       LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  dmareader_offset[0]_i_4_TMR_0/O
                         net (fo=3, routed)           1.600     6.431    dmareader_request_enable_TMR_0
    SLICE_X121Y123       LUT2 (Prop_lut2_I0_O)        0.150     6.581 r  storage_15_reg_0_3_0_5_i_7_TMR_0/O
                         net (fo=29, routed)          1.267     7.848    litedramnativeport1_cmd_valid_TMR_0
    SLICE_X97Y121        LUT4 (Prop_lut4_I0_O)        0.326     8.174 r  storage_15_reg_0_3_0_5_i_1_TMR_0/O
                         net (fo=55, routed)          3.026    11.199    cmd_buffer_sink_valid__0_TMR_0
    SLICE_X133Y164       LUT4 (Prop_lut4_I3_O)        0.124    11.323 r  storage_17_reg_0_3_0_3_i_1_TMR_0/O
                         net (fo=8, routed)           0.613    11.936    storage_17_reg_0_3_0_3_TMR_0/WE
    SLICE_X132Y164       RAMS32                                       r  storage_17_reg_0_3_0_3_TMR_0/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=1352, routed)        1.555    15.023    storage_17_reg_0_3_0_3_TMR_0/WCLK
    SLICE_X132Y164       RAMS32                                       r  storage_17_reg_0_3_0_3_TMR_0/RAMD/CLK
                         clock pessimism              0.000    15.023    
                         clock uncertainty           -0.063    14.960    
    SLICE_X132Y164       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.427    storage_17_reg_0_3_0_3_TMR_0/RAMD
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 dmareader_rsv_level_reg[7]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3_TMR_0/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 1.428ns (14.015%)  route 8.761ns (85.985%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 15.023 - 13.468 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        1.747     1.747    pix_clk
    SLICE_X149Y132       FDRE                                         r  dmareader_rsv_level_reg[7]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y132       FDRE (Prop_fdre_C_Q)         0.456     2.203 r  dmareader_rsv_level_reg[7]_TMR_0/Q
                         net (fo=3, routed)           0.836     3.039    dmareader_rsv_level_reg[7]_TMR_0
    SLICE_X147Y132       LUT3 (Prop_lut3_I0_O)        0.124     3.163 r  dmareader_rsv_level_reg_7__TMR_VOTER_0/O
                         net (fo=4, routed)           0.987     4.150    dmareader_rsv_level_reg_7__TMR_VOTER_0
    SLICE_X149Y130       LUT5 (Prop_lut5_I1_O)        0.124     4.274 f  dmareader_offset[0]_i_6_TMR_0/O
                         net (fo=1, routed)           0.433     4.707    dmareader_offset[0]_i_6_n_TMR_0_0
    SLICE_X149Y130       LUT6 (Prop_lut6_I5_O)        0.124     4.831 r  dmareader_offset[0]_i_4_TMR_0/O
                         net (fo=3, routed)           1.600     6.431    dmareader_request_enable_TMR_0
    SLICE_X121Y123       LUT2 (Prop_lut2_I0_O)        0.150     6.581 r  storage_15_reg_0_3_0_5_i_7_TMR_0/O
                         net (fo=29, routed)          1.267     7.848    litedramnativeport1_cmd_valid_TMR_0
    SLICE_X97Y121        LUT4 (Prop_lut4_I0_O)        0.326     8.174 r  storage_15_reg_0_3_0_5_i_1_TMR_0/O
                         net (fo=55, routed)          3.026    11.199    cmd_buffer_sink_valid__0_TMR_0
    SLICE_X133Y164       LUT4 (Prop_lut4_I3_O)        0.124    11.323 r  storage_17_reg_0_3_0_3_i_1_TMR_0/O
                         net (fo=8, routed)           0.613    11.936    storage_17_reg_0_3_0_3_TMR_0/WE
    SLICE_X132Y164       RAMS32                                       r  storage_17_reg_0_3_0_3_TMR_0/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=1352, routed)        1.555    15.023    storage_17_reg_0_3_0_3_TMR_0/WCLK
    SLICE_X132Y164       RAMS32                                       r  storage_17_reg_0_3_0_3_TMR_0/RAMD_D1/CLK
                         clock pessimism              0.000    15.023    
                         clock uncertainty           -0.063    14.960    
    SLICE_X132Y164       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.427    storage_17_reg_0_3_0_3_TMR_0/RAMD_D1
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                  2.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 hdmi_phy_es2_d1_reg[0]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            hdmi_phy_es2_q_m_reg[0]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.147%)  route 0.191ns (59.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        0.622     0.622    pix_clk
    SLICE_X155Y148       FDRE                                         r  hdmi_phy_es2_d1_reg[0]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y148       FDRE (Prop_fdre_C_Q)         0.128     0.750 r  hdmi_phy_es2_d1_reg[0]_TMR_1/Q
                         net (fo=7, routed)           0.191     0.940    hdmi_phy_es2_d1_reg_n_0_[0]_TMR_1
    SLICE_X154Y151       FDRE                                         r  hdmi_phy_es2_q_m_reg[0]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        0.892     0.892    pix_clk
    SLICE_X154Y151       FDRE                                         r  hdmi_phy_es2_q_m_reg[0]_TMR_1/C
                         clock pessimism              0.000     0.892    
    SLICE_X154Y151       FDRE (Hold_fdre_C_D)        -0.002     0.890    hdmi_phy_es2_q_m_reg[0]_TMR_1
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 hdmi_phy_es1_q_m_reg[2]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            hdmi_phy_es1_q_m_r_reg[2]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.667%)  route 0.239ns (59.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        0.648     0.648    pix_clk
    SLICE_X158Y148       FDRE                                         r  hdmi_phy_es1_q_m_reg[2]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y148       FDRE (Prop_fdre_C_Q)         0.164     0.812 r  hdmi_phy_es1_q_m_reg[2]_TMR_1/Q
                         net (fo=9, routed)           0.239     1.051    hdmi_phy_es1_q_m_reg_n_0_[2]_TMR_1
    SLICE_X161Y152       FDRE                                         r  hdmi_phy_es1_q_m_r_reg[2]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        0.919     0.919    pix_clk
    SLICE_X161Y152       FDRE                                         r  hdmi_phy_es1_q_m_r_reg[2]_TMR_1/C
                         clock pessimism              0.000     0.919    
    SLICE_X161Y152       FDRE (Hold_fdre_C_D)         0.075     0.994    hdmi_phy_es1_q_m_r_reg[2]_TMR_1
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 hdmi_phy_es1_q_m_reg[5]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            hdmi_phy_es1_n0q_m_reg[0]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.758%)  route 0.239ns (56.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        0.648     0.648    pix_clk
    SLICE_X157Y148       FDRE                                         r  hdmi_phy_es1_q_m_reg[5]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y148       FDRE (Prop_fdre_C_Q)         0.141     0.789 r  hdmi_phy_es1_q_m_reg[5]_TMR_1/Q
                         net (fo=9, routed)           0.239     1.028    hdmi_phy_es1_q_m_reg_n_0_[5]_TMR_1
    SLICE_X160Y150       LUT6 (Prop_lut6_I4_O)        0.045     1.073 r  hdmi_phy_es1_n0q_m[0]_i_1_TMR_1/O
                         net (fo=1, routed)           0.000     1.073    hdmi_phy_es1_n0q_m[0]_i_1_n_TMR_1_0
    SLICE_X160Y150       FDRE                                         r  hdmi_phy_es1_n0q_m_reg[0]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        0.919     0.919    pix_clk
    SLICE_X160Y150       FDRE                                         r  hdmi_phy_es1_n0q_m_reg[0]_TMR_1/C
                         clock pessimism              0.000     0.919    
    SLICE_X160Y150       FDRE (Hold_fdre_C_D)         0.091     1.010    hdmi_phy_es1_n0q_m_reg[0]_TMR_1
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 hdmi_phy_es1_q_m_r_reg[8]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            hdmi_phy_es1_out_reg[5]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.795%)  route 0.238ns (53.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        0.648     0.648    pix_clk
    SLICE_X158Y149       FDRE                                         r  hdmi_phy_es1_q_m_r_reg[8]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y149       FDRE (Prop_fdre_C_Q)         0.164     0.812 r  hdmi_phy_es1_q_m_r_reg[8]_TMR_1/Q
                         net (fo=26, routed)          0.238     1.049    hdmi_phy_es1_q_m_r[8]_TMR_1
    SLICE_X161Y151       LUT5 (Prop_lut5_I4_O)        0.045     1.094 r  hdmi_phy_es1_out[5]_i_1_TMR_1/O
                         net (fo=1, routed)           0.000     1.094    hdmi_phy_es1_out[5]_i_1_n_TMR_1_0
    SLICE_X161Y151       FDRE                                         r  hdmi_phy_es1_out_reg[5]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        0.919     0.919    pix_clk
    SLICE_X161Y151       FDRE                                         r  hdmi_phy_es1_out_reg[5]_TMR_1/C
                         clock pessimism              0.000     0.919    
    SLICE_X161Y151       FDRE (Hold_fdre_C_D)         0.092     1.012    hdmi_phy_es1_out_reg[5]_TMR_1
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 hdmi_phy_es1_q_m_reg[0]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            hdmi_phy_es1_n1q_m_reg[0]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.506%)  route 0.262ns (58.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        0.648     0.648    pix_clk
    SLICE_X159Y148       FDRE                                         r  hdmi_phy_es1_q_m_reg[0]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y148       FDRE (Prop_fdre_C_Q)         0.141     0.789 r  hdmi_phy_es1_q_m_reg[0]_TMR_1/Q
                         net (fo=9, routed)           0.262     1.051    hdmi_phy_es1_q_m_reg_n_0_[0]_TMR_1
    SLICE_X161Y150       LUT6 (Prop_lut6_I0_O)        0.045     1.096 r  hdmi_phy_es1_n1q_m[0]_i_1_TMR_1/O
                         net (fo=1, routed)           0.000     1.096    hdmi_phy_es1_n1q_m0[0]_TMR_1
    SLICE_X161Y150       FDRE                                         r  hdmi_phy_es1_n1q_m_reg[0]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        0.919     0.919    pix_clk
    SLICE_X161Y150       FDRE                                         r  hdmi_phy_es1_n1q_m_reg[0]_TMR_1/C
                         clock pessimism              0.000     0.919    
    SLICE_X161Y150       FDRE (Hold_fdre_C_D)         0.092     1.012    hdmi_phy_es1_n1q_m_reg[0]_TMR_1
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 hdmi_phy_es2_q_m_reg[1]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            hdmi_phy_es2_n0q_m_reg[2]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.209ns (43.683%)  route 0.269ns (56.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        0.622     0.622    pix_clk
    SLICE_X154Y149       FDRE                                         r  hdmi_phy_es2_q_m_reg[1]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y149       FDRE (Prop_fdre_C_Q)         0.164     0.786 r  hdmi_phy_es2_q_m_reg[1]_TMR_1/Q
                         net (fo=9, routed)           0.269     1.055    hdmi_phy_es2_q_m_reg_n_0_[1]_TMR_1
    SLICE_X154Y153       LUT6 (Prop_lut6_I2_O)        0.045     1.100 r  hdmi_phy_es2_n0q_m[2]_i_1_TMR_1/O
                         net (fo=1, routed)           0.000     1.100    hdmi_phy_es2_n0q_m[2]_i_1_n_TMR_1_0
    SLICE_X154Y153       FDRE                                         r  hdmi_phy_es2_n0q_m_reg[2]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        0.891     0.891    pix_clk
    SLICE_X154Y153       FDRE                                         r  hdmi_phy_es2_n0q_m_reg[2]_TMR_1/C
                         clock pessimism              0.000     0.891    
    SLICE_X154Y153       FDRE (Hold_fdre_C_D)         0.121     1.012    hdmi_phy_es2_n0q_m_reg[2]_TMR_1
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 hdmi_phy_es0_q_m_reg[8]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            hdmi_phy_es0_q_m_r_reg[8]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.911%)  route 0.257ns (61.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        0.619     0.619    pix_clk
    SLICE_X152Y153       FDRE                                         r  hdmi_phy_es0_q_m_reg[8]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y153       FDRE (Prop_fdre_C_Q)         0.164     0.783 r  hdmi_phy_es0_q_m_reg[8]_TMR_0/Q
                         net (fo=1, routed)           0.257     1.040    hdmi_phy_es0_q_m_reg_n_0_[8]_TMR_0
    SLICE_X152Y144       FDRE                                         r  hdmi_phy_es0_q_m_r_reg[8]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        0.893     0.893    pix_clk
    SLICE_X152Y144       FDRE                                         r  hdmi_phy_es0_q_m_r_reg[8]_TMR_0/C
                         clock pessimism              0.000     0.893    
    SLICE_X152Y144       FDRE (Hold_fdre_C_D)         0.059     0.952    hdmi_phy_es0_q_m_r_reg[8]_TMR_0
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 hdmi_phy_es2_d1_reg[2]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            hdmi_phy_es2_q_m_reg[4]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.935%)  route 0.258ns (58.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        0.622     0.622    pix_clk
    SLICE_X155Y149       FDRE                                         r  hdmi_phy_es2_d1_reg[2]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y149       FDRE (Prop_fdre_C_Q)         0.141     0.763 r  hdmi_phy_es2_d1_reg[2]_TMR_1/Q
                         net (fo=3, routed)           0.063     0.826    hdmi_phy_es2_d1_reg_n_0_[2]_TMR_1
    SLICE_X154Y149       LUT5 (Prop_lut5_I1_O)        0.045     0.871 r  hdmi_phy_es2_q_m[4]_i_1_TMR_1/O
                         net (fo=4, routed)           0.194     1.065    hdmi_phy_es2_q_m[4]_i_1_n_TMR_1_0
    SLICE_X155Y150       FDRE                                         r  hdmi_phy_es2_q_m_reg[4]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        0.892     0.892    pix_clk
    SLICE_X155Y150       FDRE                                         r  hdmi_phy_es2_q_m_reg[4]_TMR_1/C
                         clock pessimism              0.000     0.892    
    SLICE_X155Y150       FDRE (Hold_fdre_C_D)         0.076     0.968    hdmi_phy_es2_q_m_reg[4]_TMR_1
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hdmi_phy_es0_n1d_reg[3]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            hdmi_phy_es0_q_m_reg[1]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.209ns (42.257%)  route 0.286ns (57.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        0.619     0.619    pix_clk
    SLICE_X150Y151       FDRE                                         r  hdmi_phy_es0_n1d_reg[3]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y151       FDRE (Prop_fdre_C_Q)         0.164     0.783 r  hdmi_phy_es0_n1d_reg[3]_TMR_2/Q
                         net (fo=3, routed)           0.286     1.068    hdmi_phy_es0_n1d[3]_TMR_2
    SLICE_X152Y149       LUT6 (Prop_lut6_I2_O)        0.045     1.113 r  hdmi_phy_es0_q_m[1]_i_1_TMR_2/O
                         net (fo=1, routed)           0.000     1.113    p_7_out[1]_TMR_2
    SLICE_X152Y149       FDRE                                         r  hdmi_phy_es0_q_m_reg[1]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        0.894     0.894    pix_clk
    SLICE_X152Y149       FDRE                                         r  hdmi_phy_es0_q_m_reg[1]_TMR_2/C
                         clock pessimism              0.000     0.894    
    SLICE_X152Y149       FDRE (Hold_fdre_C_D)         0.121     1.015    hdmi_phy_es0_q_m_reg[1]_TMR_2
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 hdmi_phy_es2_q_m_reg[2]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            hdmi_phy_es2_n1q_m_reg[3]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.209ns (44.984%)  route 0.256ns (55.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        0.622     0.622    pix_clk
    SLICE_X154Y149       FDRE                                         r  hdmi_phy_es2_q_m_reg[2]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y149       FDRE (Prop_fdre_C_Q)         0.164     0.786 r  hdmi_phy_es2_q_m_reg[2]_TMR_1/Q
                         net (fo=9, routed)           0.256     1.041    hdmi_phy_es2_q_m_reg_n_0_[2]_TMR_1
    SLICE_X155Y153       LUT6 (Prop_lut6_I3_O)        0.045     1.086 r  hdmi_phy_es2_n1q_m[3]_i_1_TMR_1/O
                         net (fo=1, routed)           0.000     1.086    hdmi_phy_es2_n1q_m0[3]_TMR_1
    SLICE_X155Y153       FDRE                                         r  hdmi_phy_es2_n1q_m_reg[3]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1352, routed)        0.891     0.891    pix_clk
    SLICE_X155Y153       FDRE                                         r  hdmi_phy_es2_n1q_m_reg[3]_TMR_1/C
                         clock pessimism              0.000     0.891    
    SLICE_X155Y153       FDRE (Hold_fdre_C_D)         0.092     0.983    hdmi_phy_es2_n1q_m_reg[3]_TMR_1
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix_clk
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { BUFG_8/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X7Y60    storage_19_reg_TMR_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         13.468      10.524     RAMB18_X7Y60    storage_19_reg_TMR_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X8Y58    storage_19_reg_TMR_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         13.468      10.524     RAMB18_X8Y58    storage_19_reg_TMR_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X7Y61    storage_19_reg_TMR_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         13.468      10.524     RAMB18_X7Y61    storage_19_reg_TMR_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X7Y31    storage_16_reg_0_TMR_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X7Y28    storage_16_reg_0_TMR_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X6Y28    storage_16_reg_0_TMR_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X7Y32    storage_16_reg_1_TMR_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X112Y123  storage_15_reg_0_3_0_5_TMR_1/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X112Y123  storage_15_reg_0_3_0_5_TMR_1/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X112Y123  storage_15_reg_0_3_0_5_TMR_1/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X112Y123  storage_15_reg_0_3_0_5_TMR_1/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X112Y123  storage_15_reg_0_3_0_5_TMR_1/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X112Y123  storage_15_reg_0_3_0_5_TMR_1/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X112Y123  storage_15_reg_0_3_0_5_TMR_1/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X112Y123  storage_15_reg_0_3_0_5_TMR_1/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X108Y120  storage_15_reg_0_3_24_25_TMR_1/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X108Y120  storage_15_reg_0_3_24_25_TMR_1/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X104Y121  storage_15_reg_0_3_0_5_TMR_0/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X104Y121  storage_15_reg_0_3_0_5_TMR_0/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X104Y121  storage_15_reg_0_3_0_5_TMR_0/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X104Y121  storage_15_reg_0_3_0_5_TMR_0/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X104Y121  storage_15_reg_0_3_0_5_TMR_0/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X104Y121  storage_15_reg_0_3_0_5_TMR_0/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X104Y121  storage_15_reg_0_3_0_5_TMR_0/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X104Y121  storage_15_reg_0_3_0_5_TMR_0/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X104Y119  storage_15_reg_0_3_12_17_TMR_2/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X104Y119  storage_15_reg_0_3_12_17_TMR_2/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_soclinux_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.345ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.345ns  (required time - arrival time)
  Source:                 FDPE_TMR_1/Q
                            (internal pin)
  Destination:            FDPE_1_TMR_1/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.344ns  (logic 0.000ns (0.000%)  route 0.344ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y166       FDPE                         0.000     0.000 r  FDPE_TMR_1/Q
                         net (fo=1, routed)           0.344     0.344    builder_xilinxasyncresetsynchronizerimpl0_rst_meta_TMR_1
    SLICE_X160Y166       FDPE                                         r  FDPE_1_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     3.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.290 r  BUFG/O
                         net (fo=16659, routed)       0.641     3.931    sys_clk
    SLICE_X160Y166       FDPE                                         r  FDPE_1_TMR_1/C
                         clock pessimism              0.000     3.931    
                         clock uncertainty           -0.150     3.781    
    SLICE_X160Y166       FDPE (Setup_fdpe_C_D)       -0.093     3.688    FDPE_1_TMR_1
  -------------------------------------------------------------------
                         required time                          3.688    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  3.345    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 FDPE_TMR_0/Q
                            (internal pin)
  Destination:            FDPE_1_TMR_0/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.071ns  (logic 0.000ns (0.000%)  route 0.071ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y164       FDPE                         0.000     0.000 r  FDPE_TMR_0/Q
                         net (fo=1, routed)           0.071     0.071    builder_xilinxasyncresetsynchronizerimpl0_rst_meta_TMR_0
    SLICE_X160Y164       FDPE                                         r  FDPE_1_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     3.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.290 r  BUFG/O
                         net (fo=16659, routed)       0.642     3.932    sys_clk
    SLICE_X160Y164       FDPE                                         r  FDPE_1_TMR_0/C
                         clock pessimism              0.000     3.932    
                         clock uncertainty           -0.150     3.782    
    SLICE_X160Y164       FDPE (Setup_fdpe_C_D)       -0.111     3.671    FDPE_1_TMR_0
  -------------------------------------------------------------------
                         required time                          3.671    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.625ns  (required time - arrival time)
  Source:                 FDPE_TMR_2/Q
                            (internal pin)
  Destination:            FDPE_1_TMR_2/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.069ns  (logic 0.000ns (0.000%)  route 0.069ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y165       FDPE                         0.000     0.000 r  FDPE_TMR_2/Q
                         net (fo=1, routed)           0.069     0.069    builder_xilinxasyncresetsynchronizerimpl0_rst_meta_TMR_2
    SLICE_X162Y165       FDPE                                         r  FDPE_1_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     3.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.290 r  BUFG/O
                         net (fo=16659, routed)       0.642     3.932    sys_clk
    SLICE_X162Y165       FDPE                                         r  FDPE_1_TMR_2/C
                         clock pessimism              0.000     3.932    
                         clock uncertainty           -0.150     3.782    
    SLICE_X162Y165       FDPE (Setup_fdpe_C_D)       -0.088     3.694    FDPE_1_TMR_2
  -------------------------------------------------------------------
                         required time                          3.694    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  3.625    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_soclinux_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        3.688ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 FDPE_6_TMR_0/Q
                            (internal pin)
  Destination:            FDPE_7_TMR_0/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y164       FDPE                         0.000     0.000 r  FDPE_6_TMR_0/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl3_rst_meta_TMR_0
    SLICE_X162Y164       FDPE                                         r  FDPE_7_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     3.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.290 r  BUFG_3/O
                         net (fo=23, routed)          0.642     3.932    clk200_clk
    SLICE_X162Y164       FDPE                                         r  FDPE_7_TMR_0/C
                         clock pessimism              0.000     3.932    
                         clock uncertainty           -0.143     3.789    
    SLICE_X162Y164       FDPE (Setup_fdpe_C_D)       -0.035     3.754    FDPE_7_TMR_0
  -------------------------------------------------------------------
                         required time                          3.754    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.708ns  (required time - arrival time)
  Source:                 FDPE_6_TMR_1/Q
                            (internal pin)
  Destination:            FDPE_7_TMR_1/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y165       FDPE                         0.000     0.000 r  FDPE_6_TMR_1/Q
                         net (fo=1, routed)           0.075     0.075    builder_xilinxasyncresetsynchronizerimpl3_rst_meta_TMR_1
    SLICE_X160Y165       FDPE                                         r  FDPE_7_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     3.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.290 r  BUFG_3/O
                         net (fo=23, routed)          0.642     3.932    clk200_clk
    SLICE_X160Y165       FDPE                                         r  FDPE_7_TMR_1/C
                         clock pessimism              0.000     3.932    
                         clock uncertainty           -0.143     3.789    
    SLICE_X160Y165       FDPE (Setup_fdpe_C_D)       -0.005     3.784    FDPE_7_TMR_1
  -------------------------------------------------------------------
                         required time                          3.784    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  3.708    

Slack (MET) :             3.717ns  (required time - arrival time)
  Source:                 FDPE_6_TMR_2/Q
                            (internal pin)
  Destination:            FDPE_7_TMR_2/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y166       FDPE                         0.000     0.000 r  FDPE_6_TMR_2/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl3_rst_meta_TMR_2
    SLICE_X161Y166       FDPE                                         r  FDPE_7_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     3.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.290 r  BUFG_3/O
                         net (fo=23, routed)          0.641     3.931    clk200_clk
    SLICE_X161Y166       FDPE                                         r  FDPE_7_TMR_2/C
                         clock pessimism              0.000     3.931    
                         clock uncertainty           -0.143     3.788    
    SLICE_X161Y166       FDPE (Setup_fdpe_C_D)       -0.005     3.783    FDPE_7_TMR_2
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.717    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.552ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 FDPE_12_TMR_2/Q
                            (internal pin)
  Destination:            FDPE_13_TMR_2/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y69        FDPE                         0.000     0.000 r  FDPE_12_TMR_2/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl6_rst_meta_TMR_2
    SLICE_X146Y69        FDPE                                         r  FDPE_13_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=444, routed)         0.678     2.678    eth_rx_clk
    SLICE_X146Y69        FDPE                                         r  FDPE_13_TMR_2/C
                         clock pessimism              0.000     2.678    
                         clock uncertainty           -0.025     2.653    
    SLICE_X146Y69        FDPE (Setup_fdpe_C_D)       -0.035     2.618    FDPE_13_TMR_2
  -------------------------------------------------------------------
                         required time                          2.618    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 FDPE_12_TMR_1/Q
                            (internal pin)
  Destination:            FDPE_13_TMR_1/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y68        FDPE                         0.000     0.000 r  FDPE_12_TMR_1/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl6_rst_meta_TMR_1
    SLICE_X146Y68        FDPE                                         r  FDPE_13_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=444, routed)         0.679     2.679    eth_rx_clk
    SLICE_X146Y68        FDPE                                         r  FDPE_13_TMR_1/C
                         clock pessimism              0.000     2.679    
                         clock uncertainty           -0.025     2.654    
    SLICE_X146Y68        FDPE (Setup_fdpe_C_D)       -0.035     2.619    FDPE_13_TMR_1
  -------------------------------------------------------------------
                         required time                          2.619    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.553    

Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 FDPE_12_TMR_0/Q
                            (internal pin)
  Destination:            FDPE_13_TMR_0/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y68        FDPE                         0.000     0.000 r  FDPE_12_TMR_0/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl6_rst_meta_TMR_0
    SLICE_X147Y68        FDPE                                         r  FDPE_13_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=444, routed)         0.679     2.679    eth_rx_clk
    SLICE_X147Y68        FDPE                                         r  FDPE_13_TMR_0/C
                         clock pessimism              0.000     2.679    
                         clock uncertainty           -0.025     2.654    
    SLICE_X147Y68        FDPE (Setup_fdpe_C_D)       -0.005     2.649    FDPE_13_TMR_0
  -------------------------------------------------------------------
                         required time                          2.649    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.583    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.377ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.377ns  (required time - arrival time)
  Source:                 FDPE_10_TMR_1/Q
                            (internal pin)
  Destination:            FDPE_11_TMR_1/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDPE                         0.000     0.000 r  FDPE_10_TMR_1/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl5_rst_meta_TMR_1
    SLICE_X64Y68         FDPE                                         r  FDPE_11_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y3        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=296, routed)         0.639     2.639    eth_tx_clk
    SLICE_X64Y68         FDPE                                         r  FDPE_11_TMR_1/C
                         clock pessimism              0.000     2.639    
                         clock uncertainty           -0.161     2.478    
    SLICE_X64Y68         FDPE (Setup_fdpe_C_D)       -0.035     2.443    FDPE_11_TMR_1
  -------------------------------------------------------------------
                         required time                          2.443    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.377    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 FDPE_10_TMR_2/Q
                            (internal pin)
  Destination:            FDPE_11_TMR_2/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDPE                         0.000     0.000 r  FDPE_10_TMR_2/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl5_rst_meta_TMR_2
    SLICE_X65Y68         FDPE                                         r  FDPE_11_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y3        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=296, routed)         0.639     2.639    eth_tx_clk
    SLICE_X65Y68         FDPE                                         r  FDPE_11_TMR_2/C
                         clock pessimism              0.000     2.639    
                         clock uncertainty           -0.161     2.478    
    SLICE_X65Y68         FDPE (Setup_fdpe_C_D)       -0.005     2.473    FDPE_11_TMR_2
  -------------------------------------------------------------------
                         required time                          2.473    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 FDPE_10_TMR_0/Q
                            (internal pin)
  Destination:            FDPE_11_TMR_0/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDPE                         0.000     0.000 r  FDPE_10_TMR_0/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl5_rst_meta_TMR_0
    SLICE_X63Y68         FDPE                                         r  FDPE_11_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y3        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=296, routed)         0.640     2.640    eth_tx_clk
    SLICE_X63Y68         FDPE                                         r  FDPE_11_TMR_0/C
                         clock pessimism              0.000     2.640    
                         clock uncertainty           -0.161     2.479    
    SLICE_X63Y68         FDPE (Setup_fdpe_C_D)       -0.005     2.474    FDPE_11_TMR_0
  -------------------------------------------------------------------
                         required time                          2.474    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.408    





