
alarm_clock_jukebox.elf:     file format elf32-littlenios2
alarm_clock_jukebox.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00040244

Program Header:
    LOAD off    0x00001000 vaddr 0x00040000 paddr 0x00040000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00040020 paddr 0x00040020 align 2**12
         filesz 0x000036e0 memsz 0x000036e0 flags r-x
    LOAD off    0x00004700 vaddr 0x00043700 paddr 0x000439e4 align 2**12
         filesz 0x000002e4 memsz 0x000002e4 flags rw-
    LOAD off    0x00004cc8 vaddr 0x00043cc8 paddr 0x00043cc8 align 2**12
         filesz 0x00000000 memsz 0x00000134 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00040000  00040000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  00040020  00040020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00003240  00040244  00040244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000027c  00043484  00043484  00004484  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000002e4  00043700  000439e4  00004700  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000134  00043cc8  00043cc8  00004cc8  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  00043dfc  00043dfc  000049e4  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  000049e4  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000678  00000000  00000000  00004a08  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000839a  00000000  00000000  00005080  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002eab  00000000  00000000  0000d41a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00003578  00000000  00000000  000102c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000f00  00000000  00000000  00013840  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00001f2b  00000000  00000000  00014740  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00001308  00000000  00000000  0001666b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000020  00000000  00000000  00017974  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000002a0  00000000  00000000  00017998  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00019aba  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000a  00000000  00000000  00019abd  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  00019ac7  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  00019ac8  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  00019ac9  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  00019acd  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  00019ad1  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   0000000b  00000000  00000000  00019ad5  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    0000000b  00000000  00000000  00019ae0  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   0000000b  00000000  00000000  00019aeb  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 0000000b  00000000  00000000  00019af6  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000061  00000000  00000000  00019b01  2**0
                  CONTENTS, READONLY
 29 .jdi          0000599a  00000000  00000000  00019b62  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     00086d2b  00000000  00000000  0001f4fc  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00040000 l    d  .entry	00000000 .entry
00040020 l    d  .exceptions	00000000 .exceptions
00040244 l    d  .text	00000000 .text
00043484 l    d  .rodata	00000000 .rodata
00043700 l    d  .rwdata	00000000 .rwdata
00043cc8 l    d  .bss	00000000 .bss
00043dfc l    d  .onchip_memory	00000000 .onchip_memory
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../alarm_clock_jukebox_bsp//obj/HAL/src/crt0.o
0004027c l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 button.c
00000000 l    df *ABS*	00000000 display.c
00000000 l    df *ABS*	00000000 interrupt.c
00000000 l    df *ABS*	00000000 led.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 switches.c
00043cce l     O .bss	00000006 mode.1648
00000000 l    df *ABS*	00000000 time_keeper.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
00041704 l     F .text	0000006c print_repeat
00000000 l    df *ABS*	00000000 fvwrite_small_dev.c
00000000 l    df *ABS*	00000000 impure.c
00043700 l     O .rwdata	000000e0 impure_data
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_load.c
00042060 l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_write.c
000421b8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
000422ec l     F .text	00000034 alt_dev_reg
000437e0 l     O .rwdata	0000002c jtag_uart_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
000425e8 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 alt_close.c
000426dc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00042808 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00042834 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
000429e4 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
00042b24 l     F .text	0000003c alt_get_errno
00042b60 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
00043cf0 g     O .bss	00000004 alt_instruction_exception_handler
0004214c g     F .text	0000006c alt_main
00041654 g     F .text	00000080 _puts_r
00043cfc g     O .bss	00000100 alt_irq
000439e4 g       *ABS*	00000000 __flash_rwdata_start
00041608 g     F .text	0000004c printf
00040e48 g     F .text	000000b0 upClockHour
00042f80 g     F .text	00000024 altera_nios2_gen2_irq_init
00040000 g     F .entry	0000001c __reset
00040020 g       *ABS*	00000000 __flash_exceptions_start
00043cdc g     O .bss	00000004 errno
00043ce8 g     O .bss	00000004 alt_argv
0004b9b4 g       *ABS*	00000000 _gp
000439b7 g     O .rwdata	00000001 time_format
00040600 g     F .text	00000030 alarmLEDon
00043834 g     O .rwdata	00000180 alt_fd_list
00042fa4 g     F .text	00000090 alt_find_dev
00042aa8 g     F .text	0000007c alt_io_redirect
000416d4 g     F .text	00000014 puts
00042948 g     F .text	0000009c alt_exception_cause_generated_bad_addr
00042468 g     F .text	000000ec altera_avalon_jtag_uart_read
000415cc g     F .text	0000003c _printf_r
00041510 g     F .text	00000064 .hidden __udivsi3
000431e0 g     F .text	00000090 alt_icache_flush
00040548 g     F .text	00000048 switchesRegisterISR
000439d4 g     O .rwdata	00000004 alt_max_fd
0004136c g     F .text	000000ac downAlarmHour
00040fc4 g     F .text	000000c8 downClockMinute
000439b8 g     O .rwdata	00000004 _global_impure_ptr
00043dfc g       *ABS*	00000000 __bss_end
00041f70 g     F .text	000000f0 alt_iic_isr_register
00042e78 g     F .text	00000108 alt_tick
00040878 g     F .text	0000013c switchesISR
00041f24 g     F .text	0000004c alt_ic_irq_enabled
00043cd4 g     O .bss	00000003 alarm
00042ddc g     F .text	0000009c alt_alarm_stop
00043ce0 g     O .bss	00000004 alt_irq_active
000400fc g     F .exceptions	000000d4 alt_irq_handler
0004380c g     O .rwdata	00000028 alt_dev_null
000427e8 g     F .text	00000020 alt_dcache_flush_all
00040720 g     F .text	00000158 timerSecondISR
000439e4 g       *ABS*	00000000 __ram_rwdata_end
0004116c g     F .text	000000a8 upAlarmMinute
00040000 g       *ABS*	00000000 __alt_mem_onchip_memory
000439cc g     O .rwdata	00000008 alt_dev_list
000421f4 g     F .text	000000f8 write
0004108c g     F .text	000000ac downClockHour
00043700 g       *ABS*	00000000 __ram_rodata_end
00043484 g     O .rodata	0000000c COM_ANODE_SEG_TABLE
00040cb4 g     F .text	000000cc upClockSecond
00041574 g     F .text	00000058 .hidden __umodsi3
000405d0 g     F .text	00000030 alarmLEDoff
00040630 g     F .text	0000004c alarmLEDtoggle
00043dfc g       *ABS*	00000000 end
00043cc8 g     O .bss	00000006 mode
000401d0 g     F .exceptions	00000074 alt_instruction_exception_entry
000412c4 g     F .text	000000a8 downAlarmMinute
00068000 g       *ABS*	00000000 __alt_stack_pointer
00042660 g     F .text	0000007c alt_avalon_timer_sc_init
00042554 g     F .text	00000094 altera_avalon_jtag_uart_write
00041770 g     F .text	00000524 ___vfprintf_internal_r
000432c0 g     F .text	00000190 __call_exitprocs
00040244 g     F .text	0000003c _start
00043cf4 g     O .bss	00000004 _alt_tick_rate
00043cf8 g     O .bss	00000004 _alt_nticks
00042358 g     F .text	00000050 alt_sys_init
00040c30 g     F .text	0000004c checkInvalidMode
00043700 g       *ABS*	00000000 __ram_rwdata_start
00043484 g       *ABS*	00000000 __ram_rodata_start
000439b4 g     O .rwdata	00000003 reset_clock_value
00040590 g     F .text	00000040 switchesEnableInterrupt
000423a8 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
0004313c g     F .text	000000a4 alt_get_fd
00043290 g     F .text	00000030 memcmp
00043dfc g       *ABS*	00000000 __alt_stack_base
00043034 g     F .text	00000108 alt_find_file
00042870 g     F .text	000000a4 alt_dev_llist_insert
00040c7c g     F .text	00000038 resetClockTime
00041cb0 g     F .text	000000b8 __sfvwrite_small_dev
00043cc8 g       *ABS*	00000000 __bss_start
0004067c g     F .text	000000a4 main
00043cec g     O .bss	00000004 alt_envp
00042408 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00040280 g     F .text	00000080 resetDisplay
000439d8 g     O .rwdata	00000004 alt_errno
00041418 g     F .text	00000084 .hidden __divsi3
00040ef8 g     F .text	000000cc downClockSecond
00043484 g       *ABS*	00000000 __flash_rodata_start
00042320 g     F .text	00000038 alt_irq_init
00042d78 g     F .text	00000064 alt_release_fd
00041d68 g     F .text	00000058 _write_r
00040d80 g     F .text	000000c8 upClockMinute
000439bc g     O .rwdata	00000004 _impure_ptr
00043ce4 g     O .bss	00000004 alt_argc
00040020 g       .exceptions	00000000 alt_irq_entry
00040518 g     F .text	00000030 timerSecondEnableInterrupt
000439c4 g     O .rwdata	00000008 alt_fs_list
000409b4 g     F .text	0000027c determineMode
00040020 g       *ABS*	00000000 __ram_exceptions_start
00041dc0 g     F .text	00000050 alt_ic_isr_register
000439e4 g       *ABS*	00000000 _edata
00043dfc g       *ABS*	00000000 _end
00040244 g       *ABS*	00000000 __ram_exceptions_end
00041e98 g     F .text	0000008c alt_ic_irq_disable
00043270 g     F .text	00000020 exit
0004149c g     F .text	00000074 .hidden __modsi3
00068000 g       *ABS*	00000000 __alt_data_end
00040020 g     F .exceptions	00000000 alt_exception
000404d0 g     F .text	00000048 timerSecondRegisterISR
00041214 g     F .text	000000b0 upAlarmHour
00043450 g     F .text	00000034 _exit
000416e8 g     F .text	0000001c strlen
00042c24 g     F .text	00000154 open
00043cd7 g     O .bss	00000003 clock
00043666 g     O .rodata	00000060 mode_lookup_table
00042914 g     F .text	00000034 alt_icache_flush_all
000439c0 g     O .rwdata	00000004 alt_priority_mask
00041e10 g     F .text	00000088 alt_ic_irq_enable
00041c94 g     F .text	0000001c __vfprintf_internal
000439dc g     O .rwdata	00000008 alt_alarm_list
00042718 g     F .text	000000d0 close
00041138 g     F .text	00000034 resetAlarmTime
000420c8 g     F .text	00000084 alt_load
00040300 g     F .text	000001d0 updateDisplay



Disassembly of section .entry:

00040000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && (!defined(ALT_SIM_OPTIMIZE) || defined(NIOS2_ECC_PRESENT))
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
   40000:	00820014 	movui	r2,2048
#endif

0:
    initi r2
   40004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
   40008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
   4000c:	00bffd16 	blt	zero,r2,40004 <__alt_data_end+0xfffd8004>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
   40010:	00400134 	movhi	at,4
    ori r1, r1, %lo(_start)
   40014:	08409114 	ori	at,at,580
    jmp r1
   40018:	0800683a 	jmp	at
   4001c:	00000000 	call	0 <__reset-0x40000>

Disassembly of section .exceptions:

00040020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
   40020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
   40024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
   40028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
   4002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
   40030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
   40034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
   40038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
   4003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
   40040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
   40044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
   40048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
   4004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
   40050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
   40054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
   40058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
   4005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
   40060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
   40064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
   40068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
   4006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
   40070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
   40074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
   40078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
   4007c:	10000326 	beq	r2,zero,4008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
   40080:	20000226 	beq	r4,zero,4008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
   40084:	00400fc0 	call	400fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
   40088:	00000706 	br	400a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
   4008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
   40090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
   40094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
   40098:	00401d00 	call	401d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
   4009c:	1000021e 	bne	r2,zero,400a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
   400a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
   400a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
   400a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
   400ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
   400b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
   400b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
   400b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
   400bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
   400c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
   400c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
   400c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
   400cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
   400d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
   400d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
   400d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
   400dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
   400e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
   400e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
   400e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
   400ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
   400f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
   400f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
   400f8:	ef80083a 	eret

000400fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
   400fc:	defff904 	addi	sp,sp,-28
   40100:	dfc00615 	stw	ra,24(sp)
   40104:	df000515 	stw	fp,20(sp)
   40108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
   4010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
   40110:	0005313a 	rdctl	r2,ipending
   40114:	e0bffe15 	stw	r2,-8(fp)

  return active;
   40118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
   4011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
   40120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
   40124:	00800044 	movi	r2,1
   40128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
   4012c:	e0fffb17 	ldw	r3,-20(fp)
   40130:	e0bffc17 	ldw	r2,-16(fp)
   40134:	1884703a 	and	r2,r3,r2
   40138:	10001426 	beq	r2,zero,4018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
   4013c:	00800134 	movhi	r2,4
   40140:	108f3f04 	addi	r2,r2,15612
   40144:	e0fffd17 	ldw	r3,-12(fp)
   40148:	180690fa 	slli	r3,r3,3
   4014c:	10c5883a 	add	r2,r2,r3
   40150:	10c00017 	ldw	r3,0(r2)
   40154:	00800134 	movhi	r2,4
   40158:	108f3f04 	addi	r2,r2,15612
   4015c:	e13ffd17 	ldw	r4,-12(fp)
   40160:	200890fa 	slli	r4,r4,3
   40164:	1105883a 	add	r2,r2,r4
   40168:	10800104 	addi	r2,r2,4
   4016c:	10800017 	ldw	r2,0(r2)
   40170:	1009883a 	mov	r4,r2
   40174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
   40178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
   4017c:	0005313a 	rdctl	r2,ipending
   40180:	e0bfff15 	stw	r2,-4(fp)

  return active;
   40184:	e0bfff17 	ldw	r2,-4(fp)
   40188:	00000706 	br	401a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
   4018c:	e0bffc17 	ldw	r2,-16(fp)
   40190:	1085883a 	add	r2,r2,r2
   40194:	e0bffc15 	stw	r2,-16(fp)
      i++;
   40198:	e0bffd17 	ldw	r2,-12(fp)
   4019c:	10800044 	addi	r2,r2,1
   401a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
   401a4:	003fe106 	br	4012c <__alt_data_end+0xfffd812c>

    active = alt_irq_pending ();
   401a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
   401ac:	e0bffb17 	ldw	r2,-20(fp)
   401b0:	103fdb1e 	bne	r2,zero,40120 <__alt_data_end+0xfffd8120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
   401b4:	0001883a 	nop
}
   401b8:	0001883a 	nop
   401bc:	e037883a 	mov	sp,fp
   401c0:	dfc00117 	ldw	ra,4(sp)
   401c4:	df000017 	ldw	fp,0(sp)
   401c8:	dec00204 	addi	sp,sp,8
   401cc:	f800283a 	ret

000401d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
   401d0:	defffb04 	addi	sp,sp,-20
   401d4:	dfc00415 	stw	ra,16(sp)
   401d8:	df000315 	stw	fp,12(sp)
   401dc:	df000304 	addi	fp,sp,12
   401e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
   401e4:	000531fa 	rdctl	r2,exception
   401e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
   401ec:	e0bffd17 	ldw	r2,-12(fp)
   401f0:	10801f0c 	andi	r2,r2,124
   401f4:	1004d0ba 	srli	r2,r2,2
   401f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
   401fc:	0005333a 	rdctl	r2,badaddr
   40200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
   40204:	d0a0cf17 	ldw	r2,-31940(gp)
   40208:	10000726 	beq	r2,zero,40228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
   4020c:	d0a0cf17 	ldw	r2,-31940(gp)
   40210:	e0fffd17 	ldw	r3,-12(fp)
   40214:	e1bffe17 	ldw	r6,-8(fp)
   40218:	e17fff17 	ldw	r5,-4(fp)
   4021c:	1809883a 	mov	r4,r3
   40220:	103ee83a 	callr	r2
   40224:	00000206 	br	40230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
   40228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
   4022c:	0005883a 	mov	r2,zero
}
   40230:	e037883a 	mov	sp,fp
   40234:	dfc00117 	ldw	ra,4(sp)
   40238:	df000017 	ldw	fp,0(sp)
   4023c:	dec00204 	addi	sp,sp,8
   40240:	f800283a 	ret

Disassembly of section .text:

00040244 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
   40244:	06c001b4 	movhi	sp,6
    ori sp, sp, %lo(__alt_stack_pointer)
   40248:	dee00014 	ori	sp,sp,32768
    movhi gp, %hi(_gp)
   4024c:	06800134 	movhi	gp,4
    ori gp, gp, %lo(_gp)
   40250:	d6ae6d14 	ori	gp,gp,47540
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
   40254:	00800134 	movhi	r2,4
    ori r2, r2, %lo(__bss_start)
   40258:	108f3214 	ori	r2,r2,15560

    movhi r3, %hi(__bss_end)
   4025c:	00c00134 	movhi	r3,4
    ori r3, r3, %lo(__bss_end)
   40260:	18cf7f14 	ori	r3,r3,15868

    beq r2, r3, 1f
   40264:	10c00326 	beq	r2,r3,40274 <_start+0x30>

0:
    stw zero, (r2)
   40268:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
   4026c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
   40270:	10fffd36 	bltu	r2,r3,40268 <__alt_data_end+0xfffd8268>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
   40274:	00420c80 	call	420c8 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
   40278:	004214c0 	call	4214c <alt_main>

0004027c <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
   4027c:	003fff06 	br	4027c <__alt_data_end+0xfffd827c>

00040280 <resetDisplay>:
#include "display.h"

void resetDisplay(void) {
   40280:	deffff04 	addi	sp,sp,-4
   40284:	df000015 	stw	fp,0(sp)
   40288:	d839883a 	mov	fp,sp
  IOWR_ALTERA_AVALON_PIO_DATA(HOUR1_BASE, RESET_DISPLAY_VALUE);
   4028c:	00c03004 	movi	r3,192
   40290:	00800234 	movhi	r2,8
   40294:	10841004 	addi	r2,r2,4160
   40298:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_PIO_DATA(HOUR0_BASE, RESET_DISPLAY_VALUE);
   4029c:	00c03004 	movi	r3,192
   402a0:	00800234 	movhi	r2,8
   402a4:	10843404 	addi	r2,r2,4304
   402a8:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_PIO_DATA(MINUTE1_BASE, RESET_DISPLAY_VALUE);
   402ac:	00c03004 	movi	r3,192
   402b0:	00800234 	movhi	r2,8
   402b4:	10841404 	addi	r2,r2,4176
   402b8:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_PIO_DATA(MINUTE0_BASE, RESET_DISPLAY_VALUE);
   402bc:	00c03004 	movi	r3,192
   402c0:	00800234 	movhi	r2,8
   402c4:	10843004 	addi	r2,r2,4288
   402c8:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_PIO_DATA(SECOND1_BASE, RESET_DISPLAY_VALUE);
   402cc:	00c03004 	movi	r3,192
   402d0:	00800234 	movhi	r2,8
   402d4:	10841804 	addi	r2,r2,4192
   402d8:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_PIO_DATA(SECOND0_BASE, RESET_DISPLAY_VALUE);
   402dc:	00c03004 	movi	r3,192
   402e0:	00800234 	movhi	r2,8
   402e4:	10842c04 	addi	r2,r2,4272
   402e8:	10c00035 	stwio	r3,0(r2)
}
   402ec:	0001883a 	nop
   402f0:	e037883a 	mov	sp,fp
   402f4:	df000017 	ldw	fp,0(sp)
   402f8:	dec00104 	addi	sp,sp,4
   402fc:	f800283a 	ret

00040300 <updateDisplay>:
bcd[2] = 512/100 = 5
bcd[1] = (512-5*100)/10 = 12/10 = 1
bcd[0] = (512 - (5*100 + 1*10))/1 = 2
*/
// for the moment, this is hard coded without any for loops
void updateDisplay(struct time time) {
   40300:	defffa04 	addi	sp,sp,-24
   40304:	dfc00515 	stw	ra,20(sp)
   40308:	df000415 	stw	fp,16(sp)
   4030c:	df000404 	addi	fp,sp,16
   40310:	e13fff15 	stw	r4,-4(fp)
  uint8_t bcd[6];
  uint8_t ledseg[6];

  // determine BCD values for hours, minutes, seconds
  bcd[5] = time.hour/10;
   40314:	e0bfff03 	ldbu	r2,-4(fp)
   40318:	10803fcc 	andi	r2,r2,255
   4031c:	01400284 	movi	r5,10
   40320:	1009883a 	mov	r4,r2
   40324:	00415100 	call	41510 <__udivsi3>
   40328:	e0bffd45 	stb	r2,-11(fp)
  bcd[4] = time.hour - bcd[5]*10;
   4032c:	e0bfff03 	ldbu	r2,-4(fp)
   40330:	e0fffd43 	ldbu	r3,-11(fp)
   40334:	18fffda4 	muli	r3,r3,-10
   40338:	10c5883a 	add	r2,r2,r3
   4033c:	e0bffd05 	stb	r2,-12(fp)
  bcd[3] = time.minute/10;
   40340:	e0bfff43 	ldbu	r2,-3(fp)
   40344:	10803fcc 	andi	r2,r2,255
   40348:	01400284 	movi	r5,10
   4034c:	1009883a 	mov	r4,r2
   40350:	00415100 	call	41510 <__udivsi3>
   40354:	e0bffcc5 	stb	r2,-13(fp)
  bcd[2] = time.minute - bcd[3]*10;
   40358:	e0bfff43 	ldbu	r2,-3(fp)
   4035c:	e0fffcc3 	ldbu	r3,-13(fp)
   40360:	18fffda4 	muli	r3,r3,-10
   40364:	10c5883a 	add	r2,r2,r3
   40368:	e0bffc85 	stb	r2,-14(fp)
  bcd[1] = time.second/10;
   4036c:	e0bfff83 	ldbu	r2,-2(fp)
   40370:	10803fcc 	andi	r2,r2,255
   40374:	01400284 	movi	r5,10
   40378:	1009883a 	mov	r4,r2
   4037c:	00415100 	call	41510 <__udivsi3>
   40380:	e0bffc45 	stb	r2,-15(fp)
  bcd[0] = time.second - bcd[1]*10;
   40384:	e0bfff83 	ldbu	r2,-2(fp)
   40388:	e0fffc43 	ldbu	r3,-15(fp)
   4038c:	18fffda4 	muli	r3,r3,-10
   40390:	10c5883a 	add	r2,r2,r3
   40394:	e0bffc05 	stb	r2,-16(fp)

  // convert BCD values to LED segment values
  ledseg[5] = COM_ANODE_SEG_TABLE[(bcd[5])];
   40398:	e0bffd43 	ldbu	r2,-11(fp)
   4039c:	10c03fcc 	andi	r3,r2,255
   403a0:	00800134 	movhi	r2,4
   403a4:	108d2104 	addi	r2,r2,13444
   403a8:	10c5883a 	add	r2,r2,r3
   403ac:	10800003 	ldbu	r2,0(r2)
   403b0:	e0bffec5 	stb	r2,-5(fp)
  ledseg[4] = COM_ANODE_SEG_TABLE[(bcd[4])];
   403b4:	e0bffd03 	ldbu	r2,-12(fp)
   403b8:	10c03fcc 	andi	r3,r2,255
   403bc:	00800134 	movhi	r2,4
   403c0:	108d2104 	addi	r2,r2,13444
   403c4:	10c5883a 	add	r2,r2,r3
   403c8:	10800003 	ldbu	r2,0(r2)
   403cc:	e0bffe85 	stb	r2,-6(fp)
  ledseg[3] = COM_ANODE_SEG_TABLE[(bcd[3])];
   403d0:	e0bffcc3 	ldbu	r2,-13(fp)
   403d4:	10c03fcc 	andi	r3,r2,255
   403d8:	00800134 	movhi	r2,4
   403dc:	108d2104 	addi	r2,r2,13444
   403e0:	10c5883a 	add	r2,r2,r3
   403e4:	10800003 	ldbu	r2,0(r2)
   403e8:	e0bffe45 	stb	r2,-7(fp)
  ledseg[2] = COM_ANODE_SEG_TABLE[(bcd[2])];
   403ec:	e0bffc83 	ldbu	r2,-14(fp)
   403f0:	10c03fcc 	andi	r3,r2,255
   403f4:	00800134 	movhi	r2,4
   403f8:	108d2104 	addi	r2,r2,13444
   403fc:	10c5883a 	add	r2,r2,r3
   40400:	10800003 	ldbu	r2,0(r2)
   40404:	e0bffe05 	stb	r2,-8(fp)
  ledseg[1] = COM_ANODE_SEG_TABLE[(bcd[1])];
   40408:	e0bffc43 	ldbu	r2,-15(fp)
   4040c:	10c03fcc 	andi	r3,r2,255
   40410:	00800134 	movhi	r2,4
   40414:	108d2104 	addi	r2,r2,13444
   40418:	10c5883a 	add	r2,r2,r3
   4041c:	10800003 	ldbu	r2,0(r2)
   40420:	e0bffdc5 	stb	r2,-9(fp)
  ledseg[0] = COM_ANODE_SEG_TABLE[(bcd[0])];
   40424:	e0bffc03 	ldbu	r2,-16(fp)
   40428:	10c03fcc 	andi	r3,r2,255
   4042c:	00800134 	movhi	r2,4
   40430:	108d2104 	addi	r2,r2,13444
   40434:	10c5883a 	add	r2,r2,r3
   40438:	10800003 	ldbu	r2,0(r2)
   4043c:	e0bffd85 	stb	r2,-10(fp)

  // write to display port
  IOWR_ALTERA_AVALON_PIO_DATA(HOUR1_BASE, ledseg[5]);
   40440:	e0bffec3 	ldbu	r2,-5(fp)
   40444:	10c03fcc 	andi	r3,r2,255
   40448:	00800234 	movhi	r2,8
   4044c:	10841004 	addi	r2,r2,4160
   40450:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_PIO_DATA(HOUR0_BASE, ledseg[4]);
   40454:	e0bffe83 	ldbu	r2,-6(fp)
   40458:	10c03fcc 	andi	r3,r2,255
   4045c:	00800234 	movhi	r2,8
   40460:	10843404 	addi	r2,r2,4304
   40464:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_PIO_DATA(MINUTE1_BASE, ledseg[3]);
   40468:	e0bffe43 	ldbu	r2,-7(fp)
   4046c:	10c03fcc 	andi	r3,r2,255
   40470:	00800234 	movhi	r2,8
   40474:	10841404 	addi	r2,r2,4176
   40478:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_PIO_DATA(MINUTE0_BASE, ledseg[2]);
   4047c:	e0bffe03 	ldbu	r2,-8(fp)
   40480:	10c03fcc 	andi	r3,r2,255
   40484:	00800234 	movhi	r2,8
   40488:	10843004 	addi	r2,r2,4288
   4048c:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_PIO_DATA(SECOND1_BASE, ledseg[1]);
   40490:	e0bffdc3 	ldbu	r2,-9(fp)
   40494:	10c03fcc 	andi	r3,r2,255
   40498:	00800234 	movhi	r2,8
   4049c:	10841804 	addi	r2,r2,4192
   404a0:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_PIO_DATA(SECOND0_BASE, ledseg[0]);
   404a4:	e0bffd83 	ldbu	r2,-10(fp)
   404a8:	10c03fcc 	andi	r3,r2,255
   404ac:	00800234 	movhi	r2,8
   404b0:	10842c04 	addi	r2,r2,4272
   404b4:	10c00035 	stwio	r3,0(r2)
   404b8:	0001883a 	nop
   404bc:	e037883a 	mov	sp,fp
   404c0:	dfc00117 	ldw	ra,4(sp)
   404c4:	df000017 	ldw	fp,0(sp)
   404c8:	dec00204 	addi	sp,sp,8
   404cc:	f800283a 	ret

000404d0 <timerSecondRegisterISR>:

/* this registration functions receives a pointer to an ISR function which takes
in a pointer to a data structure (isr_context) as a parameter, and does not
return any value (void). ISRFunction() will be called once the timerSecond
interrupt fires, and this ISR resides in main.c */
uint8_t timerSecondRegisterISR(void (*timerSecondISR)(void *isr_context)) {
   404d0:	defffb04 	addi	sp,sp,-20
   404d4:	dfc00415 	stw	ra,16(sp)
   404d8:	df000315 	stw	fp,12(sp)
   404dc:	df000304 	addi	fp,sp,12
   404e0:	e13fff15 	stw	r4,-4(fp)
  uint8_t isr_register_status;

  isr_register_status = alt_ic_isr_register(TIMER_SECOND_IRQ_INTERRUPT_CONTROLLER_ID,
   404e4:	d8000015 	stw	zero,0(sp)
   404e8:	000f883a 	mov	r7,zero
   404ec:	e1bfff17 	ldw	r6,-4(fp)
   404f0:	01400044 	movi	r5,1
   404f4:	0009883a 	mov	r4,zero
   404f8:	0041dc00 	call	41dc0 <alt_ic_isr_register>
   404fc:	e0bffe05 	stb	r2,-8(fp)
                                            TIMER_SECOND_IRQ,
                                            timerSecondISR,
                                            NULL,
                                            0x0);
  return isr_register_status;
   40500:	e0bffe03 	ldbu	r2,-8(fp)
}
   40504:	e037883a 	mov	sp,fp
   40508:	dfc00117 	ldw	ra,4(sp)
   4050c:	df000017 	ldw	fp,0(sp)
   40510:	dec00204 	addi	sp,sp,8
   40514:	f800283a 	ret

00040518 <timerSecondEnableInterrupt>:

void timerSecondEnableInterrupt(void) {
   40518:	deffff04 	addi	sp,sp,-4
   4051c:	df000015 	stw	fp,0(sp)
   40520:	d839883a 	mov	fp,sp
 IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER_SECOND_BASE,
   40524:	00c001c4 	movi	r3,7
   40528:	00800234 	movhi	r2,8
   4052c:	10840104 	addi	r2,r2,4100
   40530:	10c00035 	stwio	r3,0(r2)
                 ALTERA_AVALON_TIMER_CONTROL_CONT_MSK  
               | ALTERA_AVALON_TIMER_CONTROL_START_MSK
               | ALTERA_AVALON_TIMER_CONTROL_ITO_MSK);
}
   40534:	0001883a 	nop
   40538:	e037883a 	mov	sp,fp
   4053c:	df000017 	ldw	fp,0(sp)
   40540:	dec00104 	addi	sp,sp,4
   40544:	f800283a 	ret

00040548 <switchesRegisterISR>:

uint8_t switchesRegisterISR(void (*switchesISR)(void *isr_context)) {
   40548:	defffb04 	addi	sp,sp,-20
   4054c:	dfc00415 	stw	ra,16(sp)
   40550:	df000315 	stw	fp,12(sp)
   40554:	df000304 	addi	fp,sp,12
   40558:	e13fff15 	stw	r4,-4(fp)
  uint8_t isr_register_status;

  isr_register_status = alt_ic_isr_register(SWITCHES_IRQ_INTERRUPT_CONTROLLER_ID,
   4055c:	d8000015 	stw	zero,0(sp)
   40560:	000f883a 	mov	r7,zero
   40564:	e1bfff17 	ldw	r6,-4(fp)
   40568:	01400084 	movi	r5,2
   4056c:	0009883a 	mov	r4,zero
   40570:	0041dc00 	call	41dc0 <alt_ic_isr_register>
   40574:	e0bffe05 	stb	r2,-8(fp)
                                            SWITCHES_IRQ,
                                            switchesISR,
                                            NULL,
                                            0x0);
  return isr_register_status;
   40578:	e0bffe03 	ldbu	r2,-8(fp)
}
   4057c:	e037883a 	mov	sp,fp
   40580:	dfc00117 	ldw	ra,4(sp)
   40584:	df000017 	ldw	fp,0(sp)
   40588:	dec00204 	addi	sp,sp,8
   4058c:	f800283a 	ret

00040590 <switchesEnableInterrupt>:


void switchesEnableInterrupt(void) {
   40590:	deffff04 	addi	sp,sp,-4
   40594:	df000015 	stw	fp,0(sp)
   40598:	d839883a 	mov	fp,sp
  // enable all switches to fire interupts
  IOWR_ALTERA_AVALON_PIO_IRQ_MASK(SWITCHES_BASE, SWITCHES_INTERRUPT_MASK);
   4059c:	00ffffd4 	movui	r3,65535
   405a0:	00800234 	movhi	r2,8
   405a4:	10843e04 	addi	r2,r2,4344
   405a8:	10c00035 	stwio	r3,0(r2)
  
  // reset the edge capture register
  IOWR_ALTERA_AVALON_PIO_EDGE_CAP(SWITCHES_BASE, 0);
   405ac:	0007883a 	mov	r3,zero
   405b0:	00800234 	movhi	r2,8
   405b4:	10843f04 	addi	r2,r2,4348
   405b8:	10c00035 	stwio	r3,0(r2)
}
   405bc:	0001883a 	nop
   405c0:	e037883a 	mov	sp,fp
   405c4:	df000017 	ldw	fp,0(sp)
   405c8:	dec00104 	addi	sp,sp,4
   405cc:	f800283a 	ret

000405d0 <alarmLEDoff>:
#include "led.h"

void alarmLEDoff(void) {
   405d0:	deffff04 	addi	sp,sp,-4
   405d4:	df000015 	stw	fp,0(sp)
   405d8:	d839883a 	mov	fp,sp
  IOWR_ALTERA_AVALON_PIO_DATA(LED_ALARM_BASE, LED_OFF);
   405dc:	0007883a 	mov	r3,zero
   405e0:	00800234 	movhi	r2,8
   405e4:	10842404 	addi	r2,r2,4240
   405e8:	10c00035 	stwio	r3,0(r2)
}
   405ec:	0001883a 	nop
   405f0:	e037883a 	mov	sp,fp
   405f4:	df000017 	ldw	fp,0(sp)
   405f8:	dec00104 	addi	sp,sp,4
   405fc:	f800283a 	ret

00040600 <alarmLEDon>:

void alarmLEDon(void) {
   40600:	deffff04 	addi	sp,sp,-4
   40604:	df000015 	stw	fp,0(sp)
   40608:	d839883a 	mov	fp,sp
  IOWR_ALTERA_AVALON_PIO_DATA(LED_ALARM_BASE, LED_ON);
   4060c:	00c00044 	movi	r3,1
   40610:	00800234 	movhi	r2,8
   40614:	10842404 	addi	r2,r2,4240
   40618:	10c00035 	stwio	r3,0(r2)
}
   4061c:	0001883a 	nop
   40620:	e037883a 	mov	sp,fp
   40624:	df000017 	ldw	fp,0(sp)
   40628:	dec00104 	addi	sp,sp,4
   4062c:	f800283a 	ret

00040630 <alarmLEDtoggle>:

void alarmLEDtoggle(void) {
   40630:	defffe04 	addi	sp,sp,-8
   40634:	df000115 	stw	fp,4(sp)
   40638:	df000104 	addi	fp,sp,4
  volatile uint8_t led_state;
  led_state = IORD_ALTERA_AVALON_PIO_DATA(LED_ALARM_BASE);
   4063c:	00800234 	movhi	r2,8
   40640:	10842404 	addi	r2,r2,4240
   40644:	10800037 	ldwio	r2,0(r2)
   40648:	e0bfff05 	stb	r2,-4(fp)
  IOWR_ALTERA_AVALON_PIO_DATA(LED_ALARM_BASE, !led_state);
   4064c:	e0bfff03 	ldbu	r2,-4(fp)
   40650:	10803fcc 	andi	r2,r2,255
   40654:	1005003a 	cmpeq	r2,r2,zero
   40658:	10c03fcc 	andi	r3,r2,255
   4065c:	00800234 	movhi	r2,8
   40660:	10842404 	addi	r2,r2,4240
   40664:	10c00035 	stwio	r3,0(r2)
   40668:	0001883a 	nop
   4066c:	e037883a 	mov	sp,fp
   40670:	df000017 	ldw	fp,0(sp)
   40674:	dec00104 	addi	sp,sp,4
   40678:	f800283a 	ret

0004067c <main>:
/* the mode struct is global so that the callback functions 
in main.c can access it and determine the appropiate courses
of action */
struct mode mode;

int main(void) {
   4067c:	defffe04 	addi	sp,sp,-8
   40680:	dfc00115 	stw	ra,4(sp)
   40684:	df000015 	stw	fp,0(sp)
   40688:	d839883a 	mov	fp,sp

  // initialization to "CLOCK" mode
  mode.invalid = FALSE;
   4068c:	d020c505 	stb	zero,-31980(gp)
  mode.display = DISP_CLOCK;
   40690:	d020c545 	stb	zero,-31979(gp)
  mode.alarm = OFF;
   40694:	d020c585 	stb	zero,-31978(gp)
  mode.config.on = FALSE;
   40698:	d020c5c5 	stb	zero,-31977(gp)
  mode.config.hour = FALSE;
   4069c:	d020c605 	stb	zero,-31976(gp)
  mode.config.minute = FALSE;
   406a0:	d020c645 	stb	zero,-31975(gp)

  alarmLEDoff();
   406a4:	00405d00 	call	405d0 <alarmLEDoff>
  resetClockTime();
   406a8:	0040c7c0 	call	40c7c <resetClockTime>
  resetAlarmTime();
   406ac:	00411380 	call	41138 <resetAlarmTime>
  resetDisplay();
   406b0:	00402800 	call	40280 <resetDisplay>

  /* the callback ISR is passed in for the registration. When the timer peripheral
  fires its interrupt, timerSecondISR() will be called
  timerSecondISR can be preceded with or without & (both pass in the function address); 
  because a functionâ€™s name can also be used to get function's address */
  if (timerSecondRegisterISR(&timerSecondISR) == ISR_REGISTRATION_SUCCESS) {
   406b4:	01000134 	movhi	r4,4
   406b8:	2101c804 	addi	r4,r4,1824
   406bc:	00404d00 	call	404d0 <timerSecondRegisterISR>
   406c0:	10803fcc 	andi	r2,r2,255
   406c4:	1000051e 	bne	r2,zero,406dc <main+0x60>
    printf("timerSecondISR successively registered!\n");
   406c8:	01000134 	movhi	r4,4
   406cc:	210d2404 	addi	r4,r4,13456
   406d0:	00416d40 	call	416d4 <puts>
    timerSecondEnableInterrupt();
   406d4:	00405180 	call	40518 <timerSecondEnableInterrupt>
   406d8:	00000306 	br	406e8 <main+0x6c>
  }
  else {
   printf("ERROR: timerSecondISR unsuccessively registered!\n");
   406dc:	01000134 	movhi	r4,4
   406e0:	210d2e04 	addi	r4,r4,13496
   406e4:	00416d40 	call	416d4 <puts>
  }

  if (switchesRegisterISR(&switchesISR) == ISR_REGISTRATION_SUCCESS) {
   406e8:	01000134 	movhi	r4,4
   406ec:	21021e04 	addi	r4,r4,2168
   406f0:	00405480 	call	40548 <switchesRegisterISR>
   406f4:	10803fcc 	andi	r2,r2,255
   406f8:	1000051e 	bne	r2,zero,40710 <main+0x94>
    printf("switchesISR successively registered!\n");
   406fc:	01000134 	movhi	r4,4
   40700:	210d3b04 	addi	r4,r4,13548
   40704:	00416d40 	call	416d4 <puts>
    switchesEnableInterrupt();
   40708:	00405900 	call	40590 <switchesEnableInterrupt>
   4070c:	00000306 	br	4071c <main+0xa0>
  }
  else {
   printf("ERROR: switchesISR unsuccessively registered!\n");
   40710:	01000134 	movhi	r4,4
   40714:	210d4504 	addi	r4,r4,13588
   40718:	00416d40 	call	416d4 <puts>





  while(1) {}  
   4071c:	003fff06 	br	4071c <__alt_data_end+0xfffd871c>

00040720 <timerSecondISR>:
}


// -------------- ISR callbacks -------------------

void timerSecondISR(void* isr_context) {
   40720:	defffc04 	addi	sp,sp,-16
   40724:	dfc00315 	stw	ra,12(sp)
   40728:	df000215 	stw	fp,8(sp)
   4072c:	df000204 	addi	fp,sp,8
   40730:	e13fff15 	stw	r4,-4(fp)

  /* The TO (timeout) bit is set to 1 when the internal counter reaches zero. Once set by a
  timeout event, the TO bit stays set until explicitly cleared by a master peripheral. 
  The TO bit is cleared by writing 0 to the status register. */
  IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER_SECOND_BASE, 0);
   40734:	0007883a 	mov	r3,zero
   40738:	00800234 	movhi	r2,8
   4073c:	10840004 	addi	r2,r2,4096
   40740:	10c00035 	stwio	r3,0(r2)


  // for debugging purposes -> acknowledgement that interrupt has succesively fired
  //printf("timerSecond interrupt has fired!\n");
  alarmLEDtoggle();
   40744:	00406300 	call	40630 <alarmLEDtoggle>

 
  if (mode.display == DISP_CLOCK) {
   40748:	d0a0c543 	ldbu	r2,-31979(gp)
   4074c:	10803fcc 	andi	r2,r2,255
   40750:	1000411e 	bne	r2,zero,40858 <timerSecondISR+0x138>
    // temporary time struct for data transfer between modules
    struct time clock;

    if (mode.config.on == TRUE) {
   40754:	d0a0c5c3 	ldbu	r2,-31977(gp)
   40758:	10803fcc 	andi	r2,r2,255
   4075c:	10800058 	cmpnei	r2,r2,1
   40760:	10001a1e 	bne	r2,zero,407cc <timerSecondISR+0xac>

      // since we're in config, we don't want to carry the digits
      clock = upClockSecond(CARRY_OFF);
   40764:	0009883a 	mov	r4,zero
   40768:	0040cb40 	call	40cb4 <upClockSecond>
   4076c:	e0bffe05 	stb	r2,-8(fp)
   40770:	1006d23a 	srli	r3,r2,8
   40774:	1809883a 	mov	r4,r3
   40778:	00ffffc4 	movi	r3,-1
   4077c:	20c6703a 	and	r3,r4,r3
   40780:	e0fffe45 	stb	r3,-7(fp)
   40784:	1004d43a 	srli	r2,r2,16
   40788:	1007883a 	mov	r3,r2
   4078c:	00bfffc4 	movi	r2,-1
   40790:	1884703a 	and	r2,r3,r2
   40794:	e0bffe85 	stb	r2,-6(fp)
      printf("The clock time is currently: %d:%d:%d\n",clock.hour,clock.minute,clock.second);
   40798:	e0bffe03 	ldbu	r2,-8(fp)
   4079c:	10803fcc 	andi	r2,r2,255
   407a0:	e0fffe43 	ldbu	r3,-7(fp)
   407a4:	18c03fcc 	andi	r3,r3,255
   407a8:	e13ffe83 	ldbu	r4,-6(fp)
   407ac:	21003fcc 	andi	r4,r4,255
   407b0:	200f883a 	mov	r7,r4
   407b4:	180d883a 	mov	r6,r3
   407b8:	100b883a 	mov	r5,r2
   407bc:	01000134 	movhi	r4,4
   407c0:	210d5104 	addi	r4,r4,13636
   407c4:	00416080 	call	41608 <printf>
   407c8:	00002006 	br	4084c <timerSecondISR+0x12c>
    }
    else if (mode.config.on == FALSE) {
   407cc:	d0a0c5c3 	ldbu	r2,-31977(gp)
   407d0:	10803fcc 	andi	r2,r2,255
   407d4:	10001a1e 	bne	r2,zero,40840 <timerSecondISR+0x120>

      // since we're not in config, the time should normally count and carry
      clock = upClockSecond(CARRY_ON);
   407d8:	01000044 	movi	r4,1
   407dc:	0040cb40 	call	40cb4 <upClockSecond>
   407e0:	e0bffe05 	stb	r2,-8(fp)
   407e4:	1006d23a 	srli	r3,r2,8
   407e8:	1809883a 	mov	r4,r3
   407ec:	00ffffc4 	movi	r3,-1
   407f0:	20c6703a 	and	r3,r4,r3
   407f4:	e0fffe45 	stb	r3,-7(fp)
   407f8:	1004d43a 	srli	r2,r2,16
   407fc:	1007883a 	mov	r3,r2
   40800:	00bfffc4 	movi	r2,-1
   40804:	1884703a 	and	r2,r3,r2
   40808:	e0bffe85 	stb	r2,-6(fp)
      printf("The clock time is currently: %d:%d:%d\n",clock.hour,clock.minute,clock.second);
   4080c:	e0bffe03 	ldbu	r2,-8(fp)
   40810:	10803fcc 	andi	r2,r2,255
   40814:	e0fffe43 	ldbu	r3,-7(fp)
   40818:	18c03fcc 	andi	r3,r3,255
   4081c:	e13ffe83 	ldbu	r4,-6(fp)
   40820:	21003fcc 	andi	r4,r4,255
   40824:	200f883a 	mov	r7,r4
   40828:	180d883a 	mov	r6,r3
   4082c:	100b883a 	mov	r5,r2
   40830:	01000134 	movhi	r4,4
   40834:	210d5104 	addi	r4,r4,13636
   40838:	00416080 	call	41608 <printf>
   4083c:	00000306 	br	4084c <timerSecondISR+0x12c>
    }
    else {
      printf("ERROR: mode.config.on is invalid\n");
   40840:	01000134 	movhi	r4,4
   40844:	210d5b04 	addi	r4,r4,13676
   40848:	00416d40 	call	416d4 <puts>
    }

    // since the time is being displayed, we'll have to update the display
    updateDisplay(clock);
   4084c:	e13ffe17 	ldw	r4,-8(fp)
   40850:	00403000 	call	40300 <updateDisplay>
  }
  else {
    // since the current time is not being displayed, we don't update the display
    upClockSecond(CARRY_ON);
  }
}
   40854:	00000206 	br	40860 <timerSecondISR+0x140>


  }
  else {
    // since the current time is not being displayed, we don't update the display
    upClockSecond(CARRY_ON);
   40858:	01000044 	movi	r4,1
   4085c:	0040cb40 	call	40cb4 <upClockSecond>
  }
}
   40860:	0001883a 	nop
   40864:	e037883a 	mov	sp,fp
   40868:	dfc00117 	ldw	ra,4(sp)
   4086c:	df000017 	ldw	fp,0(sp)
   40870:	dec00204 	addi	sp,sp,8
   40874:	f800283a 	ret

00040878 <switchesISR>:


void switchesISR(void* isr_context) {
   40878:	defffb04 	addi	sp,sp,-20
   4087c:	dfc00415 	stw	ra,16(sp)
   40880:	df000315 	stw	fp,12(sp)
   40884:	df000304 	addi	fp,sp,12
   40888:	e13fff15 	stw	r4,-4(fp)

  // for debugging purposes -> acknowledgement that interrupt has succesively fired
  printf("switches interrupt has fired!\n");
   4088c:	01000134 	movhi	r4,4
   40890:	210d6404 	addi	r4,r4,13712
   40894:	00416d40 	call	416d4 <puts>

  // reset edge capture register by writing to it 
  IOWR_ALTERA_AVALON_PIO_EDGE_CAP(SWITCHES_BASE, 0);
   40898:	0007883a 	mov	r3,zero
   4089c:	00800234 	movhi	r2,8
   408a0:	10843f04 	addi	r2,r2,4348
   408a4:	10c00035 	stwio	r3,0(r2)

  /* temporary mode struct for data transfer between modules and for testing
  the requested mode based on the switches state */
  struct mode mode_request;

  mode_request = determineMode();
   408a8:	00409b40 	call	409b4 <determineMode>
   408ac:	1009883a 	mov	r4,r2
   408b0:	180b883a 	mov	r5,r3
   408b4:	e13ffd05 	stb	r4,-12(fp)
   408b8:	2004d23a 	srli	r2,r4,8
   408bc:	1007883a 	mov	r3,r2
   408c0:	00bfffc4 	movi	r2,-1
   408c4:	1884703a 	and	r2,r3,r2
   408c8:	e0bffd45 	stb	r2,-11(fp)
   408cc:	2004d43a 	srli	r2,r4,16
   408d0:	1007883a 	mov	r3,r2
   408d4:	00bfffc4 	movi	r2,-1
   408d8:	1884703a 	and	r2,r3,r2
   408dc:	e0bffd85 	stb	r2,-10(fp)
   408e0:	2004d63a 	srli	r2,r4,24
   408e4:	e0bffdc5 	stb	r2,-9(fp)
   408e8:	e17ffe05 	stb	r5,-8(fp)
   408ec:	2804d23a 	srli	r2,r5,8
   408f0:	1007883a 	mov	r3,r2
   408f4:	00bfffc4 	movi	r2,-1
   408f8:	1884703a 	and	r2,r3,r2
   408fc:	e0bffe45 	stb	r2,-7(fp)

  printf("mode_request.invalid == %d\n", mode_request.invalid);
   40900:	e0bffd03 	ldbu	r2,-12(fp)
   40904:	10803fcc 	andi	r2,r2,255
   40908:	100b883a 	mov	r5,r2
   4090c:	01000134 	movhi	r4,4
   40910:	210d6c04 	addi	r4,r4,13744
   40914:	00416080 	call	41608 <printf>
  printf("mode_request.display == %d\n", mode_request.display);
   40918:	e0bffd43 	ldbu	r2,-11(fp)
   4091c:	10803fcc 	andi	r2,r2,255
   40920:	100b883a 	mov	r5,r2
   40924:	01000134 	movhi	r4,4
   40928:	210d7304 	addi	r4,r4,13772
   4092c:	00416080 	call	41608 <printf>
  printf("mode_request.config.on == %d\n", mode_request.config.on);
   40930:	e0bffdc3 	ldbu	r2,-9(fp)
   40934:	10803fcc 	andi	r2,r2,255
   40938:	100b883a 	mov	r5,r2
   4093c:	01000134 	movhi	r4,4
   40940:	210d7a04 	addi	r4,r4,13800
   40944:	00416080 	call	41608 <printf>
  printf("mode_request.config.hour == %d\n", mode_request.config.hour);
   40948:	e0bffe03 	ldbu	r2,-8(fp)
   4094c:	10803fcc 	andi	r2,r2,255
   40950:	100b883a 	mov	r5,r2
   40954:	01000134 	movhi	r4,4
   40958:	210d8204 	addi	r4,r4,13832
   4095c:	00416080 	call	41608 <printf>
  printf("mode_request.config.minute == %d\n", mode_request.config.minute);
   40960:	e0bffe43 	ldbu	r2,-7(fp)
   40964:	10803fcc 	andi	r2,r2,255
   40968:	100b883a 	mov	r5,r2
   4096c:	01000134 	movhi	r4,4
   40970:	210d8a04 	addi	r4,r4,13864
   40974:	00416080 	call	41608 <printf>
  printf("mode_request.alarm == %d\n", mode_request.alarm);
   40978:	e0bffd83 	ldbu	r2,-10(fp)
   4097c:	10803fcc 	andi	r2,r2,255
   40980:	100b883a 	mov	r5,r2
   40984:	01000134 	movhi	r4,4
   40988:	210d9304 	addi	r4,r4,13900
   4098c:	00416080 	call	41608 <printf>

  /* Read the PIO to delay ISR exit. This is done to prevent a
  spurious interrupt in systems with high processor -> pio
  latency and fast interrupts. */
  IORD_ALTERA_AVALON_PIO_EDGE_CAP(SWITCHES_BASE); 
   40990:	00800234 	movhi	r2,8
   40994:	10843f04 	addi	r2,r2,4348
   40998:	10800037 	ldwio	r2,0(r2)
}
   4099c:	0001883a 	nop
   409a0:	e037883a 	mov	sp,fp
   409a4:	dfc00117 	ldw	ra,4(sp)
   409a8:	df000017 	ldw	fp,0(sp)
   409ac:	dec00204 	addi	sp,sp,8
   409b0:	f800283a 	ret

000409b4 <determineMode>:
#include "switches.h" 

struct mode determineMode(void) {
   409b4:	defff904 	addi	sp,sp,-28
   409b8:	dfc00615 	stw	ra,24(sp)
   409bc:	df000515 	stw	fp,20(sp)
   409c0:	dc400415 	stw	r17,16(sp)
   409c4:	dc000315 	stw	r16,12(sp)
   409c8:	df000504 	addi	fp,sp,20
  ISR, the current mode is known allowing us to determine if an 
  invalid mode was requested */
  static struct mode mode;

  // this variable lets us test whether or not an invalid mode was requested
  volatile uint16_t switches_state_request = IORD_ALTERA_AVALON_PIO_DATA(SWITCHES_BASE);
   409cc:	00800234 	movhi	r2,8
   409d0:	10843c04 	addi	r2,r2,4336
   409d4:	10800037 	ldwio	r2,0(r2)
   409d8:	e0bffd0d 	sth	r2,-12(fp)

  // check if the request is invalid
  if (checkInvalidMode(switches_state_request) == INVALID) {
   409dc:	e0bffd0b 	ldhu	r2,-12(fp)
   409e0:	10bfffcc 	andi	r2,r2,65535
   409e4:	1009883a 	mov	r4,r2
   409e8:	0040c300 	call	40c30 <checkInvalidMode>
   409ec:	10803fcc 	andi	r2,r2,255
   409f0:	10800058 	cmpnei	r2,r2,1
   409f4:	10000f1e 	bne	r2,zero,40a34 <determineMode+0x80>
    mode.invalid = TRUE;
   409f8:	00800044 	movi	r2,1
   409fc:	d0a0c685 	stb	r2,-31974(gp)
    return mode;
   40a00:	d0a0c683 	ldbu	r2,-31974(gp)
   40a04:	e0bffb45 	stb	r2,-19(fp)
   40a08:	d0a0c6c3 	ldbu	r2,-31973(gp)
   40a0c:	e0bffb85 	stb	r2,-18(fp)
   40a10:	d0a0c703 	ldbu	r2,-31972(gp)
   40a14:	e0bffbc5 	stb	r2,-17(fp)
   40a18:	d0a0c743 	ldbu	r2,-31971(gp)
   40a1c:	e0bffc05 	stb	r2,-16(fp)
   40a20:	d0a0c783 	ldbu	r2,-31970(gp)
   40a24:	e0bffc45 	stb	r2,-15(fp)
   40a28:	d0a0c7c3 	ldbu	r2,-31969(gp)
   40a2c:	e0bffc85 	stb	r2,-14(fp)
   40a30:	00004906 	br	40b58 <determineMode+0x1a4>
  }

  else {
    // now that we know the mode request is valid, let's determine what it is
    mode.invalid = FALSE;
   40a34:	d020c685 	stb	zero,-31974(gp)

    uint8_t i = 0;
   40a38:	e03ffb05 	stb	zero,-20(fp)

    // check for the valid mode request in lookup table
    while (switches_state_request != mode_lookup_table[i][0]) {
   40a3c:	00000606 	br	40a58 <determineMode+0xa4>
      i++;
   40a40:	e0bffb03 	ldbu	r2,-20(fp)
   40a44:	10800044 	addi	r2,r2,1
   40a48:	e0bffb05 	stb	r2,-20(fp)
      // catch error in case the bounds of the lookup table are exceeded
      if (i == NUM_VALID_MODES) {
   40a4c:	e0bffb03 	ldbu	r2,-20(fp)
   40a50:	10800218 	cmpnei	r2,r2,8
   40a54:	10000b26 	beq	r2,zero,40a84 <determineMode+0xd0>
    mode.invalid = FALSE;

    uint8_t i = 0;

    // check for the valid mode request in lookup table
    while (switches_state_request != mode_lookup_table[i][0]) {
   40a58:	e0fffb03 	ldbu	r3,-20(fp)
   40a5c:	00800134 	movhi	r2,4
   40a60:	108d9984 	addi	r2,r2,13926
   40a64:	18c00324 	muli	r3,r3,12
   40a68:	10c5883a 	add	r2,r2,r3
   40a6c:	10c0000b 	ldhu	r3,0(r2)
   40a70:	e0bffd0b 	ldhu	r2,-12(fp)
   40a74:	18ffffcc 	andi	r3,r3,65535
   40a78:	10bfffcc 	andi	r2,r2,65535
   40a7c:	18bff01e 	bne	r3,r2,40a40 <__alt_data_end+0xfffd8a40>
   40a80:	00000106 	br	40a88 <determineMode+0xd4>
      i++;
      // catch error in case the bounds of the lookup table are exceeded
      if (i == NUM_VALID_MODES) {
        break;
   40a84:	0001883a 	nop
    }

    // once the valid mode request is find, the while loop ends and we have found
    // the correct mode; its location is determined by the index i
    // at this point, we can update the members of the mode struct
    mode.display = mode_lookup_table[i][1];
   40a88:	e0fffb03 	ldbu	r3,-20(fp)
   40a8c:	00800134 	movhi	r2,4
   40a90:	108d9984 	addi	r2,r2,13926
   40a94:	18c00324 	muli	r3,r3,12
   40a98:	10c5883a 	add	r2,r2,r3
   40a9c:	10800084 	addi	r2,r2,2
   40aa0:	1080000b 	ldhu	r2,0(r2)
   40aa4:	d0a0c6c5 	stb	r2,-31973(gp)
    mode.config.on = mode_lookup_table[i][2];
   40aa8:	e0fffb03 	ldbu	r3,-20(fp)
   40aac:	00800134 	movhi	r2,4
   40ab0:	108d9984 	addi	r2,r2,13926
   40ab4:	18c00324 	muli	r3,r3,12
   40ab8:	10c5883a 	add	r2,r2,r3
   40abc:	10800104 	addi	r2,r2,4
   40ac0:	1080000b 	ldhu	r2,0(r2)
   40ac4:	d0a0c745 	stb	r2,-31971(gp)
    mode.config.hour = mode_lookup_table[i][3];
   40ac8:	e0fffb03 	ldbu	r3,-20(fp)
   40acc:	00800134 	movhi	r2,4
   40ad0:	108d9984 	addi	r2,r2,13926
   40ad4:	18c00324 	muli	r3,r3,12
   40ad8:	10c5883a 	add	r2,r2,r3
   40adc:	10800184 	addi	r2,r2,6
   40ae0:	1080000b 	ldhu	r2,0(r2)
   40ae4:	d0a0c785 	stb	r2,-31970(gp)
    mode.config.minute = mode_lookup_table[i][4];
   40ae8:	e0fffb03 	ldbu	r3,-20(fp)
   40aec:	00800134 	movhi	r2,4
   40af0:	108d9984 	addi	r2,r2,13926
   40af4:	18c00324 	muli	r3,r3,12
   40af8:	10c5883a 	add	r2,r2,r3
   40afc:	10800204 	addi	r2,r2,8
   40b00:	1080000b 	ldhu	r2,0(r2)
   40b04:	d0a0c7c5 	stb	r2,-31969(gp)
    mode.alarm = mode_lookup_table[i][5];
   40b08:	e0fffb03 	ldbu	r3,-20(fp)
   40b0c:	00800134 	movhi	r2,4
   40b10:	108d9984 	addi	r2,r2,13926
   40b14:	18c00324 	muli	r3,r3,12
   40b18:	10c5883a 	add	r2,r2,r3
   40b1c:	10800284 	addi	r2,r2,10
   40b20:	1080000b 	ldhu	r2,0(r2)
   40b24:	d0a0c705 	stb	r2,-31972(gp)

    return mode;
   40b28:	d0a0c683 	ldbu	r2,-31974(gp)
   40b2c:	e0bffb45 	stb	r2,-19(fp)
   40b30:	d0a0c6c3 	ldbu	r2,-31973(gp)
   40b34:	e0bffb85 	stb	r2,-18(fp)
   40b38:	d0a0c703 	ldbu	r2,-31972(gp)
   40b3c:	e0bffbc5 	stb	r2,-17(fp)
   40b40:	d0a0c743 	ldbu	r2,-31971(gp)
   40b44:	e0bffc05 	stb	r2,-16(fp)
   40b48:	d0a0c783 	ldbu	r2,-31970(gp)
   40b4c:	e0bffc45 	stb	r2,-15(fp)
   40b50:	d0a0c7c3 	ldbu	r2,-31969(gp)
   40b54:	e0bffc85 	stb	r2,-14(fp)
   40b58:	0005883a 	mov	r2,zero
   40b5c:	e0fffb43 	ldbu	r3,-19(fp)
   40b60:	18c03fcc 	andi	r3,r3,255
   40b64:	013fc004 	movi	r4,-256
   40b68:	1104703a 	and	r2,r2,r4
   40b6c:	10c4b03a 	or	r2,r2,r3
   40b70:	e0fffb83 	ldbu	r3,-18(fp)
   40b74:	18c03fcc 	andi	r3,r3,255
   40b78:	1808923a 	slli	r4,r3,8
   40b7c:	00fffff4 	movhi	r3,65535
   40b80:	18c03fc4 	addi	r3,r3,255
   40b84:	10c4703a 	and	r2,r2,r3
   40b88:	1104b03a 	or	r2,r2,r4
   40b8c:	e0fffbc3 	ldbu	r3,-17(fp)
   40b90:	18c03fcc 	andi	r3,r3,255
   40b94:	1808943a 	slli	r4,r3,16
   40b98:	00ffc074 	movhi	r3,65281
   40b9c:	18ffffc4 	addi	r3,r3,-1
   40ba0:	10c4703a 	and	r2,r2,r3
   40ba4:	1104b03a 	or	r2,r2,r4
   40ba8:	e0fffc03 	ldbu	r3,-16(fp)
   40bac:	1808963a 	slli	r4,r3,24
   40bb0:	00c04034 	movhi	r3,256
   40bb4:	18ffffc4 	addi	r3,r3,-1
   40bb8:	10c4703a 	and	r2,r2,r3
   40bbc:	1104b03a 	or	r2,r2,r4
   40bc0:	0009883a 	mov	r4,zero
   40bc4:	e0fffc43 	ldbu	r3,-15(fp)
   40bc8:	18c03fcc 	andi	r3,r3,255
   40bcc:	017fc004 	movi	r5,-256
   40bd0:	2148703a 	and	r4,r4,r5
   40bd4:	20c6b03a 	or	r3,r4,r3
   40bd8:	1809883a 	mov	r4,r3
   40bdc:	e0fffc83 	ldbu	r3,-14(fp)
   40be0:	18c03fcc 	andi	r3,r3,255
   40be4:	180a923a 	slli	r5,r3,8
   40be8:	00fffff4 	movhi	r3,65535
   40bec:	18c03fc4 	addi	r3,r3,255
   40bf0:	20c6703a 	and	r3,r4,r3
   40bf4:	1946b03a 	or	r3,r3,r5
   40bf8:	1809883a 	mov	r4,r3
   40bfc:	1021883a 	mov	r16,r2
   40c00:	2023883a 	mov	r17,r4
   40c04:	8007883a 	mov	r3,r16
   40c08:	8809883a 	mov	r4,r17
  }

}
   40c0c:	1805883a 	mov	r2,r3
   40c10:	2007883a 	mov	r3,r4
   40c14:	e6fffe04 	addi	sp,fp,-8
   40c18:	dfc00317 	ldw	ra,12(sp)
   40c1c:	df000217 	ldw	fp,8(sp)
   40c20:	dc400117 	ldw	r17,4(sp)
   40c24:	dc000017 	ldw	r16,0(sp)
   40c28:	dec00404 	addi	sp,sp,16
   40c2c:	f800283a 	ret

00040c30 <checkInvalidMode>:

uint8_t checkInvalidMode(uint16_t switches_state_request) {
   40c30:	defffe04 	addi	sp,sp,-8
   40c34:	df000115 	stw	fp,4(sp)
   40c38:	df000104 	addi	fp,sp,4
   40c3c:	2005883a 	mov	r2,r4
   40c40:	e0bfff0d 	sth	r2,-4(fp)
  we have to check this, because, for example, 5 mod 2 = 1 mod 2 = 1, whereas
  the latter is a valid state, but the former is not!

  if the switch state is divisible by 2, then it is a valid state
  this means only one switch is currently active */
  if ( ((switches_state_request == 1) || (switches_state_request % 2) == 0) ) {
   40c44:	e0bfff0b 	ldhu	r2,-4(fp)
   40c48:	10800060 	cmpeqi	r2,r2,1
   40c4c:	1000041e 	bne	r2,zero,40c60 <checkInvalidMode+0x30>
   40c50:	e0bfff0b 	ldhu	r2,-4(fp)
   40c54:	1080004c 	andi	r2,r2,1
   40c58:	10bfffcc 	andi	r2,r2,65535
   40c5c:	1000021e 	bne	r2,zero,40c68 <checkInvalidMode+0x38>
    return VALID;
   40c60:	0005883a 	mov	r2,zero
   40c64:	00000106 	br	40c6c <checkInvalidMode+0x3c>
  }

  else {
    return INVALID;
   40c68:	00800044 	movi	r2,1
  }
   40c6c:	e037883a 	mov	sp,fp
   40c70:	df000017 	ldw	fp,0(sp)
   40c74:	dec00104 	addi	sp,sp,4
   40c78:	f800283a 	ret

00040c7c <resetClockTime>:


/* ------------------------ CLOCK functions ---------------------- */

// initialize clock time to default time (see display.h)
void resetClockTime(void) {
   40c7c:	deffff04 	addi	sp,sp,-4
   40c80:	df000015 	stw	fp,0(sp)
   40c84:	d839883a 	mov	fp,sp
  clock.hour = reset_clock_value[0];
   40c88:	008005c4 	movi	r2,23
   40c8c:	d0a0c8c5 	stb	r2,-31965(gp)
  clock.minute = reset_clock_value[1];
   40c90:	00800ec4 	movi	r2,59
   40c94:	d0a0c905 	stb	r2,-31964(gp)
  clock.second = reset_clock_value[2];
   40c98:	0005883a 	mov	r2,zero
   40c9c:	d0a0c945 	stb	r2,-31963(gp)
}
   40ca0:	0001883a 	nop
   40ca4:	e037883a 	mov	sp,fp
   40ca8:	df000017 	ldw	fp,0(sp)
   40cac:	dec00104 	addi	sp,sp,4
   40cb0:	f800283a 	ret

00040cb4 <upClockSecond>:

/*--------- up operations -------*/

// SECONDS
struct time upClockSecond(uint8_t carry_setting) {
   40cb4:	defffc04 	addi	sp,sp,-16
   40cb8:	dfc00315 	stw	ra,12(sp)
   40cbc:	df000215 	stw	fp,8(sp)
   40cc0:	df000204 	addi	fp,sp,8
   40cc4:	2005883a 	mov	r2,r4
   40cc8:	e0bfff05 	stb	r2,-4(fp)
  if (clock.second == (ONE_MINUTE-1)) {
   40ccc:	d0a0c943 	ldbu	r2,-31963(gp)
   40cd0:	10803fcc 	andi	r2,r2,255
   40cd4:	10800ed8 	cmpnei	r2,r2,59
   40cd8:	1000071e 	bne	r2,zero,40cf8 <upClockSecond+0x44>
    clock.second = 0;
   40cdc:	d020c945 	stb	zero,-31963(gp)
    
    if (carry_setting == CARRY_ON) {
   40ce0:	e0bfff03 	ldbu	r2,-4(fp)
   40ce4:	10800058 	cmpnei	r2,r2,1
   40ce8:	1000061e 	bne	r2,zero,40d04 <upClockSecond+0x50>
      upClockMinute(CARRY_ON);
   40cec:	01000044 	movi	r4,1
   40cf0:	0040d800 	call	40d80 <upClockMinute>
   40cf4:	00000306 	br	40d04 <upClockSecond+0x50>
    }
  }
  else {
    clock.second++;
   40cf8:	d0a0c943 	ldbu	r2,-31963(gp)
   40cfc:	10800044 	addi	r2,r2,1
   40d00:	d0a0c945 	stb	r2,-31963(gp)
  }
  return clock;
   40d04:	d0a0c8c3 	ldbu	r2,-31965(gp)
   40d08:	e0bffe05 	stb	r2,-8(fp)
   40d0c:	d0a0c903 	ldbu	r2,-31964(gp)
   40d10:	e0bffe45 	stb	r2,-7(fp)
   40d14:	d0a0c943 	ldbu	r2,-31963(gp)
   40d18:	e0bffe85 	stb	r2,-6(fp)
   40d1c:	0005883a 	mov	r2,zero
   40d20:	e0fffe03 	ldbu	r3,-8(fp)
   40d24:	18c03fcc 	andi	r3,r3,255
   40d28:	013fc004 	movi	r4,-256
   40d2c:	1104703a 	and	r2,r2,r4
   40d30:	10c4b03a 	or	r2,r2,r3
   40d34:	e0fffe43 	ldbu	r3,-7(fp)
   40d38:	18c03fcc 	andi	r3,r3,255
   40d3c:	1808923a 	slli	r4,r3,8
   40d40:	00fffff4 	movhi	r3,65535
   40d44:	18c03fc4 	addi	r3,r3,255
   40d48:	10c4703a 	and	r2,r2,r3
   40d4c:	1104b03a 	or	r2,r2,r4
   40d50:	e0fffe83 	ldbu	r3,-6(fp)
   40d54:	18c03fcc 	andi	r3,r3,255
   40d58:	1808943a 	slli	r4,r3,16
   40d5c:	00ffc074 	movhi	r3,65281
   40d60:	18ffffc4 	addi	r3,r3,-1
   40d64:	10c4703a 	and	r2,r2,r3
   40d68:	1104b03a 	or	r2,r2,r4
}
   40d6c:	e037883a 	mov	sp,fp
   40d70:	dfc00117 	ldw	ra,4(sp)
   40d74:	df000017 	ldw	fp,0(sp)
   40d78:	dec00204 	addi	sp,sp,8
   40d7c:	f800283a 	ret

00040d80 <upClockMinute>:

// MINUTES
struct time upClockMinute(uint8_t carry_setting) {
   40d80:	defffc04 	addi	sp,sp,-16
   40d84:	dfc00315 	stw	ra,12(sp)
   40d88:	df000215 	stw	fp,8(sp)
   40d8c:	df000204 	addi	fp,sp,8
   40d90:	2005883a 	mov	r2,r4
   40d94:	e0bfff05 	stb	r2,-4(fp)
  if (clock.minute == (ONE_HOUR-1)) {
   40d98:	d0a0c903 	ldbu	r2,-31964(gp)
   40d9c:	10803fcc 	andi	r2,r2,255
   40da0:	10800ed8 	cmpnei	r2,r2,59
   40da4:	1000061e 	bne	r2,zero,40dc0 <upClockMinute+0x40>
    clock.minute = 0;
   40da8:	d020c905 	stb	zero,-31964(gp)
    
    if (carry_setting == CARRY_ON) {
   40dac:	e0bfff03 	ldbu	r2,-4(fp)
   40db0:	10800058 	cmpnei	r2,r2,1
   40db4:	1000051e 	bne	r2,zero,40dcc <upClockMinute+0x4c>
      upClockHour();
   40db8:	0040e480 	call	40e48 <upClockHour>
   40dbc:	00000306 	br	40dcc <upClockMinute+0x4c>
    }
  }
  else {
    clock.minute++;
   40dc0:	d0a0c903 	ldbu	r2,-31964(gp)
   40dc4:	10800044 	addi	r2,r2,1
   40dc8:	d0a0c905 	stb	r2,-31964(gp)
  }
  return clock;
   40dcc:	d0a0c8c3 	ldbu	r2,-31965(gp)
   40dd0:	e0bffe05 	stb	r2,-8(fp)
   40dd4:	d0a0c903 	ldbu	r2,-31964(gp)
   40dd8:	e0bffe45 	stb	r2,-7(fp)
   40ddc:	d0a0c943 	ldbu	r2,-31963(gp)
   40de0:	e0bffe85 	stb	r2,-6(fp)
   40de4:	0005883a 	mov	r2,zero
   40de8:	e0fffe03 	ldbu	r3,-8(fp)
   40dec:	18c03fcc 	andi	r3,r3,255
   40df0:	013fc004 	movi	r4,-256
   40df4:	1104703a 	and	r2,r2,r4
   40df8:	10c4b03a 	or	r2,r2,r3
   40dfc:	e0fffe43 	ldbu	r3,-7(fp)
   40e00:	18c03fcc 	andi	r3,r3,255
   40e04:	1808923a 	slli	r4,r3,8
   40e08:	00fffff4 	movhi	r3,65535
   40e0c:	18c03fc4 	addi	r3,r3,255
   40e10:	10c4703a 	and	r2,r2,r3
   40e14:	1104b03a 	or	r2,r2,r4
   40e18:	e0fffe83 	ldbu	r3,-6(fp)
   40e1c:	18c03fcc 	andi	r3,r3,255
   40e20:	1808943a 	slli	r4,r3,16
   40e24:	00ffc074 	movhi	r3,65281
   40e28:	18ffffc4 	addi	r3,r3,-1
   40e2c:	10c4703a 	and	r2,r2,r3
   40e30:	1104b03a 	or	r2,r2,r4
}
   40e34:	e037883a 	mov	sp,fp
   40e38:	dfc00117 	ldw	ra,4(sp)
   40e3c:	df000017 	ldw	fp,0(sp)
   40e40:	dec00204 	addi	sp,sp,8
   40e44:	f800283a 	ret

00040e48 <upClockHour>:

// HOURS
struct time upClockHour(void) {
   40e48:	defffe04 	addi	sp,sp,-8
   40e4c:	df000115 	stw	fp,4(sp)
   40e50:	df000104 	addi	fp,sp,4
  if (clock.hour == (time_format-1)) {
   40e54:	d0a0c8c3 	ldbu	r2,-31965(gp)
   40e58:	10c03fcc 	andi	r3,r2,255
   40e5c:	d0a000c3 	ldbu	r2,-32765(gp)
   40e60:	10803fcc 	andi	r2,r2,255
   40e64:	10bfffc4 	addi	r2,r2,-1
   40e68:	1880021e 	bne	r3,r2,40e74 <upClockHour+0x2c>
    clock.hour = 0;
   40e6c:	d020c8c5 	stb	zero,-31965(gp)
   40e70:	00000306 	br	40e80 <upClockHour+0x38>
  }
  else {
    clock.hour++;
   40e74:	d0a0c8c3 	ldbu	r2,-31965(gp)
   40e78:	10800044 	addi	r2,r2,1
   40e7c:	d0a0c8c5 	stb	r2,-31965(gp)
  }
  return clock;
   40e80:	d0a0c8c3 	ldbu	r2,-31965(gp)
   40e84:	e0bfff05 	stb	r2,-4(fp)
   40e88:	d0a0c903 	ldbu	r2,-31964(gp)
   40e8c:	e0bfff45 	stb	r2,-3(fp)
   40e90:	d0a0c943 	ldbu	r2,-31963(gp)
   40e94:	e0bfff85 	stb	r2,-2(fp)
   40e98:	0005883a 	mov	r2,zero
   40e9c:	e0ffff03 	ldbu	r3,-4(fp)
   40ea0:	18c03fcc 	andi	r3,r3,255
   40ea4:	013fc004 	movi	r4,-256
   40ea8:	1104703a 	and	r2,r2,r4
   40eac:	10c4b03a 	or	r2,r2,r3
   40eb0:	e0ffff43 	ldbu	r3,-3(fp)
   40eb4:	18c03fcc 	andi	r3,r3,255
   40eb8:	1808923a 	slli	r4,r3,8
   40ebc:	00fffff4 	movhi	r3,65535
   40ec0:	18c03fc4 	addi	r3,r3,255
   40ec4:	10c4703a 	and	r2,r2,r3
   40ec8:	1104b03a 	or	r2,r2,r4
   40ecc:	e0ffff83 	ldbu	r3,-2(fp)
   40ed0:	18c03fcc 	andi	r3,r3,255
   40ed4:	1808943a 	slli	r4,r3,16
   40ed8:	00ffc074 	movhi	r3,65281
   40edc:	18ffffc4 	addi	r3,r3,-1
   40ee0:	10c4703a 	and	r2,r2,r3
   40ee4:	1104b03a 	or	r2,r2,r4
}
   40ee8:	e037883a 	mov	sp,fp
   40eec:	df000017 	ldw	fp,0(sp)
   40ef0:	dec00104 	addi	sp,sp,4
   40ef4:	f800283a 	ret

00040ef8 <downClockSecond>:

/*--------- down operations -------*/

// SECONDS
struct time downClockSecond(uint8_t carry_setting) {
   40ef8:	defffc04 	addi	sp,sp,-16
   40efc:	dfc00315 	stw	ra,12(sp)
   40f00:	df000215 	stw	fp,8(sp)
   40f04:	df000204 	addi	fp,sp,8
   40f08:	2005883a 	mov	r2,r4
   40f0c:	e0bfff05 	stb	r2,-4(fp)
  if (clock.second == 0) {
   40f10:	d0a0c943 	ldbu	r2,-31963(gp)
   40f14:	10803fcc 	andi	r2,r2,255
   40f18:	1000081e 	bne	r2,zero,40f3c <downClockSecond+0x44>
    clock.second = (ONE_MINUTE-1);
   40f1c:	00800ec4 	movi	r2,59
   40f20:	d0a0c945 	stb	r2,-31963(gp)
    
    if (carry_setting == CARRY_ON) {
   40f24:	e0bfff03 	ldbu	r2,-4(fp)
   40f28:	10800058 	cmpnei	r2,r2,1
   40f2c:	1000061e 	bne	r2,zero,40f48 <downClockSecond+0x50>
      downClockMinute(CARRY_ON);
   40f30:	01000044 	movi	r4,1
   40f34:	0040fc40 	call	40fc4 <downClockMinute>
   40f38:	00000306 	br	40f48 <downClockSecond+0x50>
    }
  }
  else {
    clock.second--;
   40f3c:	d0a0c943 	ldbu	r2,-31963(gp)
   40f40:	10bfffc4 	addi	r2,r2,-1
   40f44:	d0a0c945 	stb	r2,-31963(gp)
  }
  return clock;
   40f48:	d0a0c8c3 	ldbu	r2,-31965(gp)
   40f4c:	e0bffe05 	stb	r2,-8(fp)
   40f50:	d0a0c903 	ldbu	r2,-31964(gp)
   40f54:	e0bffe45 	stb	r2,-7(fp)
   40f58:	d0a0c943 	ldbu	r2,-31963(gp)
   40f5c:	e0bffe85 	stb	r2,-6(fp)
   40f60:	0005883a 	mov	r2,zero
   40f64:	e0fffe03 	ldbu	r3,-8(fp)
   40f68:	18c03fcc 	andi	r3,r3,255
   40f6c:	013fc004 	movi	r4,-256
   40f70:	1104703a 	and	r2,r2,r4
   40f74:	10c4b03a 	or	r2,r2,r3
   40f78:	e0fffe43 	ldbu	r3,-7(fp)
   40f7c:	18c03fcc 	andi	r3,r3,255
   40f80:	1808923a 	slli	r4,r3,8
   40f84:	00fffff4 	movhi	r3,65535
   40f88:	18c03fc4 	addi	r3,r3,255
   40f8c:	10c4703a 	and	r2,r2,r3
   40f90:	1104b03a 	or	r2,r2,r4
   40f94:	e0fffe83 	ldbu	r3,-6(fp)
   40f98:	18c03fcc 	andi	r3,r3,255
   40f9c:	1808943a 	slli	r4,r3,16
   40fa0:	00ffc074 	movhi	r3,65281
   40fa4:	18ffffc4 	addi	r3,r3,-1
   40fa8:	10c4703a 	and	r2,r2,r3
   40fac:	1104b03a 	or	r2,r2,r4
}
   40fb0:	e037883a 	mov	sp,fp
   40fb4:	dfc00117 	ldw	ra,4(sp)
   40fb8:	df000017 	ldw	fp,0(sp)
   40fbc:	dec00204 	addi	sp,sp,8
   40fc0:	f800283a 	ret

00040fc4 <downClockMinute>:

// MINUTES
struct time downClockMinute(uint8_t carry_setting) {
   40fc4:	defffc04 	addi	sp,sp,-16
   40fc8:	dfc00315 	stw	ra,12(sp)
   40fcc:	df000215 	stw	fp,8(sp)
   40fd0:	df000204 	addi	fp,sp,8
   40fd4:	2005883a 	mov	r2,r4
   40fd8:	e0bfff05 	stb	r2,-4(fp)
  if (clock.minute == 0) {
   40fdc:	d0a0c903 	ldbu	r2,-31964(gp)
   40fe0:	10803fcc 	andi	r2,r2,255
   40fe4:	1000071e 	bne	r2,zero,41004 <downClockMinute+0x40>
    clock.minute = (ONE_HOUR-1);
   40fe8:	00800ec4 	movi	r2,59
   40fec:	d0a0c905 	stb	r2,-31964(gp)
    
    if (carry_setting == CARRY_ON) {
   40ff0:	e0bfff03 	ldbu	r2,-4(fp)
   40ff4:	10800058 	cmpnei	r2,r2,1
   40ff8:	1000051e 	bne	r2,zero,41010 <downClockMinute+0x4c>
      downClockHour();
   40ffc:	004108c0 	call	4108c <downClockHour>
   41000:	00000306 	br	41010 <downClockMinute+0x4c>
    }
  }
  else {
    clock.minute--;
   41004:	d0a0c903 	ldbu	r2,-31964(gp)
   41008:	10bfffc4 	addi	r2,r2,-1
   4100c:	d0a0c905 	stb	r2,-31964(gp)
  }
  return clock;
   41010:	d0a0c8c3 	ldbu	r2,-31965(gp)
   41014:	e0bffe05 	stb	r2,-8(fp)
   41018:	d0a0c903 	ldbu	r2,-31964(gp)
   4101c:	e0bffe45 	stb	r2,-7(fp)
   41020:	d0a0c943 	ldbu	r2,-31963(gp)
   41024:	e0bffe85 	stb	r2,-6(fp)
   41028:	0005883a 	mov	r2,zero
   4102c:	e0fffe03 	ldbu	r3,-8(fp)
   41030:	18c03fcc 	andi	r3,r3,255
   41034:	013fc004 	movi	r4,-256
   41038:	1104703a 	and	r2,r2,r4
   4103c:	10c4b03a 	or	r2,r2,r3
   41040:	e0fffe43 	ldbu	r3,-7(fp)
   41044:	18c03fcc 	andi	r3,r3,255
   41048:	1808923a 	slli	r4,r3,8
   4104c:	00fffff4 	movhi	r3,65535
   41050:	18c03fc4 	addi	r3,r3,255
   41054:	10c4703a 	and	r2,r2,r3
   41058:	1104b03a 	or	r2,r2,r4
   4105c:	e0fffe83 	ldbu	r3,-6(fp)
   41060:	18c03fcc 	andi	r3,r3,255
   41064:	1808943a 	slli	r4,r3,16
   41068:	00ffc074 	movhi	r3,65281
   4106c:	18ffffc4 	addi	r3,r3,-1
   41070:	10c4703a 	and	r2,r2,r3
   41074:	1104b03a 	or	r2,r2,r4
}
   41078:	e037883a 	mov	sp,fp
   4107c:	dfc00117 	ldw	ra,4(sp)
   41080:	df000017 	ldw	fp,0(sp)
   41084:	dec00204 	addi	sp,sp,8
   41088:	f800283a 	ret

0004108c <downClockHour>:

// HOURS
struct time downClockHour(void) {
   4108c:	defffe04 	addi	sp,sp,-8
   41090:	df000115 	stw	fp,4(sp)
   41094:	df000104 	addi	fp,sp,4
  if (clock.hour == 0) {
   41098:	d0a0c8c3 	ldbu	r2,-31965(gp)
   4109c:	10803fcc 	andi	r2,r2,255
   410a0:	1000041e 	bne	r2,zero,410b4 <downClockHour+0x28>
    clock.hour = (time_format-1);
   410a4:	d0a000c3 	ldbu	r2,-32765(gp)
   410a8:	10bfffc4 	addi	r2,r2,-1
   410ac:	d0a0c8c5 	stb	r2,-31965(gp)
   410b0:	00000306 	br	410c0 <downClockHour+0x34>
  }
  else {
    clock.hour--;
   410b4:	d0a0c8c3 	ldbu	r2,-31965(gp)
   410b8:	10bfffc4 	addi	r2,r2,-1
   410bc:	d0a0c8c5 	stb	r2,-31965(gp)
  }
  return clock;
   410c0:	d0a0c8c3 	ldbu	r2,-31965(gp)
   410c4:	e0bfff05 	stb	r2,-4(fp)
   410c8:	d0a0c903 	ldbu	r2,-31964(gp)
   410cc:	e0bfff45 	stb	r2,-3(fp)
   410d0:	d0a0c943 	ldbu	r2,-31963(gp)
   410d4:	e0bfff85 	stb	r2,-2(fp)
   410d8:	0005883a 	mov	r2,zero
   410dc:	e0ffff03 	ldbu	r3,-4(fp)
   410e0:	18c03fcc 	andi	r3,r3,255
   410e4:	013fc004 	movi	r4,-256
   410e8:	1104703a 	and	r2,r2,r4
   410ec:	10c4b03a 	or	r2,r2,r3
   410f0:	e0ffff43 	ldbu	r3,-3(fp)
   410f4:	18c03fcc 	andi	r3,r3,255
   410f8:	1808923a 	slli	r4,r3,8
   410fc:	00fffff4 	movhi	r3,65535
   41100:	18c03fc4 	addi	r3,r3,255
   41104:	10c4703a 	and	r2,r2,r3
   41108:	1104b03a 	or	r2,r2,r4
   4110c:	e0ffff83 	ldbu	r3,-2(fp)
   41110:	18c03fcc 	andi	r3,r3,255
   41114:	1808943a 	slli	r4,r3,16
   41118:	00ffc074 	movhi	r3,65281
   4111c:	18ffffc4 	addi	r3,r3,-1
   41120:	10c4703a 	and	r2,r2,r3
   41124:	1104b03a 	or	r2,r2,r4
}
   41128:	e037883a 	mov	sp,fp
   4112c:	df000017 	ldw	fp,0(sp)
   41130:	dec00104 	addi	sp,sp,4
   41134:	f800283a 	ret

00041138 <resetAlarmTime>:


/* ------------------------ ALARM functions ---------------------- */

// initialize alarm time to 00:00 (seconds are turned off)
void resetAlarmTime(void) {
   41138:	deffff04 	addi	sp,sp,-4
   4113c:	df000015 	stw	fp,0(sp)
   41140:	d839883a 	mov	fp,sp
  // necessary to cast to a time struct, otherwise the 
  // value assignment won't work
  alarm =  (struct time){0};
   41144:	d020c805 	stb	zero,-31968(gp)
   41148:	d020c845 	stb	zero,-31967(gp)
   4114c:	d020c885 	stb	zero,-31966(gp)

  // we explicitly turn the second digits off
  alarm.second = DIGITS_OFF;
   41150:	00801b84 	movi	r2,110
   41154:	d0a0c885 	stb	r2,-31966(gp)
}
   41158:	0001883a 	nop
   4115c:	e037883a 	mov	sp,fp
   41160:	df000017 	ldw	fp,0(sp)
   41164:	dec00104 	addi	sp,sp,4
   41168:	f800283a 	ret

0004116c <upAlarmMinute>:

/*--------- up operations -------*/

// MINUTES
struct time upAlarmMinute() {
   4116c:	defffe04 	addi	sp,sp,-8
   41170:	df000115 	stw	fp,4(sp)
   41174:	df000104 	addi	fp,sp,4
  if (alarm.minute == (ONE_HOUR-1)) {
   41178:	d0a0c843 	ldbu	r2,-31967(gp)
   4117c:	10803fcc 	andi	r2,r2,255
   41180:	10800ed8 	cmpnei	r2,r2,59
   41184:	1000021e 	bne	r2,zero,41190 <upAlarmMinute+0x24>
    alarm.minute = 0;
   41188:	d020c845 	stb	zero,-31967(gp)
   4118c:	00000306 	br	4119c <upAlarmMinute+0x30>
  }
  else {
    alarm.minute++;
   41190:	d0a0c843 	ldbu	r2,-31967(gp)
   41194:	10800044 	addi	r2,r2,1
   41198:	d0a0c845 	stb	r2,-31967(gp)
  }
  return alarm;
   4119c:	d0a0c803 	ldbu	r2,-31968(gp)
   411a0:	e0bfff05 	stb	r2,-4(fp)
   411a4:	d0a0c843 	ldbu	r2,-31967(gp)
   411a8:	e0bfff45 	stb	r2,-3(fp)
   411ac:	d0a0c883 	ldbu	r2,-31966(gp)
   411b0:	e0bfff85 	stb	r2,-2(fp)
   411b4:	0005883a 	mov	r2,zero
   411b8:	e0ffff03 	ldbu	r3,-4(fp)
   411bc:	18c03fcc 	andi	r3,r3,255
   411c0:	013fc004 	movi	r4,-256
   411c4:	1104703a 	and	r2,r2,r4
   411c8:	10c4b03a 	or	r2,r2,r3
   411cc:	e0ffff43 	ldbu	r3,-3(fp)
   411d0:	18c03fcc 	andi	r3,r3,255
   411d4:	1808923a 	slli	r4,r3,8
   411d8:	00fffff4 	movhi	r3,65535
   411dc:	18c03fc4 	addi	r3,r3,255
   411e0:	10c4703a 	and	r2,r2,r3
   411e4:	1104b03a 	or	r2,r2,r4
   411e8:	e0ffff83 	ldbu	r3,-2(fp)
   411ec:	18c03fcc 	andi	r3,r3,255
   411f0:	1808943a 	slli	r4,r3,16
   411f4:	00ffc074 	movhi	r3,65281
   411f8:	18ffffc4 	addi	r3,r3,-1
   411fc:	10c4703a 	and	r2,r2,r3
   41200:	1104b03a 	or	r2,r2,r4
}
   41204:	e037883a 	mov	sp,fp
   41208:	df000017 	ldw	fp,0(sp)
   4120c:	dec00104 	addi	sp,sp,4
   41210:	f800283a 	ret

00041214 <upAlarmHour>:

// HOURS
struct time upAlarmHour(void) {
   41214:	defffe04 	addi	sp,sp,-8
   41218:	df000115 	stw	fp,4(sp)
   4121c:	df000104 	addi	fp,sp,4
  if (alarm.hour == (time_format-1)) {
   41220:	d0a0c803 	ldbu	r2,-31968(gp)
   41224:	10c03fcc 	andi	r3,r2,255
   41228:	d0a000c3 	ldbu	r2,-32765(gp)
   4122c:	10803fcc 	andi	r2,r2,255
   41230:	10bfffc4 	addi	r2,r2,-1
   41234:	1880021e 	bne	r3,r2,41240 <upAlarmHour+0x2c>
    alarm.hour = 0;
   41238:	d020c805 	stb	zero,-31968(gp)
   4123c:	00000306 	br	4124c <upAlarmHour+0x38>
  }
  else {
    alarm.hour++;
   41240:	d0a0c803 	ldbu	r2,-31968(gp)
   41244:	10800044 	addi	r2,r2,1
   41248:	d0a0c805 	stb	r2,-31968(gp)
  }
  return alarm;
   4124c:	d0a0c803 	ldbu	r2,-31968(gp)
   41250:	e0bfff05 	stb	r2,-4(fp)
   41254:	d0a0c843 	ldbu	r2,-31967(gp)
   41258:	e0bfff45 	stb	r2,-3(fp)
   4125c:	d0a0c883 	ldbu	r2,-31966(gp)
   41260:	e0bfff85 	stb	r2,-2(fp)
   41264:	0005883a 	mov	r2,zero
   41268:	e0ffff03 	ldbu	r3,-4(fp)
   4126c:	18c03fcc 	andi	r3,r3,255
   41270:	013fc004 	movi	r4,-256
   41274:	1104703a 	and	r2,r2,r4
   41278:	10c4b03a 	or	r2,r2,r3
   4127c:	e0ffff43 	ldbu	r3,-3(fp)
   41280:	18c03fcc 	andi	r3,r3,255
   41284:	1808923a 	slli	r4,r3,8
   41288:	00fffff4 	movhi	r3,65535
   4128c:	18c03fc4 	addi	r3,r3,255
   41290:	10c4703a 	and	r2,r2,r3
   41294:	1104b03a 	or	r2,r2,r4
   41298:	e0ffff83 	ldbu	r3,-2(fp)
   4129c:	18c03fcc 	andi	r3,r3,255
   412a0:	1808943a 	slli	r4,r3,16
   412a4:	00ffc074 	movhi	r3,65281
   412a8:	18ffffc4 	addi	r3,r3,-1
   412ac:	10c4703a 	and	r2,r2,r3
   412b0:	1104b03a 	or	r2,r2,r4
}
   412b4:	e037883a 	mov	sp,fp
   412b8:	df000017 	ldw	fp,0(sp)
   412bc:	dec00104 	addi	sp,sp,4
   412c0:	f800283a 	ret

000412c4 <downAlarmMinute>:

/*--------- down operations -------*/

// MINUTES
struct time downAlarmMinute() {
   412c4:	defffe04 	addi	sp,sp,-8
   412c8:	df000115 	stw	fp,4(sp)
   412cc:	df000104 	addi	fp,sp,4
  if (alarm.minute == 0) {
   412d0:	d0a0c843 	ldbu	r2,-31967(gp)
   412d4:	10803fcc 	andi	r2,r2,255
   412d8:	1000031e 	bne	r2,zero,412e8 <downAlarmMinute+0x24>
    alarm.minute = (ONE_HOUR-1);
   412dc:	00800ec4 	movi	r2,59
   412e0:	d0a0c845 	stb	r2,-31967(gp)
   412e4:	00000306 	br	412f4 <downAlarmMinute+0x30>
  }
  else {
    alarm.minute--;
   412e8:	d0a0c843 	ldbu	r2,-31967(gp)
   412ec:	10bfffc4 	addi	r2,r2,-1
   412f0:	d0a0c845 	stb	r2,-31967(gp)
  }
  return alarm;
   412f4:	d0a0c803 	ldbu	r2,-31968(gp)
   412f8:	e0bfff05 	stb	r2,-4(fp)
   412fc:	d0a0c843 	ldbu	r2,-31967(gp)
   41300:	e0bfff45 	stb	r2,-3(fp)
   41304:	d0a0c883 	ldbu	r2,-31966(gp)
   41308:	e0bfff85 	stb	r2,-2(fp)
   4130c:	0005883a 	mov	r2,zero
   41310:	e0ffff03 	ldbu	r3,-4(fp)
   41314:	18c03fcc 	andi	r3,r3,255
   41318:	013fc004 	movi	r4,-256
   4131c:	1104703a 	and	r2,r2,r4
   41320:	10c4b03a 	or	r2,r2,r3
   41324:	e0ffff43 	ldbu	r3,-3(fp)
   41328:	18c03fcc 	andi	r3,r3,255
   4132c:	1808923a 	slli	r4,r3,8
   41330:	00fffff4 	movhi	r3,65535
   41334:	18c03fc4 	addi	r3,r3,255
   41338:	10c4703a 	and	r2,r2,r3
   4133c:	1104b03a 	or	r2,r2,r4
   41340:	e0ffff83 	ldbu	r3,-2(fp)
   41344:	18c03fcc 	andi	r3,r3,255
   41348:	1808943a 	slli	r4,r3,16
   4134c:	00ffc074 	movhi	r3,65281
   41350:	18ffffc4 	addi	r3,r3,-1
   41354:	10c4703a 	and	r2,r2,r3
   41358:	1104b03a 	or	r2,r2,r4
}
   4135c:	e037883a 	mov	sp,fp
   41360:	df000017 	ldw	fp,0(sp)
   41364:	dec00104 	addi	sp,sp,4
   41368:	f800283a 	ret

0004136c <downAlarmHour>:

// HOURS
struct time downAlarmHour(void) {
   4136c:	defffe04 	addi	sp,sp,-8
   41370:	df000115 	stw	fp,4(sp)
   41374:	df000104 	addi	fp,sp,4
  if (alarm.hour == 0) {
   41378:	d0a0c803 	ldbu	r2,-31968(gp)
   4137c:	10803fcc 	andi	r2,r2,255
   41380:	1000041e 	bne	r2,zero,41394 <downAlarmHour+0x28>
    alarm.hour = (time_format-1);
   41384:	d0a000c3 	ldbu	r2,-32765(gp)
   41388:	10bfffc4 	addi	r2,r2,-1
   4138c:	d0a0c805 	stb	r2,-31968(gp)
   41390:	00000306 	br	413a0 <downAlarmHour+0x34>
  }
  else {
    alarm.hour--;
   41394:	d0a0c803 	ldbu	r2,-31968(gp)
   41398:	10bfffc4 	addi	r2,r2,-1
   4139c:	d0a0c805 	stb	r2,-31968(gp)
  }
  return alarm;
   413a0:	d0a0c803 	ldbu	r2,-31968(gp)
   413a4:	e0bfff05 	stb	r2,-4(fp)
   413a8:	d0a0c843 	ldbu	r2,-31967(gp)
   413ac:	e0bfff45 	stb	r2,-3(fp)
   413b0:	d0a0c883 	ldbu	r2,-31966(gp)
   413b4:	e0bfff85 	stb	r2,-2(fp)
   413b8:	0005883a 	mov	r2,zero
   413bc:	e0ffff03 	ldbu	r3,-4(fp)
   413c0:	18c03fcc 	andi	r3,r3,255
   413c4:	013fc004 	movi	r4,-256
   413c8:	1104703a 	and	r2,r2,r4
   413cc:	10c4b03a 	or	r2,r2,r3
   413d0:	e0ffff43 	ldbu	r3,-3(fp)
   413d4:	18c03fcc 	andi	r3,r3,255
   413d8:	1808923a 	slli	r4,r3,8
   413dc:	00fffff4 	movhi	r3,65535
   413e0:	18c03fc4 	addi	r3,r3,255
   413e4:	10c4703a 	and	r2,r2,r3
   413e8:	1104b03a 	or	r2,r2,r4
   413ec:	e0ffff83 	ldbu	r3,-2(fp)
   413f0:	18c03fcc 	andi	r3,r3,255
   413f4:	1808943a 	slli	r4,r3,16
   413f8:	00ffc074 	movhi	r3,65281
   413fc:	18ffffc4 	addi	r3,r3,-1
   41400:	10c4703a 	and	r2,r2,r3
   41404:	1104b03a 	or	r2,r2,r4
}
   41408:	e037883a 	mov	sp,fp
   4140c:	df000017 	ldw	fp,0(sp)
   41410:	dec00104 	addi	sp,sp,4
   41414:	f800283a 	ret

00041418 <__divsi3>:
   41418:	20001b16 	blt	r4,zero,41488 <__divsi3+0x70>
   4141c:	000f883a 	mov	r7,zero
   41420:	28001616 	blt	r5,zero,4147c <__divsi3+0x64>
   41424:	200d883a 	mov	r6,r4
   41428:	29001a2e 	bgeu	r5,r4,41494 <__divsi3+0x7c>
   4142c:	00800804 	movi	r2,32
   41430:	00c00044 	movi	r3,1
   41434:	00000106 	br	4143c <__divsi3+0x24>
   41438:	10000d26 	beq	r2,zero,41470 <__divsi3+0x58>
   4143c:	294b883a 	add	r5,r5,r5
   41440:	10bfffc4 	addi	r2,r2,-1
   41444:	18c7883a 	add	r3,r3,r3
   41448:	293ffb36 	bltu	r5,r4,41438 <__alt_data_end+0xfffd9438>
   4144c:	0005883a 	mov	r2,zero
   41450:	18000726 	beq	r3,zero,41470 <__divsi3+0x58>
   41454:	0005883a 	mov	r2,zero
   41458:	31400236 	bltu	r6,r5,41464 <__divsi3+0x4c>
   4145c:	314dc83a 	sub	r6,r6,r5
   41460:	10c4b03a 	or	r2,r2,r3
   41464:	1806d07a 	srli	r3,r3,1
   41468:	280ad07a 	srli	r5,r5,1
   4146c:	183ffa1e 	bne	r3,zero,41458 <__alt_data_end+0xfffd9458>
   41470:	38000126 	beq	r7,zero,41478 <__divsi3+0x60>
   41474:	0085c83a 	sub	r2,zero,r2
   41478:	f800283a 	ret
   4147c:	014bc83a 	sub	r5,zero,r5
   41480:	39c0005c 	xori	r7,r7,1
   41484:	003fe706 	br	41424 <__alt_data_end+0xfffd9424>
   41488:	0109c83a 	sub	r4,zero,r4
   4148c:	01c00044 	movi	r7,1
   41490:	003fe306 	br	41420 <__alt_data_end+0xfffd9420>
   41494:	00c00044 	movi	r3,1
   41498:	003fee06 	br	41454 <__alt_data_end+0xfffd9454>

0004149c <__modsi3>:
   4149c:	20001716 	blt	r4,zero,414fc <__modsi3+0x60>
   414a0:	000f883a 	mov	r7,zero
   414a4:	2005883a 	mov	r2,r4
   414a8:	28001216 	blt	r5,zero,414f4 <__modsi3+0x58>
   414ac:	2900162e 	bgeu	r5,r4,41508 <__modsi3+0x6c>
   414b0:	01800804 	movi	r6,32
   414b4:	00c00044 	movi	r3,1
   414b8:	00000106 	br	414c0 <__modsi3+0x24>
   414bc:	30000a26 	beq	r6,zero,414e8 <__modsi3+0x4c>
   414c0:	294b883a 	add	r5,r5,r5
   414c4:	31bfffc4 	addi	r6,r6,-1
   414c8:	18c7883a 	add	r3,r3,r3
   414cc:	293ffb36 	bltu	r5,r4,414bc <__alt_data_end+0xfffd94bc>
   414d0:	18000526 	beq	r3,zero,414e8 <__modsi3+0x4c>
   414d4:	1806d07a 	srli	r3,r3,1
   414d8:	11400136 	bltu	r2,r5,414e0 <__modsi3+0x44>
   414dc:	1145c83a 	sub	r2,r2,r5
   414e0:	280ad07a 	srli	r5,r5,1
   414e4:	183ffb1e 	bne	r3,zero,414d4 <__alt_data_end+0xfffd94d4>
   414e8:	38000126 	beq	r7,zero,414f0 <__modsi3+0x54>
   414ec:	0085c83a 	sub	r2,zero,r2
   414f0:	f800283a 	ret
   414f4:	014bc83a 	sub	r5,zero,r5
   414f8:	003fec06 	br	414ac <__alt_data_end+0xfffd94ac>
   414fc:	0109c83a 	sub	r4,zero,r4
   41500:	01c00044 	movi	r7,1
   41504:	003fe706 	br	414a4 <__alt_data_end+0xfffd94a4>
   41508:	00c00044 	movi	r3,1
   4150c:	003ff106 	br	414d4 <__alt_data_end+0xfffd94d4>

00041510 <__udivsi3>:
   41510:	200d883a 	mov	r6,r4
   41514:	2900152e 	bgeu	r5,r4,4156c <__udivsi3+0x5c>
   41518:	28001416 	blt	r5,zero,4156c <__udivsi3+0x5c>
   4151c:	00800804 	movi	r2,32
   41520:	00c00044 	movi	r3,1
   41524:	00000206 	br	41530 <__udivsi3+0x20>
   41528:	10000e26 	beq	r2,zero,41564 <__udivsi3+0x54>
   4152c:	28000516 	blt	r5,zero,41544 <__udivsi3+0x34>
   41530:	294b883a 	add	r5,r5,r5
   41534:	10bfffc4 	addi	r2,r2,-1
   41538:	18c7883a 	add	r3,r3,r3
   4153c:	293ffa36 	bltu	r5,r4,41528 <__alt_data_end+0xfffd9528>
   41540:	18000826 	beq	r3,zero,41564 <__udivsi3+0x54>
   41544:	0005883a 	mov	r2,zero
   41548:	31400236 	bltu	r6,r5,41554 <__udivsi3+0x44>
   4154c:	314dc83a 	sub	r6,r6,r5
   41550:	10c4b03a 	or	r2,r2,r3
   41554:	1806d07a 	srli	r3,r3,1
   41558:	280ad07a 	srli	r5,r5,1
   4155c:	183ffa1e 	bne	r3,zero,41548 <__alt_data_end+0xfffd9548>
   41560:	f800283a 	ret
   41564:	0005883a 	mov	r2,zero
   41568:	f800283a 	ret
   4156c:	00c00044 	movi	r3,1
   41570:	003ff406 	br	41544 <__alt_data_end+0xfffd9544>

00041574 <__umodsi3>:
   41574:	2005883a 	mov	r2,r4
   41578:	2900122e 	bgeu	r5,r4,415c4 <__umodsi3+0x50>
   4157c:	28001116 	blt	r5,zero,415c4 <__umodsi3+0x50>
   41580:	01800804 	movi	r6,32
   41584:	00c00044 	movi	r3,1
   41588:	00000206 	br	41594 <__umodsi3+0x20>
   4158c:	30000c26 	beq	r6,zero,415c0 <__umodsi3+0x4c>
   41590:	28000516 	blt	r5,zero,415a8 <__umodsi3+0x34>
   41594:	294b883a 	add	r5,r5,r5
   41598:	31bfffc4 	addi	r6,r6,-1
   4159c:	18c7883a 	add	r3,r3,r3
   415a0:	293ffa36 	bltu	r5,r4,4158c <__alt_data_end+0xfffd958c>
   415a4:	18000626 	beq	r3,zero,415c0 <__umodsi3+0x4c>
   415a8:	1806d07a 	srli	r3,r3,1
   415ac:	11400136 	bltu	r2,r5,415b4 <__umodsi3+0x40>
   415b0:	1145c83a 	sub	r2,r2,r5
   415b4:	280ad07a 	srli	r5,r5,1
   415b8:	183ffb1e 	bne	r3,zero,415a8 <__alt_data_end+0xfffd95a8>
   415bc:	f800283a 	ret
   415c0:	f800283a 	ret
   415c4:	00c00044 	movi	r3,1
   415c8:	003ff706 	br	415a8 <__alt_data_end+0xfffd95a8>

000415cc <_printf_r>:
   415cc:	defffd04 	addi	sp,sp,-12
   415d0:	dfc00015 	stw	ra,0(sp)
   415d4:	d9800115 	stw	r6,4(sp)
   415d8:	d9c00215 	stw	r7,8(sp)
   415dc:	20c00217 	ldw	r3,8(r4)
   415e0:	01800134 	movhi	r6,4
   415e4:	31872c04 	addi	r6,r6,7344
   415e8:	19800115 	stw	r6,4(r3)
   415ec:	280d883a 	mov	r6,r5
   415f0:	21400217 	ldw	r5,8(r4)
   415f4:	d9c00104 	addi	r7,sp,4
   415f8:	00417700 	call	41770 <___vfprintf_internal_r>
   415fc:	dfc00017 	ldw	ra,0(sp)
   41600:	dec00304 	addi	sp,sp,12
   41604:	f800283a 	ret

00041608 <printf>:
   41608:	defffc04 	addi	sp,sp,-16
   4160c:	dfc00015 	stw	ra,0(sp)
   41610:	d9400115 	stw	r5,4(sp)
   41614:	d9800215 	stw	r6,8(sp)
   41618:	d9c00315 	stw	r7,12(sp)
   4161c:	00800134 	movhi	r2,4
   41620:	108e6f04 	addi	r2,r2,14780
   41624:	10800017 	ldw	r2,0(r2)
   41628:	01400134 	movhi	r5,4
   4162c:	29472c04 	addi	r5,r5,7344
   41630:	10c00217 	ldw	r3,8(r2)
   41634:	d9800104 	addi	r6,sp,4
   41638:	19400115 	stw	r5,4(r3)
   4163c:	200b883a 	mov	r5,r4
   41640:	11000217 	ldw	r4,8(r2)
   41644:	0041c940 	call	41c94 <__vfprintf_internal>
   41648:	dfc00017 	ldw	ra,0(sp)
   4164c:	dec00404 	addi	sp,sp,16
   41650:	f800283a 	ret

00041654 <_puts_r>:
   41654:	defffd04 	addi	sp,sp,-12
   41658:	dc000015 	stw	r16,0(sp)
   4165c:	2021883a 	mov	r16,r4
   41660:	2809883a 	mov	r4,r5
   41664:	dfc00215 	stw	ra,8(sp)
   41668:	dc400115 	stw	r17,4(sp)
   4166c:	2823883a 	mov	r17,r5
   41670:	00416e80 	call	416e8 <strlen>
   41674:	81400217 	ldw	r5,8(r16)
   41678:	01000134 	movhi	r4,4
   4167c:	21072c04 	addi	r4,r4,7344
   41680:	29000115 	stw	r4,4(r5)
   41684:	100f883a 	mov	r7,r2
   41688:	880d883a 	mov	r6,r17
   4168c:	8009883a 	mov	r4,r16
   41690:	0041cb00 	call	41cb0 <__sfvwrite_small_dev>
   41694:	00ffffc4 	movi	r3,-1
   41698:	10c00926 	beq	r2,r3,416c0 <_puts_r+0x6c>
   4169c:	81400217 	ldw	r5,8(r16)
   416a0:	01800134 	movhi	r6,4
   416a4:	01c00044 	movi	r7,1
   416a8:	28800117 	ldw	r2,4(r5)
   416ac:	318db204 	addi	r6,r6,14024
   416b0:	8009883a 	mov	r4,r16
   416b4:	103ee83a 	callr	r2
   416b8:	10bfffe0 	cmpeqi	r2,r2,-1
   416bc:	0085c83a 	sub	r2,zero,r2
   416c0:	dfc00217 	ldw	ra,8(sp)
   416c4:	dc400117 	ldw	r17,4(sp)
   416c8:	dc000017 	ldw	r16,0(sp)
   416cc:	dec00304 	addi	sp,sp,12
   416d0:	f800283a 	ret

000416d4 <puts>:
   416d4:	00800134 	movhi	r2,4
   416d8:	108e6f04 	addi	r2,r2,14780
   416dc:	200b883a 	mov	r5,r4
   416e0:	11000017 	ldw	r4,0(r2)
   416e4:	00416541 	jmpi	41654 <_puts_r>

000416e8 <strlen>:
   416e8:	2005883a 	mov	r2,r4
   416ec:	10c00007 	ldb	r3,0(r2)
   416f0:	18000226 	beq	r3,zero,416fc <strlen+0x14>
   416f4:	10800044 	addi	r2,r2,1
   416f8:	003ffc06 	br	416ec <__alt_data_end+0xfffd96ec>
   416fc:	1105c83a 	sub	r2,r2,r4
   41700:	f800283a 	ret

00041704 <print_repeat>:
   41704:	defffb04 	addi	sp,sp,-20
   41708:	dc800315 	stw	r18,12(sp)
   4170c:	dc400215 	stw	r17,8(sp)
   41710:	dc000115 	stw	r16,4(sp)
   41714:	dfc00415 	stw	ra,16(sp)
   41718:	2025883a 	mov	r18,r4
   4171c:	2823883a 	mov	r17,r5
   41720:	d9800005 	stb	r6,0(sp)
   41724:	3821883a 	mov	r16,r7
   41728:	04000a0e 	bge	zero,r16,41754 <print_repeat+0x50>
   4172c:	88800117 	ldw	r2,4(r17)
   41730:	01c00044 	movi	r7,1
   41734:	d80d883a 	mov	r6,sp
   41738:	880b883a 	mov	r5,r17
   4173c:	9009883a 	mov	r4,r18
   41740:	103ee83a 	callr	r2
   41744:	843fffc4 	addi	r16,r16,-1
   41748:	103ff726 	beq	r2,zero,41728 <__alt_data_end+0xfffd9728>
   4174c:	00bfffc4 	movi	r2,-1
   41750:	00000106 	br	41758 <print_repeat+0x54>
   41754:	0005883a 	mov	r2,zero
   41758:	dfc00417 	ldw	ra,16(sp)
   4175c:	dc800317 	ldw	r18,12(sp)
   41760:	dc400217 	ldw	r17,8(sp)
   41764:	dc000117 	ldw	r16,4(sp)
   41768:	dec00504 	addi	sp,sp,20
   4176c:	f800283a 	ret

00041770 <___vfprintf_internal_r>:
   41770:	deffe504 	addi	sp,sp,-108
   41774:	d8c00804 	addi	r3,sp,32
   41778:	df001915 	stw	fp,100(sp)
   4177c:	ddc01815 	stw	r23,96(sp)
   41780:	dd801715 	stw	r22,92(sp)
   41784:	dd401615 	stw	r21,88(sp)
   41788:	dd001515 	stw	r20,84(sp)
   4178c:	dcc01415 	stw	r19,80(sp)
   41790:	dc801315 	stw	r18,76(sp)
   41794:	dc401215 	stw	r17,72(sp)
   41798:	dc001115 	stw	r16,68(sp)
   4179c:	dfc01a15 	stw	ra,104(sp)
   417a0:	2027883a 	mov	r19,r4
   417a4:	2839883a 	mov	fp,r5
   417a8:	382d883a 	mov	r22,r7
   417ac:	d9800f15 	stw	r6,60(sp)
   417b0:	0021883a 	mov	r16,zero
   417b4:	d8000e15 	stw	zero,56(sp)
   417b8:	002f883a 	mov	r23,zero
   417bc:	002b883a 	mov	r21,zero
   417c0:	0025883a 	mov	r18,zero
   417c4:	0023883a 	mov	r17,zero
   417c8:	d8000c15 	stw	zero,48(sp)
   417cc:	d8000b15 	stw	zero,44(sp)
   417d0:	0029883a 	mov	r20,zero
   417d4:	d8c00915 	stw	r3,36(sp)
   417d8:	d8c00f17 	ldw	r3,60(sp)
   417dc:	19000003 	ldbu	r4,0(r3)
   417e0:	20803fcc 	andi	r2,r4,255
   417e4:	1080201c 	xori	r2,r2,128
   417e8:	10bfe004 	addi	r2,r2,-128
   417ec:	10011c26 	beq	r2,zero,41c60 <___vfprintf_internal_r+0x4f0>
   417f0:	00c00044 	movi	r3,1
   417f4:	a0c01426 	beq	r20,r3,41848 <___vfprintf_internal_r+0xd8>
   417f8:	1d000216 	blt	r3,r20,41804 <___vfprintf_internal_r+0x94>
   417fc:	a0000626 	beq	r20,zero,41818 <___vfprintf_internal_r+0xa8>
   41800:	00011306 	br	41c50 <___vfprintf_internal_r+0x4e0>
   41804:	01400084 	movi	r5,2
   41808:	a1401d26 	beq	r20,r5,41880 <___vfprintf_internal_r+0x110>
   4180c:	014000c4 	movi	r5,3
   41810:	a1402926 	beq	r20,r5,418b8 <___vfprintf_internal_r+0x148>
   41814:	00010e06 	br	41c50 <___vfprintf_internal_r+0x4e0>
   41818:	01400944 	movi	r5,37
   4181c:	1140fb26 	beq	r2,r5,41c0c <___vfprintf_internal_r+0x49c>
   41820:	e0800117 	ldw	r2,4(fp)
   41824:	d9000005 	stb	r4,0(sp)
   41828:	01c00044 	movi	r7,1
   4182c:	d80d883a 	mov	r6,sp
   41830:	e00b883a 	mov	r5,fp
   41834:	9809883a 	mov	r4,r19
   41838:	103ee83a 	callr	r2
   4183c:	1000d61e 	bne	r2,zero,41b98 <___vfprintf_internal_r+0x428>
   41840:	84000044 	addi	r16,r16,1
   41844:	00010206 	br	41c50 <___vfprintf_internal_r+0x4e0>
   41848:	01400c04 	movi	r5,48
   4184c:	1140f826 	beq	r2,r5,41c30 <___vfprintf_internal_r+0x4c0>
   41850:	01400944 	movi	r5,37
   41854:	11400a1e 	bne	r2,r5,41880 <___vfprintf_internal_r+0x110>
   41858:	d8800005 	stb	r2,0(sp)
   4185c:	e0800117 	ldw	r2,4(fp)
   41860:	a00f883a 	mov	r7,r20
   41864:	d80d883a 	mov	r6,sp
   41868:	e00b883a 	mov	r5,fp
   4186c:	9809883a 	mov	r4,r19
   41870:	103ee83a 	callr	r2
   41874:	1000c81e 	bne	r2,zero,41b98 <___vfprintf_internal_r+0x428>
   41878:	84000044 	addi	r16,r16,1
   4187c:	0000f306 	br	41c4c <___vfprintf_internal_r+0x4dc>
   41880:	217ff404 	addi	r5,r4,-48
   41884:	29403fcc 	andi	r5,r5,255
   41888:	00c00244 	movi	r3,9
   4188c:	19400736 	bltu	r3,r5,418ac <___vfprintf_internal_r+0x13c>
   41890:	00bfffc4 	movi	r2,-1
   41894:	88800226 	beq	r17,r2,418a0 <___vfprintf_internal_r+0x130>
   41898:	8c4002a4 	muli	r17,r17,10
   4189c:	00000106 	br	418a4 <___vfprintf_internal_r+0x134>
   418a0:	0023883a 	mov	r17,zero
   418a4:	2c63883a 	add	r17,r5,r17
   418a8:	0000e206 	br	41c34 <___vfprintf_internal_r+0x4c4>
   418ac:	01400b84 	movi	r5,46
   418b0:	1140e426 	beq	r2,r5,41c44 <___vfprintf_internal_r+0x4d4>
   418b4:	05000084 	movi	r20,2
   418b8:	213ff404 	addi	r4,r4,-48
   418bc:	21003fcc 	andi	r4,r4,255
   418c0:	00c00244 	movi	r3,9
   418c4:	19000736 	bltu	r3,r4,418e4 <___vfprintf_internal_r+0x174>
   418c8:	00bfffc4 	movi	r2,-1
   418cc:	90800226 	beq	r18,r2,418d8 <___vfprintf_internal_r+0x168>
   418d0:	948002a4 	muli	r18,r18,10
   418d4:	00000106 	br	418dc <___vfprintf_internal_r+0x16c>
   418d8:	0025883a 	mov	r18,zero
   418dc:	24a5883a 	add	r18,r4,r18
   418e0:	0000db06 	br	41c50 <___vfprintf_internal_r+0x4e0>
   418e4:	00c01b04 	movi	r3,108
   418e8:	10c0d426 	beq	r2,r3,41c3c <___vfprintf_internal_r+0x4cc>
   418ec:	013fffc4 	movi	r4,-1
   418f0:	91000226 	beq	r18,r4,418fc <___vfprintf_internal_r+0x18c>
   418f4:	d8000b15 	stw	zero,44(sp)
   418f8:	00000106 	br	41900 <___vfprintf_internal_r+0x190>
   418fc:	04800044 	movi	r18,1
   41900:	01001a44 	movi	r4,105
   41904:	11001626 	beq	r2,r4,41960 <___vfprintf_internal_r+0x1f0>
   41908:	20800916 	blt	r4,r2,41930 <___vfprintf_internal_r+0x1c0>
   4190c:	010018c4 	movi	r4,99
   41910:	11008a26 	beq	r2,r4,41b3c <___vfprintf_internal_r+0x3cc>
   41914:	01001904 	movi	r4,100
   41918:	11001126 	beq	r2,r4,41960 <___vfprintf_internal_r+0x1f0>
   4191c:	01001604 	movi	r4,88
   41920:	1100ca1e 	bne	r2,r4,41c4c <___vfprintf_internal_r+0x4dc>
   41924:	00c00044 	movi	r3,1
   41928:	d8c00e15 	stw	r3,56(sp)
   4192c:	00001406 	br	41980 <___vfprintf_internal_r+0x210>
   41930:	01001cc4 	movi	r4,115
   41934:	11009a26 	beq	r2,r4,41ba0 <___vfprintf_internal_r+0x430>
   41938:	20800416 	blt	r4,r2,4194c <___vfprintf_internal_r+0x1dc>
   4193c:	01001bc4 	movi	r4,111
   41940:	1100c21e 	bne	r2,r4,41c4c <___vfprintf_internal_r+0x4dc>
   41944:	05400204 	movi	r21,8
   41948:	00000e06 	br	41984 <___vfprintf_internal_r+0x214>
   4194c:	01001d44 	movi	r4,117
   41950:	11000c26 	beq	r2,r4,41984 <___vfprintf_internal_r+0x214>
   41954:	01001e04 	movi	r4,120
   41958:	11000926 	beq	r2,r4,41980 <___vfprintf_internal_r+0x210>
   4195c:	0000bb06 	br	41c4c <___vfprintf_internal_r+0x4dc>
   41960:	b5000104 	addi	r20,r22,4
   41964:	b8000726 	beq	r23,zero,41984 <___vfprintf_internal_r+0x214>
   41968:	dd000d15 	stw	r20,52(sp)
   4196c:	b5800017 	ldw	r22,0(r22)
   41970:	b000080e 	bge	r22,zero,41994 <___vfprintf_internal_r+0x224>
   41974:	05adc83a 	sub	r22,zero,r22
   41978:	02800044 	movi	r10,1
   4197c:	00000606 	br	41998 <___vfprintf_internal_r+0x228>
   41980:	05400404 	movi	r21,16
   41984:	b0c00104 	addi	r3,r22,4
   41988:	d8c00d15 	stw	r3,52(sp)
   4198c:	b5800017 	ldw	r22,0(r22)
   41990:	002f883a 	mov	r23,zero
   41994:	0015883a 	mov	r10,zero
   41998:	d829883a 	mov	r20,sp
   4199c:	b0001426 	beq	r22,zero,419f0 <___vfprintf_internal_r+0x280>
   419a0:	b009883a 	mov	r4,r22
   419a4:	a80b883a 	mov	r5,r21
   419a8:	da801015 	stw	r10,64(sp)
   419ac:	00415100 	call	41510 <__udivsi3>
   419b0:	1549383a 	mul	r4,r2,r21
   419b4:	00c00244 	movi	r3,9
   419b8:	da801017 	ldw	r10,64(sp)
   419bc:	b12dc83a 	sub	r22,r22,r4
   419c0:	1d800216 	blt	r3,r22,419cc <___vfprintf_internal_r+0x25c>
   419c4:	b5800c04 	addi	r22,r22,48
   419c8:	00000506 	br	419e0 <___vfprintf_internal_r+0x270>
   419cc:	d8c00e17 	ldw	r3,56(sp)
   419d0:	18000226 	beq	r3,zero,419dc <___vfprintf_internal_r+0x26c>
   419d4:	b5800dc4 	addi	r22,r22,55
   419d8:	00000106 	br	419e0 <___vfprintf_internal_r+0x270>
   419dc:	b58015c4 	addi	r22,r22,87
   419e0:	a5800005 	stb	r22,0(r20)
   419e4:	a5000044 	addi	r20,r20,1
   419e8:	102d883a 	mov	r22,r2
   419ec:	003feb06 	br	4199c <__alt_data_end+0xfffd999c>
   419f0:	a6c7c83a 	sub	r3,r20,sp
   419f4:	d8c00a15 	stw	r3,40(sp)
   419f8:	90c5c83a 	sub	r2,r18,r3
   419fc:	00800a0e 	bge	zero,r2,41a28 <___vfprintf_internal_r+0x2b8>
   41a00:	a085883a 	add	r2,r20,r2
   41a04:	01400c04 	movi	r5,48
   41a08:	d8c00917 	ldw	r3,36(sp)
   41a0c:	a009883a 	mov	r4,r20
   41a10:	a0c0032e 	bgeu	r20,r3,41a20 <___vfprintf_internal_r+0x2b0>
   41a14:	a5000044 	addi	r20,r20,1
   41a18:	21400005 	stb	r5,0(r4)
   41a1c:	a0bffa1e 	bne	r20,r2,41a08 <__alt_data_end+0xfffd9a08>
   41a20:	a6c7c83a 	sub	r3,r20,sp
   41a24:	d8c00a15 	stw	r3,40(sp)
   41a28:	d8c00a17 	ldw	r3,40(sp)
   41a2c:	50d3883a 	add	r9,r10,r3
   41a30:	d8c00b17 	ldw	r3,44(sp)
   41a34:	8a6dc83a 	sub	r22,r17,r9
   41a38:	18001726 	beq	r3,zero,41a98 <___vfprintf_internal_r+0x328>
   41a3c:	50000a26 	beq	r10,zero,41a68 <___vfprintf_internal_r+0x2f8>
   41a40:	00800b44 	movi	r2,45
   41a44:	d8800805 	stb	r2,32(sp)
   41a48:	e0800117 	ldw	r2,4(fp)
   41a4c:	01c00044 	movi	r7,1
   41a50:	d9800804 	addi	r6,sp,32
   41a54:	e00b883a 	mov	r5,fp
   41a58:	9809883a 	mov	r4,r19
   41a5c:	103ee83a 	callr	r2
   41a60:	10004d1e 	bne	r2,zero,41b98 <___vfprintf_internal_r+0x428>
   41a64:	84000044 	addi	r16,r16,1
   41a68:	0580070e 	bge	zero,r22,41a88 <___vfprintf_internal_r+0x318>
   41a6c:	b00f883a 	mov	r7,r22
   41a70:	01800c04 	movi	r6,48
   41a74:	e00b883a 	mov	r5,fp
   41a78:	9809883a 	mov	r4,r19
   41a7c:	00417040 	call	41704 <print_repeat>
   41a80:	1000451e 	bne	r2,zero,41b98 <___vfprintf_internal_r+0x428>
   41a84:	85a1883a 	add	r16,r16,r22
   41a88:	d8c00a17 	ldw	r3,40(sp)
   41a8c:	a013883a 	mov	r9,r20
   41a90:	1d2dc83a 	sub	r22,r3,r20
   41a94:	00002206 	br	41b20 <___vfprintf_internal_r+0x3b0>
   41a98:	0580090e 	bge	zero,r22,41ac0 <___vfprintf_internal_r+0x350>
   41a9c:	b00f883a 	mov	r7,r22
   41aa0:	01800804 	movi	r6,32
   41aa4:	e00b883a 	mov	r5,fp
   41aa8:	9809883a 	mov	r4,r19
   41aac:	da801015 	stw	r10,64(sp)
   41ab0:	00417040 	call	41704 <print_repeat>
   41ab4:	da801017 	ldw	r10,64(sp)
   41ab8:	1000371e 	bne	r2,zero,41b98 <___vfprintf_internal_r+0x428>
   41abc:	85a1883a 	add	r16,r16,r22
   41ac0:	503ff126 	beq	r10,zero,41a88 <__alt_data_end+0xfffd9a88>
   41ac4:	00800b44 	movi	r2,45
   41ac8:	d8800805 	stb	r2,32(sp)
   41acc:	e0800117 	ldw	r2,4(fp)
   41ad0:	01c00044 	movi	r7,1
   41ad4:	d9800804 	addi	r6,sp,32
   41ad8:	e00b883a 	mov	r5,fp
   41adc:	9809883a 	mov	r4,r19
   41ae0:	103ee83a 	callr	r2
   41ae4:	10002c1e 	bne	r2,zero,41b98 <___vfprintf_internal_r+0x428>
   41ae8:	84000044 	addi	r16,r16,1
   41aec:	003fe606 	br	41a88 <__alt_data_end+0xfffd9a88>
   41af0:	4a7fffc4 	addi	r9,r9,-1
   41af4:	48800003 	ldbu	r2,0(r9)
   41af8:	01c00044 	movi	r7,1
   41afc:	d9800804 	addi	r6,sp,32
   41b00:	d8800805 	stb	r2,32(sp)
   41b04:	e0800117 	ldw	r2,4(fp)
   41b08:	e00b883a 	mov	r5,fp
   41b0c:	da401015 	stw	r9,64(sp)
   41b10:	9809883a 	mov	r4,r19
   41b14:	103ee83a 	callr	r2
   41b18:	da401017 	ldw	r9,64(sp)
   41b1c:	10001e1e 	bne	r2,zero,41b98 <___vfprintf_internal_r+0x428>
   41b20:	8245c83a 	sub	r2,r16,r9
   41b24:	4d89883a 	add	r4,r9,r22
   41b28:	a085883a 	add	r2,r20,r2
   41b2c:	013ff016 	blt	zero,r4,41af0 <__alt_data_end+0xfffd9af0>
   41b30:	1021883a 	mov	r16,r2
   41b34:	dd800d17 	ldw	r22,52(sp)
   41b38:	00004406 	br	41c4c <___vfprintf_internal_r+0x4dc>
   41b3c:	00800044 	movi	r2,1
   41b40:	1440080e 	bge	r2,r17,41b64 <___vfprintf_internal_r+0x3f4>
   41b44:	8d3fffc4 	addi	r20,r17,-1
   41b48:	a00f883a 	mov	r7,r20
   41b4c:	01800804 	movi	r6,32
   41b50:	e00b883a 	mov	r5,fp
   41b54:	9809883a 	mov	r4,r19
   41b58:	00417040 	call	41704 <print_repeat>
   41b5c:	10000e1e 	bne	r2,zero,41b98 <___vfprintf_internal_r+0x428>
   41b60:	8521883a 	add	r16,r16,r20
   41b64:	b0800017 	ldw	r2,0(r22)
   41b68:	01c00044 	movi	r7,1
   41b6c:	d80d883a 	mov	r6,sp
   41b70:	d8800005 	stb	r2,0(sp)
   41b74:	e0800117 	ldw	r2,4(fp)
   41b78:	e00b883a 	mov	r5,fp
   41b7c:	9809883a 	mov	r4,r19
   41b80:	b5000104 	addi	r20,r22,4
   41b84:	103ee83a 	callr	r2
   41b88:	1000031e 	bne	r2,zero,41b98 <___vfprintf_internal_r+0x428>
   41b8c:	84000044 	addi	r16,r16,1
   41b90:	a02d883a 	mov	r22,r20
   41b94:	00002d06 	br	41c4c <___vfprintf_internal_r+0x4dc>
   41b98:	00bfffc4 	movi	r2,-1
   41b9c:	00003106 	br	41c64 <___vfprintf_internal_r+0x4f4>
   41ba0:	b5000017 	ldw	r20,0(r22)
   41ba4:	b0c00104 	addi	r3,r22,4
   41ba8:	d8c00a15 	stw	r3,40(sp)
   41bac:	a009883a 	mov	r4,r20
   41bb0:	00416e80 	call	416e8 <strlen>
   41bb4:	8893c83a 	sub	r9,r17,r2
   41bb8:	102d883a 	mov	r22,r2
   41bbc:	0240090e 	bge	zero,r9,41be4 <___vfprintf_internal_r+0x474>
   41bc0:	480f883a 	mov	r7,r9
   41bc4:	01800804 	movi	r6,32
   41bc8:	e00b883a 	mov	r5,fp
   41bcc:	9809883a 	mov	r4,r19
   41bd0:	da401015 	stw	r9,64(sp)
   41bd4:	00417040 	call	41704 <print_repeat>
   41bd8:	da401017 	ldw	r9,64(sp)
   41bdc:	103fee1e 	bne	r2,zero,41b98 <__alt_data_end+0xfffd9b98>
   41be0:	8261883a 	add	r16,r16,r9
   41be4:	e0800117 	ldw	r2,4(fp)
   41be8:	b00f883a 	mov	r7,r22
   41bec:	a00d883a 	mov	r6,r20
   41bf0:	e00b883a 	mov	r5,fp
   41bf4:	9809883a 	mov	r4,r19
   41bf8:	103ee83a 	callr	r2
   41bfc:	103fe61e 	bne	r2,zero,41b98 <__alt_data_end+0xfffd9b98>
   41c00:	85a1883a 	add	r16,r16,r22
   41c04:	dd800a17 	ldw	r22,40(sp)
   41c08:	00001006 	br	41c4c <___vfprintf_internal_r+0x4dc>
   41c0c:	05c00044 	movi	r23,1
   41c10:	04bfffc4 	movi	r18,-1
   41c14:	d8000e15 	stw	zero,56(sp)
   41c18:	05400284 	movi	r21,10
   41c1c:	9023883a 	mov	r17,r18
   41c20:	d8000c15 	stw	zero,48(sp)
   41c24:	d8000b15 	stw	zero,44(sp)
   41c28:	b829883a 	mov	r20,r23
   41c2c:	00000806 	br	41c50 <___vfprintf_internal_r+0x4e0>
   41c30:	dd000b15 	stw	r20,44(sp)
   41c34:	05000084 	movi	r20,2
   41c38:	00000506 	br	41c50 <___vfprintf_internal_r+0x4e0>
   41c3c:	00c00044 	movi	r3,1
   41c40:	d8c00c15 	stw	r3,48(sp)
   41c44:	050000c4 	movi	r20,3
   41c48:	00000106 	br	41c50 <___vfprintf_internal_r+0x4e0>
   41c4c:	0029883a 	mov	r20,zero
   41c50:	d8c00f17 	ldw	r3,60(sp)
   41c54:	18c00044 	addi	r3,r3,1
   41c58:	d8c00f15 	stw	r3,60(sp)
   41c5c:	003ede06 	br	417d8 <__alt_data_end+0xfffd97d8>
   41c60:	8005883a 	mov	r2,r16
   41c64:	dfc01a17 	ldw	ra,104(sp)
   41c68:	df001917 	ldw	fp,100(sp)
   41c6c:	ddc01817 	ldw	r23,96(sp)
   41c70:	dd801717 	ldw	r22,92(sp)
   41c74:	dd401617 	ldw	r21,88(sp)
   41c78:	dd001517 	ldw	r20,84(sp)
   41c7c:	dcc01417 	ldw	r19,80(sp)
   41c80:	dc801317 	ldw	r18,76(sp)
   41c84:	dc401217 	ldw	r17,72(sp)
   41c88:	dc001117 	ldw	r16,68(sp)
   41c8c:	dec01b04 	addi	sp,sp,108
   41c90:	f800283a 	ret

00041c94 <__vfprintf_internal>:
   41c94:	00800134 	movhi	r2,4
   41c98:	108e6f04 	addi	r2,r2,14780
   41c9c:	300f883a 	mov	r7,r6
   41ca0:	280d883a 	mov	r6,r5
   41ca4:	200b883a 	mov	r5,r4
   41ca8:	11000017 	ldw	r4,0(r2)
   41cac:	00417701 	jmpi	41770 <___vfprintf_internal_r>

00041cb0 <__sfvwrite_small_dev>:
   41cb0:	2880000b 	ldhu	r2,0(r5)
   41cb4:	1080020c 	andi	r2,r2,8
   41cb8:	10002126 	beq	r2,zero,41d40 <__sfvwrite_small_dev+0x90>
   41cbc:	2880008f 	ldh	r2,2(r5)
   41cc0:	defffa04 	addi	sp,sp,-24
   41cc4:	dc000015 	stw	r16,0(sp)
   41cc8:	dfc00515 	stw	ra,20(sp)
   41ccc:	dd000415 	stw	r20,16(sp)
   41cd0:	dcc00315 	stw	r19,12(sp)
   41cd4:	dc800215 	stw	r18,8(sp)
   41cd8:	dc400115 	stw	r17,4(sp)
   41cdc:	2821883a 	mov	r16,r5
   41ce0:	10001216 	blt	r2,zero,41d2c <__sfvwrite_small_dev+0x7c>
   41ce4:	2027883a 	mov	r19,r4
   41ce8:	3025883a 	mov	r18,r6
   41cec:	3823883a 	mov	r17,r7
   41cf0:	05010004 	movi	r20,1024
   41cf4:	04400b0e 	bge	zero,r17,41d24 <__sfvwrite_small_dev+0x74>
   41cf8:	880f883a 	mov	r7,r17
   41cfc:	a440010e 	bge	r20,r17,41d04 <__sfvwrite_small_dev+0x54>
   41d00:	01c10004 	movi	r7,1024
   41d04:	8140008f 	ldh	r5,2(r16)
   41d08:	900d883a 	mov	r6,r18
   41d0c:	9809883a 	mov	r4,r19
   41d10:	0041d680 	call	41d68 <_write_r>
   41d14:	0080050e 	bge	zero,r2,41d2c <__sfvwrite_small_dev+0x7c>
   41d18:	88a3c83a 	sub	r17,r17,r2
   41d1c:	90a5883a 	add	r18,r18,r2
   41d20:	003ff406 	br	41cf4 <__alt_data_end+0xfffd9cf4>
   41d24:	0005883a 	mov	r2,zero
   41d28:	00000706 	br	41d48 <__sfvwrite_small_dev+0x98>
   41d2c:	8080000b 	ldhu	r2,0(r16)
   41d30:	10801014 	ori	r2,r2,64
   41d34:	8080000d 	sth	r2,0(r16)
   41d38:	00bfffc4 	movi	r2,-1
   41d3c:	00000206 	br	41d48 <__sfvwrite_small_dev+0x98>
   41d40:	00bfffc4 	movi	r2,-1
   41d44:	f800283a 	ret
   41d48:	dfc00517 	ldw	ra,20(sp)
   41d4c:	dd000417 	ldw	r20,16(sp)
   41d50:	dcc00317 	ldw	r19,12(sp)
   41d54:	dc800217 	ldw	r18,8(sp)
   41d58:	dc400117 	ldw	r17,4(sp)
   41d5c:	dc000017 	ldw	r16,0(sp)
   41d60:	dec00604 	addi	sp,sp,24
   41d64:	f800283a 	ret

00041d68 <_write_r>:
   41d68:	defffd04 	addi	sp,sp,-12
   41d6c:	dc000015 	stw	r16,0(sp)
   41d70:	04000134 	movhi	r16,4
   41d74:	dc400115 	stw	r17,4(sp)
   41d78:	840f3704 	addi	r16,r16,15580
   41d7c:	2023883a 	mov	r17,r4
   41d80:	2809883a 	mov	r4,r5
   41d84:	300b883a 	mov	r5,r6
   41d88:	380d883a 	mov	r6,r7
   41d8c:	dfc00215 	stw	ra,8(sp)
   41d90:	80000015 	stw	zero,0(r16)
   41d94:	00421f40 	call	421f4 <write>
   41d98:	00ffffc4 	movi	r3,-1
   41d9c:	10c0031e 	bne	r2,r3,41dac <_write_r+0x44>
   41da0:	80c00017 	ldw	r3,0(r16)
   41da4:	18000126 	beq	r3,zero,41dac <_write_r+0x44>
   41da8:	88c00015 	stw	r3,0(r17)
   41dac:	dfc00217 	ldw	ra,8(sp)
   41db0:	dc400117 	ldw	r17,4(sp)
   41db4:	dc000017 	ldw	r16,0(sp)
   41db8:	dec00304 	addi	sp,sp,12
   41dbc:	f800283a 	ret

00041dc0 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
   41dc0:	defff904 	addi	sp,sp,-28
   41dc4:	dfc00615 	stw	ra,24(sp)
   41dc8:	df000515 	stw	fp,20(sp)
   41dcc:	df000504 	addi	fp,sp,20
   41dd0:	e13ffc15 	stw	r4,-16(fp)
   41dd4:	e17ffd15 	stw	r5,-12(fp)
   41dd8:	e1bffe15 	stw	r6,-8(fp)
   41ddc:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
   41de0:	e0800217 	ldw	r2,8(fp)
   41de4:	d8800015 	stw	r2,0(sp)
   41de8:	e1ffff17 	ldw	r7,-4(fp)
   41dec:	e1bffe17 	ldw	r6,-8(fp)
   41df0:	e17ffd17 	ldw	r5,-12(fp)
   41df4:	e13ffc17 	ldw	r4,-16(fp)
   41df8:	0041f700 	call	41f70 <alt_iic_isr_register>
}  
   41dfc:	e037883a 	mov	sp,fp
   41e00:	dfc00117 	ldw	ra,4(sp)
   41e04:	df000017 	ldw	fp,0(sp)
   41e08:	dec00204 	addi	sp,sp,8
   41e0c:	f800283a 	ret

00041e10 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
   41e10:	defff904 	addi	sp,sp,-28
   41e14:	df000615 	stw	fp,24(sp)
   41e18:	df000604 	addi	fp,sp,24
   41e1c:	e13ffe15 	stw	r4,-8(fp)
   41e20:	e17fff15 	stw	r5,-4(fp)
   41e24:	e0bfff17 	ldw	r2,-4(fp)
   41e28:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   41e2c:	0005303a 	rdctl	r2,status
   41e30:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   41e34:	e0fffb17 	ldw	r3,-20(fp)
   41e38:	00bfff84 	movi	r2,-2
   41e3c:	1884703a 	and	r2,r3,r2
   41e40:	1001703a 	wrctl	status,r2
  
  return context;
   41e44:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
   41e48:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
   41e4c:	00c00044 	movi	r3,1
   41e50:	e0bffa17 	ldw	r2,-24(fp)
   41e54:	1884983a 	sll	r2,r3,r2
   41e58:	1007883a 	mov	r3,r2
   41e5c:	d0a0cb17 	ldw	r2,-31956(gp)
   41e60:	1884b03a 	or	r2,r3,r2
   41e64:	d0a0cb15 	stw	r2,-31956(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   41e68:	d0a0cb17 	ldw	r2,-31956(gp)
   41e6c:	100170fa 	wrctl	ienable,r2
   41e70:	e0bffc17 	ldw	r2,-16(fp)
   41e74:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   41e78:	e0bffd17 	ldw	r2,-12(fp)
   41e7c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
   41e80:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
   41e84:	0001883a 	nop
}
   41e88:	e037883a 	mov	sp,fp
   41e8c:	df000017 	ldw	fp,0(sp)
   41e90:	dec00104 	addi	sp,sp,4
   41e94:	f800283a 	ret

00041e98 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
   41e98:	defff904 	addi	sp,sp,-28
   41e9c:	df000615 	stw	fp,24(sp)
   41ea0:	df000604 	addi	fp,sp,24
   41ea4:	e13ffe15 	stw	r4,-8(fp)
   41ea8:	e17fff15 	stw	r5,-4(fp)
   41eac:	e0bfff17 	ldw	r2,-4(fp)
   41eb0:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   41eb4:	0005303a 	rdctl	r2,status
   41eb8:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   41ebc:	e0fffb17 	ldw	r3,-20(fp)
   41ec0:	00bfff84 	movi	r2,-2
   41ec4:	1884703a 	and	r2,r3,r2
   41ec8:	1001703a 	wrctl	status,r2
  
  return context;
   41ecc:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
   41ed0:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
   41ed4:	00c00044 	movi	r3,1
   41ed8:	e0bffa17 	ldw	r2,-24(fp)
   41edc:	1884983a 	sll	r2,r3,r2
   41ee0:	0084303a 	nor	r2,zero,r2
   41ee4:	1007883a 	mov	r3,r2
   41ee8:	d0a0cb17 	ldw	r2,-31956(gp)
   41eec:	1884703a 	and	r2,r3,r2
   41ef0:	d0a0cb15 	stw	r2,-31956(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   41ef4:	d0a0cb17 	ldw	r2,-31956(gp)
   41ef8:	100170fa 	wrctl	ienable,r2
   41efc:	e0bffc17 	ldw	r2,-16(fp)
   41f00:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   41f04:	e0bffd17 	ldw	r2,-12(fp)
   41f08:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
   41f0c:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
   41f10:	0001883a 	nop
}
   41f14:	e037883a 	mov	sp,fp
   41f18:	df000017 	ldw	fp,0(sp)
   41f1c:	dec00104 	addi	sp,sp,4
   41f20:	f800283a 	ret

00041f24 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
   41f24:	defffc04 	addi	sp,sp,-16
   41f28:	df000315 	stw	fp,12(sp)
   41f2c:	df000304 	addi	fp,sp,12
   41f30:	e13ffe15 	stw	r4,-8(fp)
   41f34:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
   41f38:	000530fa 	rdctl	r2,ienable
   41f3c:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
   41f40:	00c00044 	movi	r3,1
   41f44:	e0bfff17 	ldw	r2,-4(fp)
   41f48:	1884983a 	sll	r2,r3,r2
   41f4c:	1007883a 	mov	r3,r2
   41f50:	e0bffd17 	ldw	r2,-12(fp)
   41f54:	1884703a 	and	r2,r3,r2
   41f58:	1004c03a 	cmpne	r2,r2,zero
   41f5c:	10803fcc 	andi	r2,r2,255
}
   41f60:	e037883a 	mov	sp,fp
   41f64:	df000017 	ldw	fp,0(sp)
   41f68:	dec00104 	addi	sp,sp,4
   41f6c:	f800283a 	ret

00041f70 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
   41f70:	defff504 	addi	sp,sp,-44
   41f74:	dfc00a15 	stw	ra,40(sp)
   41f78:	df000915 	stw	fp,36(sp)
   41f7c:	df000904 	addi	fp,sp,36
   41f80:	e13ffc15 	stw	r4,-16(fp)
   41f84:	e17ffd15 	stw	r5,-12(fp)
   41f88:	e1bffe15 	stw	r6,-8(fp)
   41f8c:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
   41f90:	00bffa84 	movi	r2,-22
   41f94:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
   41f98:	e0bffd17 	ldw	r2,-12(fp)
   41f9c:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
   41fa0:	e0bff817 	ldw	r2,-32(fp)
   41fa4:	10800808 	cmpgei	r2,r2,32
   41fa8:	1000271e 	bne	r2,zero,42048 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   41fac:	0005303a 	rdctl	r2,status
   41fb0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   41fb4:	e0fffb17 	ldw	r3,-20(fp)
   41fb8:	00bfff84 	movi	r2,-2
   41fbc:	1884703a 	and	r2,r3,r2
   41fc0:	1001703a 	wrctl	status,r2
  
  return context;
   41fc4:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
   41fc8:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
   41fcc:	00800134 	movhi	r2,4
   41fd0:	108f3f04 	addi	r2,r2,15612
   41fd4:	e0fff817 	ldw	r3,-32(fp)
   41fd8:	180690fa 	slli	r3,r3,3
   41fdc:	10c5883a 	add	r2,r2,r3
   41fe0:	e0fffe17 	ldw	r3,-8(fp)
   41fe4:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
   41fe8:	00800134 	movhi	r2,4
   41fec:	108f3f04 	addi	r2,r2,15612
   41ff0:	e0fff817 	ldw	r3,-32(fp)
   41ff4:	180690fa 	slli	r3,r3,3
   41ff8:	10c5883a 	add	r2,r2,r3
   41ffc:	10800104 	addi	r2,r2,4
   42000:	e0ffff17 	ldw	r3,-4(fp)
   42004:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
   42008:	e0bffe17 	ldw	r2,-8(fp)
   4200c:	10000526 	beq	r2,zero,42024 <alt_iic_isr_register+0xb4>
   42010:	e0bff817 	ldw	r2,-32(fp)
   42014:	100b883a 	mov	r5,r2
   42018:	e13ffc17 	ldw	r4,-16(fp)
   4201c:	0041e100 	call	41e10 <alt_ic_irq_enable>
   42020:	00000406 	br	42034 <alt_iic_isr_register+0xc4>
   42024:	e0bff817 	ldw	r2,-32(fp)
   42028:	100b883a 	mov	r5,r2
   4202c:	e13ffc17 	ldw	r4,-16(fp)
   42030:	0041e980 	call	41e98 <alt_ic_irq_disable>
   42034:	e0bff715 	stw	r2,-36(fp)
   42038:	e0bffa17 	ldw	r2,-24(fp)
   4203c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   42040:	e0bff917 	ldw	r2,-28(fp)
   42044:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
   42048:	e0bff717 	ldw	r2,-36(fp)
}
   4204c:	e037883a 	mov	sp,fp
   42050:	dfc00117 	ldw	ra,4(sp)
   42054:	df000017 	ldw	fp,0(sp)
   42058:	dec00204 	addi	sp,sp,8
   4205c:	f800283a 	ret

00042060 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
   42060:	defffc04 	addi	sp,sp,-16
   42064:	df000315 	stw	fp,12(sp)
   42068:	df000304 	addi	fp,sp,12
   4206c:	e13ffd15 	stw	r4,-12(fp)
   42070:	e17ffe15 	stw	r5,-8(fp)
   42074:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
   42078:	e0fffe17 	ldw	r3,-8(fp)
   4207c:	e0bffd17 	ldw	r2,-12(fp)
   42080:	18800c26 	beq	r3,r2,420b4 <alt_load_section+0x54>
  {
    while( to != end )
   42084:	00000806 	br	420a8 <alt_load_section+0x48>
    {
      *to++ = *from++;
   42088:	e0bffe17 	ldw	r2,-8(fp)
   4208c:	10c00104 	addi	r3,r2,4
   42090:	e0fffe15 	stw	r3,-8(fp)
   42094:	e0fffd17 	ldw	r3,-12(fp)
   42098:	19000104 	addi	r4,r3,4
   4209c:	e13ffd15 	stw	r4,-12(fp)
   420a0:	18c00017 	ldw	r3,0(r3)
   420a4:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
   420a8:	e0fffe17 	ldw	r3,-8(fp)
   420ac:	e0bfff17 	ldw	r2,-4(fp)
   420b0:	18bff51e 	bne	r3,r2,42088 <__alt_data_end+0xfffda088>
    {
      *to++ = *from++;
    }
  }
}
   420b4:	0001883a 	nop
   420b8:	e037883a 	mov	sp,fp
   420bc:	df000017 	ldw	fp,0(sp)
   420c0:	dec00104 	addi	sp,sp,4
   420c4:	f800283a 	ret

000420c8 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
   420c8:	defffe04 	addi	sp,sp,-8
   420cc:	dfc00115 	stw	ra,4(sp)
   420d0:	df000015 	stw	fp,0(sp)
   420d4:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
   420d8:	01800134 	movhi	r6,4
   420dc:	318e7904 	addi	r6,r6,14820
   420e0:	01400134 	movhi	r5,4
   420e4:	294dc004 	addi	r5,r5,14080
   420e8:	01000134 	movhi	r4,4
   420ec:	210e7904 	addi	r4,r4,14820
   420f0:	00420600 	call	42060 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
   420f4:	01800134 	movhi	r6,4
   420f8:	31809104 	addi	r6,r6,580
   420fc:	01400134 	movhi	r5,4
   42100:	29400804 	addi	r5,r5,32
   42104:	01000134 	movhi	r4,4
   42108:	21000804 	addi	r4,r4,32
   4210c:	00420600 	call	42060 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
   42110:	01800134 	movhi	r6,4
   42114:	318dc004 	addi	r6,r6,14080
   42118:	01400134 	movhi	r5,4
   4211c:	294d2104 	addi	r5,r5,13444
   42120:	01000134 	movhi	r4,4
   42124:	210d2104 	addi	r4,r4,13444
   42128:	00420600 	call	42060 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
   4212c:	00427e80 	call	427e8 <alt_dcache_flush_all>
  alt_icache_flush_all();
   42130:	00429140 	call	42914 <alt_icache_flush_all>
}
   42134:	0001883a 	nop
   42138:	e037883a 	mov	sp,fp
   4213c:	dfc00117 	ldw	ra,4(sp)
   42140:	df000017 	ldw	fp,0(sp)
   42144:	dec00204 	addi	sp,sp,8
   42148:	f800283a 	ret

0004214c <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   4214c:	defffd04 	addi	sp,sp,-12
   42150:	dfc00215 	stw	ra,8(sp)
   42154:	df000115 	stw	fp,4(sp)
   42158:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   4215c:	0009883a 	mov	r4,zero
   42160:	00423200 	call	42320 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   42164:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   42168:	00423580 	call	42358 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   4216c:	01800134 	movhi	r6,4
   42170:	318db304 	addi	r6,r6,14028
   42174:	01400134 	movhi	r5,4
   42178:	294db304 	addi	r5,r5,14028
   4217c:	01000134 	movhi	r4,4
   42180:	210db304 	addi	r4,r4,14028
   42184:	0042aa80 	call	42aa8 <alt_io_redirect>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   42188:	d0a0cc17 	ldw	r2,-31952(gp)
   4218c:	d0e0cd17 	ldw	r3,-31948(gp)
   42190:	d120ce17 	ldw	r4,-31944(gp)
   42194:	200d883a 	mov	r6,r4
   42198:	180b883a 	mov	r5,r3
   4219c:	1009883a 	mov	r4,r2
   421a0:	004067c0 	call	4067c <main>
   421a4:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   421a8:	01000044 	movi	r4,1
   421ac:	00427180 	call	42718 <close>
  exit (result);
   421b0:	e13fff17 	ldw	r4,-4(fp)
   421b4:	00432700 	call	43270 <exit>

000421b8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   421b8:	defffe04 	addi	sp,sp,-8
   421bc:	dfc00115 	stw	ra,4(sp)
   421c0:	df000015 	stw	fp,0(sp)
   421c4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   421c8:	d0a00917 	ldw	r2,-32732(gp)
   421cc:	10000326 	beq	r2,zero,421dc <alt_get_errno+0x24>
   421d0:	d0a00917 	ldw	r2,-32732(gp)
   421d4:	103ee83a 	callr	r2
   421d8:	00000106 	br	421e0 <alt_get_errno+0x28>
   421dc:	d0a0ca04 	addi	r2,gp,-31960
}
   421e0:	e037883a 	mov	sp,fp
   421e4:	dfc00117 	ldw	ra,4(sp)
   421e8:	df000017 	ldw	fp,0(sp)
   421ec:	dec00204 	addi	sp,sp,8
   421f0:	f800283a 	ret

000421f4 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   421f4:	defff904 	addi	sp,sp,-28
   421f8:	dfc00615 	stw	ra,24(sp)
   421fc:	df000515 	stw	fp,20(sp)
   42200:	df000504 	addi	fp,sp,20
   42204:	e13ffd15 	stw	r4,-12(fp)
   42208:	e17ffe15 	stw	r5,-8(fp)
   4220c:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   42210:	e0bffd17 	ldw	r2,-12(fp)
   42214:	10000616 	blt	r2,zero,42230 <write+0x3c>
   42218:	e0bffd17 	ldw	r2,-12(fp)
   4221c:	10c00324 	muli	r3,r2,12
   42220:	00800134 	movhi	r2,4
   42224:	108e0d04 	addi	r2,r2,14388
   42228:	1885883a 	add	r2,r3,r2
   4222c:	00000106 	br	42234 <write+0x40>
   42230:	0005883a 	mov	r2,zero
   42234:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   42238:	e0bffb17 	ldw	r2,-20(fp)
   4223c:	10002126 	beq	r2,zero,422c4 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
   42240:	e0bffb17 	ldw	r2,-20(fp)
   42244:	10800217 	ldw	r2,8(r2)
   42248:	108000cc 	andi	r2,r2,3
   4224c:	10001826 	beq	r2,zero,422b0 <write+0xbc>
   42250:	e0bffb17 	ldw	r2,-20(fp)
   42254:	10800017 	ldw	r2,0(r2)
   42258:	10800617 	ldw	r2,24(r2)
   4225c:	10001426 	beq	r2,zero,422b0 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
   42260:	e0bffb17 	ldw	r2,-20(fp)
   42264:	10800017 	ldw	r2,0(r2)
   42268:	10800617 	ldw	r2,24(r2)
   4226c:	e0ffff17 	ldw	r3,-4(fp)
   42270:	180d883a 	mov	r6,r3
   42274:	e17ffe17 	ldw	r5,-8(fp)
   42278:	e13ffb17 	ldw	r4,-20(fp)
   4227c:	103ee83a 	callr	r2
   42280:	e0bffc15 	stw	r2,-16(fp)
   42284:	e0bffc17 	ldw	r2,-16(fp)
   42288:	1000070e 	bge	r2,zero,422a8 <write+0xb4>
      {
        ALT_ERRNO = -rval;
   4228c:	00421b80 	call	421b8 <alt_get_errno>
   42290:	1007883a 	mov	r3,r2
   42294:	e0bffc17 	ldw	r2,-16(fp)
   42298:	0085c83a 	sub	r2,zero,r2
   4229c:	18800015 	stw	r2,0(r3)
        return -1;
   422a0:	00bfffc4 	movi	r2,-1
   422a4:	00000c06 	br	422d8 <write+0xe4>
      }
      return rval;
   422a8:	e0bffc17 	ldw	r2,-16(fp)
   422ac:	00000a06 	br	422d8 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
   422b0:	00421b80 	call	421b8 <alt_get_errno>
   422b4:	1007883a 	mov	r3,r2
   422b8:	00800344 	movi	r2,13
   422bc:	18800015 	stw	r2,0(r3)
   422c0:	00000406 	br	422d4 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
   422c4:	00421b80 	call	421b8 <alt_get_errno>
   422c8:	1007883a 	mov	r3,r2
   422cc:	00801444 	movi	r2,81
   422d0:	18800015 	stw	r2,0(r3)
  }
  return -1;
   422d4:	00bfffc4 	movi	r2,-1
}
   422d8:	e037883a 	mov	sp,fp
   422dc:	dfc00117 	ldw	ra,4(sp)
   422e0:	df000017 	ldw	fp,0(sp)
   422e4:	dec00204 	addi	sp,sp,8
   422e8:	f800283a 	ret

000422ec <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   422ec:	defffd04 	addi	sp,sp,-12
   422f0:	dfc00215 	stw	ra,8(sp)
   422f4:	df000115 	stw	fp,4(sp)
   422f8:	df000104 	addi	fp,sp,4
   422fc:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   42300:	d1600604 	addi	r5,gp,-32744
   42304:	e13fff17 	ldw	r4,-4(fp)
   42308:	00428700 	call	42870 <alt_dev_llist_insert>
}
   4230c:	e037883a 	mov	sp,fp
   42310:	dfc00117 	ldw	ra,4(sp)
   42314:	df000017 	ldw	fp,0(sp)
   42318:	dec00204 	addi	sp,sp,8
   4231c:	f800283a 	ret

00042320 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   42320:	defffd04 	addi	sp,sp,-12
   42324:	dfc00215 	stw	ra,8(sp)
   42328:	df000115 	stw	fp,4(sp)
   4232c:	df000104 	addi	fp,sp,4
   42330:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOSII_CPU, NiosII_CPU);
   42334:	0042f800 	call	42f80 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   42338:	00800044 	movi	r2,1
   4233c:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   42340:	0001883a 	nop
   42344:	e037883a 	mov	sp,fp
   42348:	dfc00117 	ldw	ra,4(sp)
   4234c:	df000017 	ldw	fp,0(sp)
   42350:	dec00204 	addi	sp,sp,8
   42354:	f800283a 	ret

00042358 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   42358:	defffe04 	addi	sp,sp,-8
   4235c:	dfc00115 	stw	ra,4(sp)
   42360:	df000015 	stw	fp,0(sp)
   42364:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( SYS_CLK_TIMER, SYS_CLK_timer);
   42368:	01c0fa04 	movi	r7,1000
   4236c:	000d883a 	mov	r6,zero
   42370:	000b883a 	mov	r5,zero
   42374:	01000234 	movhi	r4,8
   42378:	21040804 	addi	r4,r4,4128
   4237c:	00426600 	call	42660 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_SECOND, timer_second);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
   42380:	01000134 	movhi	r4,4
   42384:	210df804 	addi	r4,r4,14304
   42388:	00422ec0 	call	422ec <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS_0, sysid_qsys_0);
   4238c:	0001883a 	nop
}
   42390:	0001883a 	nop
   42394:	e037883a 	mov	sp,fp
   42398:	dfc00117 	ldw	ra,4(sp)
   4239c:	df000017 	ldw	fp,0(sp)
   423a0:	dec00204 	addi	sp,sp,8
   423a4:	f800283a 	ret

000423a8 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   423a8:	defffa04 	addi	sp,sp,-24
   423ac:	dfc00515 	stw	ra,20(sp)
   423b0:	df000415 	stw	fp,16(sp)
   423b4:	df000404 	addi	fp,sp,16
   423b8:	e13ffd15 	stw	r4,-12(fp)
   423bc:	e17ffe15 	stw	r5,-8(fp)
   423c0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   423c4:	e0bffd17 	ldw	r2,-12(fp)
   423c8:	10800017 	ldw	r2,0(r2)
   423cc:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   423d0:	e0bffc17 	ldw	r2,-16(fp)
   423d4:	10c00a04 	addi	r3,r2,40
   423d8:	e0bffd17 	ldw	r2,-12(fp)
   423dc:	10800217 	ldw	r2,8(r2)
   423e0:	100f883a 	mov	r7,r2
   423e4:	e1bfff17 	ldw	r6,-4(fp)
   423e8:	e17ffe17 	ldw	r5,-8(fp)
   423ec:	1809883a 	mov	r4,r3
   423f0:	00424680 	call	42468 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   423f4:	e037883a 	mov	sp,fp
   423f8:	dfc00117 	ldw	ra,4(sp)
   423fc:	df000017 	ldw	fp,0(sp)
   42400:	dec00204 	addi	sp,sp,8
   42404:	f800283a 	ret

00042408 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   42408:	defffa04 	addi	sp,sp,-24
   4240c:	dfc00515 	stw	ra,20(sp)
   42410:	df000415 	stw	fp,16(sp)
   42414:	df000404 	addi	fp,sp,16
   42418:	e13ffd15 	stw	r4,-12(fp)
   4241c:	e17ffe15 	stw	r5,-8(fp)
   42420:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   42424:	e0bffd17 	ldw	r2,-12(fp)
   42428:	10800017 	ldw	r2,0(r2)
   4242c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   42430:	e0bffc17 	ldw	r2,-16(fp)
   42434:	10c00a04 	addi	r3,r2,40
   42438:	e0bffd17 	ldw	r2,-12(fp)
   4243c:	10800217 	ldw	r2,8(r2)
   42440:	100f883a 	mov	r7,r2
   42444:	e1bfff17 	ldw	r6,-4(fp)
   42448:	e17ffe17 	ldw	r5,-8(fp)
   4244c:	1809883a 	mov	r4,r3
   42450:	00425540 	call	42554 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   42454:	e037883a 	mov	sp,fp
   42458:	dfc00117 	ldw	ra,4(sp)
   4245c:	df000017 	ldw	fp,0(sp)
   42460:	dec00204 	addi	sp,sp,8
   42464:	f800283a 	ret

00042468 <altera_avalon_jtag_uart_read>:
 */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char* buffer, int space, int flags)
{
   42468:	defff704 	addi	sp,sp,-36
   4246c:	df000815 	stw	fp,32(sp)
   42470:	df000804 	addi	fp,sp,32
   42474:	e13ffc15 	stw	r4,-16(fp)
   42478:	e17ffd15 	stw	r5,-12(fp)
   4247c:	e1bffe15 	stw	r6,-8(fp)
   42480:	e1ffff15 	stw	r7,-4(fp)
  unsigned int base = sp->base;
   42484:	e0bffc17 	ldw	r2,-16(fp)
   42488:	10800017 	ldw	r2,0(r2)
   4248c:	e0bff915 	stw	r2,-28(fp)

  char * ptr = buffer;
   42490:	e0bffd17 	ldw	r2,-12(fp)
   42494:	e0bff815 	stw	r2,-32(fp)
  char * end = buffer + space;
   42498:	e0bffe17 	ldw	r2,-8(fp)
   4249c:	e0fffd17 	ldw	r3,-12(fp)
   424a0:	1885883a 	add	r2,r3,r2
   424a4:	e0bffa15 	stw	r2,-24(fp)

  while (ptr < end)
   424a8:	00001206 	br	424f4 <altera_avalon_jtag_uart_read+0x8c>
  {
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   424ac:	e0bff917 	ldw	r2,-28(fp)
   424b0:	10800037 	ldwio	r2,0(r2)
   424b4:	e0bffb15 	stw	r2,-20(fp)

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
   424b8:	e0bffb17 	ldw	r2,-20(fp)
   424bc:	10a0000c 	andi	r2,r2,32768
   424c0:	10000626 	beq	r2,zero,424dc <altera_avalon_jtag_uart_read+0x74>
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   424c4:	e0bff817 	ldw	r2,-32(fp)
   424c8:	10c00044 	addi	r3,r2,1
   424cc:	e0fff815 	stw	r3,-32(fp)
   424d0:	e0fffb17 	ldw	r3,-20(fp)
   424d4:	10c00005 	stb	r3,0(r2)
   424d8:	00000606 	br	424f4 <altera_avalon_jtag_uart_read+0x8c>
    else if (ptr != buffer)
   424dc:	e0fff817 	ldw	r3,-32(fp)
   424e0:	e0bffd17 	ldw	r2,-12(fp)
   424e4:	1880071e 	bne	r3,r2,42504 <altera_avalon_jtag_uart_read+0x9c>
      break;
    else if(flags & O_NONBLOCK)
   424e8:	e0bfff17 	ldw	r2,-4(fp)
   424ec:	1090000c 	andi	r2,r2,16384
   424f0:	1000061e 	bne	r2,zero,4250c <altera_avalon_jtag_uart_read+0xa4>
  unsigned int base = sp->base;

  char * ptr = buffer;
  char * end = buffer + space;

  while (ptr < end)
   424f4:	e0fff817 	ldw	r3,-32(fp)
   424f8:	e0bffa17 	ldw	r2,-24(fp)
   424fc:	18bfeb36 	bltu	r3,r2,424ac <__alt_data_end+0xfffda4ac>
   42500:	00000306 	br	42510 <altera_avalon_jtag_uart_read+0xa8>
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    else if (ptr != buffer)
      break;
   42504:	0001883a 	nop
   42508:	00000106 	br	42510 <altera_avalon_jtag_uart_read+0xa8>
    else if(flags & O_NONBLOCK)
      break;   
   4250c:	0001883a 	nop
    
  }

  if (ptr != buffer)
   42510:	e0fff817 	ldw	r3,-32(fp)
   42514:	e0bffd17 	ldw	r2,-12(fp)
   42518:	18800426 	beq	r3,r2,4252c <altera_avalon_jtag_uart_read+0xc4>
    return ptr - buffer;
   4251c:	e0fff817 	ldw	r3,-32(fp)
   42520:	e0bffd17 	ldw	r2,-12(fp)
   42524:	1885c83a 	sub	r2,r3,r2
   42528:	00000606 	br	42544 <altera_avalon_jtag_uart_read+0xdc>
  else if (flags & O_NONBLOCK)
   4252c:	e0bfff17 	ldw	r2,-4(fp)
   42530:	1090000c 	andi	r2,r2,16384
   42534:	10000226 	beq	r2,zero,42540 <altera_avalon_jtag_uart_read+0xd8>
    return -EWOULDBLOCK;
   42538:	00bffd44 	movi	r2,-11
   4253c:	00000106 	br	42544 <altera_avalon_jtag_uart_read+0xdc>
  else
    return -EIO;
   42540:	00bffec4 	movi	r2,-5
}
   42544:	e037883a 	mov	sp,fp
   42548:	df000017 	ldw	fp,0(sp)
   4254c:	dec00104 	addi	sp,sp,4
   42550:	f800283a 	ret

00042554 <altera_avalon_jtag_uart_write>:
 * one FIFOs worth of data.  But you said you didn't want to use interrupts :-)
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   42554:	defff904 	addi	sp,sp,-28
   42558:	df000615 	stw	fp,24(sp)
   4255c:	df000604 	addi	fp,sp,24
   42560:	e13ffc15 	stw	r4,-16(fp)
   42564:	e17ffd15 	stw	r5,-12(fp)
   42568:	e1bffe15 	stw	r6,-8(fp)
   4256c:	e1ffff15 	stw	r7,-4(fp)
  unsigned int base = sp->base;
   42570:	e0bffc17 	ldw	r2,-16(fp)
   42574:	10800017 	ldw	r2,0(r2)
   42578:	e0bffa15 	stw	r2,-24(fp)

  const char * end = ptr + count;
   4257c:	e0bffe17 	ldw	r2,-8(fp)
   42580:	e0fffd17 	ldw	r3,-12(fp)
   42584:	1885883a 	add	r2,r3,r2
   42588:	e0bffb15 	stw	r2,-20(fp)

  while (ptr < end)
   4258c:	00000e06 	br	425c8 <altera_avalon_jtag_uart_write+0x74>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
   42590:	e0bffa17 	ldw	r2,-24(fp)
   42594:	10800104 	addi	r2,r2,4
   42598:	10800037 	ldwio	r2,0(r2)
   4259c:	10bfffec 	andhi	r2,r2,65535
   425a0:	10000926 	beq	r2,zero,425c8 <altera_avalon_jtag_uart_write+0x74>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
   425a4:	e0fffa17 	ldw	r3,-24(fp)
   425a8:	e0bffd17 	ldw	r2,-12(fp)
   425ac:	11000044 	addi	r4,r2,1
   425b0:	e13ffd15 	stw	r4,-12(fp)
   425b4:	10800003 	ldbu	r2,0(r2)
   425b8:	10803fcc 	andi	r2,r2,255
   425bc:	1080201c 	xori	r2,r2,128
   425c0:	10bfe004 	addi	r2,r2,-128
   425c4:	18800035 	stwio	r2,0(r3)
{
  unsigned int base = sp->base;

  const char * end = ptr + count;

  while (ptr < end)
   425c8:	e0fffd17 	ldw	r3,-12(fp)
   425cc:	e0bffb17 	ldw	r2,-20(fp)
   425d0:	18bfef36 	bltu	r3,r2,42590 <__alt_data_end+0xfffda590>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);

  return count;
   425d4:	e0bffe17 	ldw	r2,-8(fp)
}
   425d8:	e037883a 	mov	sp,fp
   425dc:	df000017 	ldw	fp,0(sp)
   425e0:	dec00104 	addi	sp,sp,4
   425e4:	f800283a 	ret

000425e8 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   425e8:	defffa04 	addi	sp,sp,-24
   425ec:	dfc00515 	stw	ra,20(sp)
   425f0:	df000415 	stw	fp,16(sp)
   425f4:	df000404 	addi	fp,sp,16
   425f8:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   425fc:	0007883a 	mov	r3,zero
   42600:	e0bfff17 	ldw	r2,-4(fp)
   42604:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   42608:	e0bfff17 	ldw	r2,-4(fp)
   4260c:	10800104 	addi	r2,r2,4
   42610:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   42614:	0005303a 	rdctl	r2,status
   42618:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   4261c:	e0fffd17 	ldw	r3,-12(fp)
   42620:	00bfff84 	movi	r2,-2
   42624:	1884703a 	and	r2,r3,r2
   42628:	1001703a 	wrctl	status,r2
  
  return context;
   4262c:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   42630:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
   42634:	0042e780 	call	42e78 <alt_tick>
   42638:	e0bffc17 	ldw	r2,-16(fp)
   4263c:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   42640:	e0bffe17 	ldw	r2,-8(fp)
   42644:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   42648:	0001883a 	nop
   4264c:	e037883a 	mov	sp,fp
   42650:	dfc00117 	ldw	ra,4(sp)
   42654:	df000017 	ldw	fp,0(sp)
   42658:	dec00204 	addi	sp,sp,8
   4265c:	f800283a 	ret

00042660 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   42660:	defff804 	addi	sp,sp,-32
   42664:	dfc00715 	stw	ra,28(sp)
   42668:	df000615 	stw	fp,24(sp)
   4266c:	df000604 	addi	fp,sp,24
   42670:	e13ffc15 	stw	r4,-16(fp)
   42674:	e17ffd15 	stw	r5,-12(fp)
   42678:	e1bffe15 	stw	r6,-8(fp)
   4267c:	e1ffff15 	stw	r7,-4(fp)
   42680:	e0bfff17 	ldw	r2,-4(fp)
   42684:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   42688:	d0a0d017 	ldw	r2,-31936(gp)
   4268c:	1000021e 	bne	r2,zero,42698 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
   42690:	e0bffb17 	ldw	r2,-20(fp)
   42694:	d0a0d015 	stw	r2,-31936(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   42698:	e0bffc17 	ldw	r2,-16(fp)
   4269c:	10800104 	addi	r2,r2,4
   426a0:	00c001c4 	movi	r3,7
   426a4:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
   426a8:	d8000015 	stw	zero,0(sp)
   426ac:	e1fffc17 	ldw	r7,-16(fp)
   426b0:	01800134 	movhi	r6,4
   426b4:	31897a04 	addi	r6,r6,9704
   426b8:	e17ffe17 	ldw	r5,-8(fp)
   426bc:	e13ffd17 	ldw	r4,-12(fp)
   426c0:	0041dc00 	call	41dc0 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
   426c4:	0001883a 	nop
   426c8:	e037883a 	mov	sp,fp
   426cc:	dfc00117 	ldw	ra,4(sp)
   426d0:	df000017 	ldw	fp,0(sp)
   426d4:	dec00204 	addi	sp,sp,8
   426d8:	f800283a 	ret

000426dc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   426dc:	defffe04 	addi	sp,sp,-8
   426e0:	dfc00115 	stw	ra,4(sp)
   426e4:	df000015 	stw	fp,0(sp)
   426e8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   426ec:	d0a00917 	ldw	r2,-32732(gp)
   426f0:	10000326 	beq	r2,zero,42700 <alt_get_errno+0x24>
   426f4:	d0a00917 	ldw	r2,-32732(gp)
   426f8:	103ee83a 	callr	r2
   426fc:	00000106 	br	42704 <alt_get_errno+0x28>
   42700:	d0a0ca04 	addi	r2,gp,-31960
}
   42704:	e037883a 	mov	sp,fp
   42708:	dfc00117 	ldw	ra,4(sp)
   4270c:	df000017 	ldw	fp,0(sp)
   42710:	dec00204 	addi	sp,sp,8
   42714:	f800283a 	ret

00042718 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   42718:	defffb04 	addi	sp,sp,-20
   4271c:	dfc00415 	stw	ra,16(sp)
   42720:	df000315 	stw	fp,12(sp)
   42724:	df000304 	addi	fp,sp,12
   42728:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   4272c:	e0bfff17 	ldw	r2,-4(fp)
   42730:	10000616 	blt	r2,zero,4274c <close+0x34>
   42734:	e0bfff17 	ldw	r2,-4(fp)
   42738:	10c00324 	muli	r3,r2,12
   4273c:	00800134 	movhi	r2,4
   42740:	108e0d04 	addi	r2,r2,14388
   42744:	1885883a 	add	r2,r3,r2
   42748:	00000106 	br	42750 <close+0x38>
   4274c:	0005883a 	mov	r2,zero
   42750:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
   42754:	e0bffd17 	ldw	r2,-12(fp)
   42758:	10001926 	beq	r2,zero,427c0 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   4275c:	e0bffd17 	ldw	r2,-12(fp)
   42760:	10800017 	ldw	r2,0(r2)
   42764:	10800417 	ldw	r2,16(r2)
   42768:	10000626 	beq	r2,zero,42784 <close+0x6c>
   4276c:	e0bffd17 	ldw	r2,-12(fp)
   42770:	10800017 	ldw	r2,0(r2)
   42774:	10800417 	ldw	r2,16(r2)
   42778:	e13ffd17 	ldw	r4,-12(fp)
   4277c:	103ee83a 	callr	r2
   42780:	00000106 	br	42788 <close+0x70>
   42784:	0005883a 	mov	r2,zero
   42788:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   4278c:	e13fff17 	ldw	r4,-4(fp)
   42790:	0042d780 	call	42d78 <alt_release_fd>
    if (rval < 0)
   42794:	e0bffe17 	ldw	r2,-8(fp)
   42798:	1000070e 	bge	r2,zero,427b8 <close+0xa0>
    {
      ALT_ERRNO = -rval;
   4279c:	00426dc0 	call	426dc <alt_get_errno>
   427a0:	1007883a 	mov	r3,r2
   427a4:	e0bffe17 	ldw	r2,-8(fp)
   427a8:	0085c83a 	sub	r2,zero,r2
   427ac:	18800015 	stw	r2,0(r3)
      return -1;
   427b0:	00bfffc4 	movi	r2,-1
   427b4:	00000706 	br	427d4 <close+0xbc>
    }
    return 0;
   427b8:	0005883a 	mov	r2,zero
   427bc:	00000506 	br	427d4 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   427c0:	00426dc0 	call	426dc <alt_get_errno>
   427c4:	1007883a 	mov	r3,r2
   427c8:	00801444 	movi	r2,81
   427cc:	18800015 	stw	r2,0(r3)
    return -1;
   427d0:	00bfffc4 	movi	r2,-1
  }
}
   427d4:	e037883a 	mov	sp,fp
   427d8:	dfc00117 	ldw	ra,4(sp)
   427dc:	df000017 	ldw	fp,0(sp)
   427e0:	dec00204 	addi	sp,sp,8
   427e4:	f800283a 	ret

000427e8 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
   427e8:	deffff04 	addi	sp,sp,-4
   427ec:	df000015 	stw	fp,0(sp)
   427f0:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   427f4:	0001883a 	nop
   427f8:	e037883a 	mov	sp,fp
   427fc:	df000017 	ldw	fp,0(sp)
   42800:	dec00104 	addi	sp,sp,4
   42804:	f800283a 	ret

00042808 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   42808:	defffc04 	addi	sp,sp,-16
   4280c:	df000315 	stw	fp,12(sp)
   42810:	df000304 	addi	fp,sp,12
   42814:	e13ffd15 	stw	r4,-12(fp)
   42818:	e17ffe15 	stw	r5,-8(fp)
   4281c:	e1bfff15 	stw	r6,-4(fp)
  return len;
   42820:	e0bfff17 	ldw	r2,-4(fp)
}
   42824:	e037883a 	mov	sp,fp
   42828:	df000017 	ldw	fp,0(sp)
   4282c:	dec00104 	addi	sp,sp,4
   42830:	f800283a 	ret

00042834 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   42834:	defffe04 	addi	sp,sp,-8
   42838:	dfc00115 	stw	ra,4(sp)
   4283c:	df000015 	stw	fp,0(sp)
   42840:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   42844:	d0a00917 	ldw	r2,-32732(gp)
   42848:	10000326 	beq	r2,zero,42858 <alt_get_errno+0x24>
   4284c:	d0a00917 	ldw	r2,-32732(gp)
   42850:	103ee83a 	callr	r2
   42854:	00000106 	br	4285c <alt_get_errno+0x28>
   42858:	d0a0ca04 	addi	r2,gp,-31960
}
   4285c:	e037883a 	mov	sp,fp
   42860:	dfc00117 	ldw	ra,4(sp)
   42864:	df000017 	ldw	fp,0(sp)
   42868:	dec00204 	addi	sp,sp,8
   4286c:	f800283a 	ret

00042870 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   42870:	defffa04 	addi	sp,sp,-24
   42874:	dfc00515 	stw	ra,20(sp)
   42878:	df000415 	stw	fp,16(sp)
   4287c:	df000404 	addi	fp,sp,16
   42880:	e13ffe15 	stw	r4,-8(fp)
   42884:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   42888:	e0bffe17 	ldw	r2,-8(fp)
   4288c:	10000326 	beq	r2,zero,4289c <alt_dev_llist_insert+0x2c>
   42890:	e0bffe17 	ldw	r2,-8(fp)
   42894:	10800217 	ldw	r2,8(r2)
   42898:	1000061e 	bne	r2,zero,428b4 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
   4289c:	00428340 	call	42834 <alt_get_errno>
   428a0:	1007883a 	mov	r3,r2
   428a4:	00800584 	movi	r2,22
   428a8:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   428ac:	00bffa84 	movi	r2,-22
   428b0:	00001306 	br	42900 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   428b4:	e0bffe17 	ldw	r2,-8(fp)
   428b8:	e0ffff17 	ldw	r3,-4(fp)
   428bc:	e0fffc15 	stw	r3,-16(fp)
   428c0:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   428c4:	e0bffd17 	ldw	r2,-12(fp)
   428c8:	e0fffc17 	ldw	r3,-16(fp)
   428cc:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   428d0:	e0bffc17 	ldw	r2,-16(fp)
   428d4:	10c00017 	ldw	r3,0(r2)
   428d8:	e0bffd17 	ldw	r2,-12(fp)
   428dc:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   428e0:	e0bffc17 	ldw	r2,-16(fp)
   428e4:	10800017 	ldw	r2,0(r2)
   428e8:	e0fffd17 	ldw	r3,-12(fp)
   428ec:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   428f0:	e0bffc17 	ldw	r2,-16(fp)
   428f4:	e0fffd17 	ldw	r3,-12(fp)
   428f8:	10c00015 	stw	r3,0(r2)

  return 0;  
   428fc:	0005883a 	mov	r2,zero
}
   42900:	e037883a 	mov	sp,fp
   42904:	dfc00117 	ldw	ra,4(sp)
   42908:	df000017 	ldw	fp,0(sp)
   4290c:	dec00204 	addi	sp,sp,8
   42910:	f800283a 	ret

00042914 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
   42914:	defffe04 	addi	sp,sp,-8
   42918:	dfc00115 	stw	ra,4(sp)
   4291c:	df000015 	stw	fp,0(sp)
   42920:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
   42924:	01420004 	movi	r5,2048
   42928:	0009883a 	mov	r4,zero
   4292c:	00431e00 	call	431e0 <alt_icache_flush>
#endif
}
   42930:	0001883a 	nop
   42934:	e037883a 	mov	sp,fp
   42938:	dfc00117 	ldw	ra,4(sp)
   4293c:	df000017 	ldw	fp,0(sp)
   42940:	dec00204 	addi	sp,sp,8
   42944:	f800283a 	ret

00042948 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
   42948:	defffe04 	addi	sp,sp,-8
   4294c:	df000115 	stw	fp,4(sp)
   42950:	df000104 	addi	fp,sp,4
   42954:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
   42958:	e0bfff17 	ldw	r2,-4(fp)
   4295c:	10bffe84 	addi	r2,r2,-6
   42960:	10c00428 	cmpgeui	r3,r2,16
   42964:	18001a1e 	bne	r3,zero,429d0 <alt_exception_cause_generated_bad_addr+0x88>
   42968:	100690ba 	slli	r3,r2,2
   4296c:	00800134 	movhi	r2,4
   42970:	108a6004 	addi	r2,r2,10624
   42974:	1885883a 	add	r2,r3,r2
   42978:	10800017 	ldw	r2,0(r2)
   4297c:	1000683a 	jmp	r2
   42980:	000429c0 	call	429c <__reset-0x3bd64>
   42984:	000429c0 	call	429c <__reset-0x3bd64>
   42988:	000429d0 	cmplti	zero,zero,4263
   4298c:	000429d0 	cmplti	zero,zero,4263
   42990:	000429d0 	cmplti	zero,zero,4263
   42994:	000429c0 	call	429c <__reset-0x3bd64>
   42998:	000429c8 	cmpgei	zero,zero,4263
   4299c:	000429d0 	cmplti	zero,zero,4263
   429a0:	000429c0 	call	429c <__reset-0x3bd64>
   429a4:	000429c0 	call	429c <__reset-0x3bd64>
   429a8:	000429d0 	cmplti	zero,zero,4263
   429ac:	000429c0 	call	429c <__reset-0x3bd64>
   429b0:	000429c8 	cmpgei	zero,zero,4263
   429b4:	000429d0 	cmplti	zero,zero,4263
   429b8:	000429d0 	cmplti	zero,zero,4263
   429bc:	000429c0 	call	429c <__reset-0x3bd64>
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
   429c0:	00800044 	movi	r2,1
   429c4:	00000306 	br	429d4 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
   429c8:	0005883a 	mov	r2,zero
   429cc:	00000106 	br	429d4 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
   429d0:	0005883a 	mov	r2,zero
  }
}
   429d4:	e037883a 	mov	sp,fp
   429d8:	df000017 	ldw	fp,0(sp)
   429dc:	dec00104 	addi	sp,sp,4
   429e0:	f800283a 	ret

000429e4 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   429e4:	defff904 	addi	sp,sp,-28
   429e8:	dfc00615 	stw	ra,24(sp)
   429ec:	df000515 	stw	fp,20(sp)
   429f0:	df000504 	addi	fp,sp,20
   429f4:	e13ffc15 	stw	r4,-16(fp)
   429f8:	e17ffd15 	stw	r5,-12(fp)
   429fc:	e1bffe15 	stw	r6,-8(fp)
   42a00:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   42a04:	e1bfff17 	ldw	r6,-4(fp)
   42a08:	e17ffe17 	ldw	r5,-8(fp)
   42a0c:	e13ffd17 	ldw	r4,-12(fp)
   42a10:	0042c240 	call	42c24 <open>
   42a14:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   42a18:	e0bffb17 	ldw	r2,-20(fp)
   42a1c:	10001c16 	blt	r2,zero,42a90 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
   42a20:	00800134 	movhi	r2,4
   42a24:	108e0d04 	addi	r2,r2,14388
   42a28:	e0fffb17 	ldw	r3,-20(fp)
   42a2c:	18c00324 	muli	r3,r3,12
   42a30:	10c5883a 	add	r2,r2,r3
   42a34:	10c00017 	ldw	r3,0(r2)
   42a38:	e0bffc17 	ldw	r2,-16(fp)
   42a3c:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   42a40:	00800134 	movhi	r2,4
   42a44:	108e0d04 	addi	r2,r2,14388
   42a48:	e0fffb17 	ldw	r3,-20(fp)
   42a4c:	18c00324 	muli	r3,r3,12
   42a50:	10c5883a 	add	r2,r2,r3
   42a54:	10800104 	addi	r2,r2,4
   42a58:	10c00017 	ldw	r3,0(r2)
   42a5c:	e0bffc17 	ldw	r2,-16(fp)
   42a60:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   42a64:	00800134 	movhi	r2,4
   42a68:	108e0d04 	addi	r2,r2,14388
   42a6c:	e0fffb17 	ldw	r3,-20(fp)
   42a70:	18c00324 	muli	r3,r3,12
   42a74:	10c5883a 	add	r2,r2,r3
   42a78:	10800204 	addi	r2,r2,8
   42a7c:	10c00017 	ldw	r3,0(r2)
   42a80:	e0bffc17 	ldw	r2,-16(fp)
   42a84:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   42a88:	e13ffb17 	ldw	r4,-20(fp)
   42a8c:	0042d780 	call	42d78 <alt_release_fd>
  }
} 
   42a90:	0001883a 	nop
   42a94:	e037883a 	mov	sp,fp
   42a98:	dfc00117 	ldw	ra,4(sp)
   42a9c:	df000017 	ldw	fp,0(sp)
   42aa0:	dec00204 	addi	sp,sp,8
   42aa4:	f800283a 	ret

00042aa8 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   42aa8:	defffb04 	addi	sp,sp,-20
   42aac:	dfc00415 	stw	ra,16(sp)
   42ab0:	df000315 	stw	fp,12(sp)
   42ab4:	df000304 	addi	fp,sp,12
   42ab8:	e13ffd15 	stw	r4,-12(fp)
   42abc:	e17ffe15 	stw	r5,-8(fp)
   42ac0:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   42ac4:	01c07fc4 	movi	r7,511
   42ac8:	01800044 	movi	r6,1
   42acc:	e17ffd17 	ldw	r5,-12(fp)
   42ad0:	01000134 	movhi	r4,4
   42ad4:	210e1004 	addi	r4,r4,14400
   42ad8:	00429e40 	call	429e4 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   42adc:	01c07fc4 	movi	r7,511
   42ae0:	000d883a 	mov	r6,zero
   42ae4:	e17ffe17 	ldw	r5,-8(fp)
   42ae8:	01000134 	movhi	r4,4
   42aec:	210e0d04 	addi	r4,r4,14388
   42af0:	00429e40 	call	429e4 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   42af4:	01c07fc4 	movi	r7,511
   42af8:	01800044 	movi	r6,1
   42afc:	e17fff17 	ldw	r5,-4(fp)
   42b00:	01000134 	movhi	r4,4
   42b04:	210e1304 	addi	r4,r4,14412
   42b08:	00429e40 	call	429e4 <alt_open_fd>
}  
   42b0c:	0001883a 	nop
   42b10:	e037883a 	mov	sp,fp
   42b14:	dfc00117 	ldw	ra,4(sp)
   42b18:	df000017 	ldw	fp,0(sp)
   42b1c:	dec00204 	addi	sp,sp,8
   42b20:	f800283a 	ret

00042b24 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   42b24:	defffe04 	addi	sp,sp,-8
   42b28:	dfc00115 	stw	ra,4(sp)
   42b2c:	df000015 	stw	fp,0(sp)
   42b30:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   42b34:	d0a00917 	ldw	r2,-32732(gp)
   42b38:	10000326 	beq	r2,zero,42b48 <alt_get_errno+0x24>
   42b3c:	d0a00917 	ldw	r2,-32732(gp)
   42b40:	103ee83a 	callr	r2
   42b44:	00000106 	br	42b4c <alt_get_errno+0x28>
   42b48:	d0a0ca04 	addi	r2,gp,-31960
}
   42b4c:	e037883a 	mov	sp,fp
   42b50:	dfc00117 	ldw	ra,4(sp)
   42b54:	df000017 	ldw	fp,0(sp)
   42b58:	dec00204 	addi	sp,sp,8
   42b5c:	f800283a 	ret

00042b60 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   42b60:	defffd04 	addi	sp,sp,-12
   42b64:	df000215 	stw	fp,8(sp)
   42b68:	df000204 	addi	fp,sp,8
   42b6c:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   42b70:	e0bfff17 	ldw	r2,-4(fp)
   42b74:	10800217 	ldw	r2,8(r2)
   42b78:	10d00034 	orhi	r3,r2,16384
   42b7c:	e0bfff17 	ldw	r2,-4(fp)
   42b80:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   42b84:	e03ffe15 	stw	zero,-8(fp)
   42b88:	00001d06 	br	42c00 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   42b8c:	00800134 	movhi	r2,4
   42b90:	108e0d04 	addi	r2,r2,14388
   42b94:	e0fffe17 	ldw	r3,-8(fp)
   42b98:	18c00324 	muli	r3,r3,12
   42b9c:	10c5883a 	add	r2,r2,r3
   42ba0:	10c00017 	ldw	r3,0(r2)
   42ba4:	e0bfff17 	ldw	r2,-4(fp)
   42ba8:	10800017 	ldw	r2,0(r2)
   42bac:	1880111e 	bne	r3,r2,42bf4 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   42bb0:	00800134 	movhi	r2,4
   42bb4:	108e0d04 	addi	r2,r2,14388
   42bb8:	e0fffe17 	ldw	r3,-8(fp)
   42bbc:	18c00324 	muli	r3,r3,12
   42bc0:	10c5883a 	add	r2,r2,r3
   42bc4:	10800204 	addi	r2,r2,8
   42bc8:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   42bcc:	1000090e 	bge	r2,zero,42bf4 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
   42bd0:	e0bffe17 	ldw	r2,-8(fp)
   42bd4:	10c00324 	muli	r3,r2,12
   42bd8:	00800134 	movhi	r2,4
   42bdc:	108e0d04 	addi	r2,r2,14388
   42be0:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   42be4:	e0bfff17 	ldw	r2,-4(fp)
   42be8:	18800226 	beq	r3,r2,42bf4 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   42bec:	00bffcc4 	movi	r2,-13
   42bf0:	00000806 	br	42c14 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   42bf4:	e0bffe17 	ldw	r2,-8(fp)
   42bf8:	10800044 	addi	r2,r2,1
   42bfc:	e0bffe15 	stw	r2,-8(fp)
   42c00:	d0a00817 	ldw	r2,-32736(gp)
   42c04:	1007883a 	mov	r3,r2
   42c08:	e0bffe17 	ldw	r2,-8(fp)
   42c0c:	18bfdf2e 	bgeu	r3,r2,42b8c <__alt_data_end+0xfffdab8c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   42c10:	0005883a 	mov	r2,zero
}
   42c14:	e037883a 	mov	sp,fp
   42c18:	df000017 	ldw	fp,0(sp)
   42c1c:	dec00104 	addi	sp,sp,4
   42c20:	f800283a 	ret

00042c24 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   42c24:	defff604 	addi	sp,sp,-40
   42c28:	dfc00915 	stw	ra,36(sp)
   42c2c:	df000815 	stw	fp,32(sp)
   42c30:	df000804 	addi	fp,sp,32
   42c34:	e13ffd15 	stw	r4,-12(fp)
   42c38:	e17ffe15 	stw	r5,-8(fp)
   42c3c:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   42c40:	00bfffc4 	movi	r2,-1
   42c44:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
   42c48:	00bffb44 	movi	r2,-19
   42c4c:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
   42c50:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   42c54:	d1600604 	addi	r5,gp,-32744
   42c58:	e13ffd17 	ldw	r4,-12(fp)
   42c5c:	0042fa40 	call	42fa4 <alt_find_dev>
   42c60:	e0bff815 	stw	r2,-32(fp)
   42c64:	e0bff817 	ldw	r2,-32(fp)
   42c68:	1000051e 	bne	r2,zero,42c80 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   42c6c:	e13ffd17 	ldw	r4,-12(fp)
   42c70:	00430340 	call	43034 <alt_find_file>
   42c74:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
   42c78:	00800044 	movi	r2,1
   42c7c:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   42c80:	e0bff817 	ldw	r2,-32(fp)
   42c84:	10002926 	beq	r2,zero,42d2c <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
   42c88:	e13ff817 	ldw	r4,-32(fp)
   42c8c:	004313c0 	call	4313c <alt_get_fd>
   42c90:	e0bff915 	stw	r2,-28(fp)
   42c94:	e0bff917 	ldw	r2,-28(fp)
   42c98:	1000030e 	bge	r2,zero,42ca8 <open+0x84>
    {
      status = index;
   42c9c:	e0bff917 	ldw	r2,-28(fp)
   42ca0:	e0bffa15 	stw	r2,-24(fp)
   42ca4:	00002306 	br	42d34 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
   42ca8:	e0bff917 	ldw	r2,-28(fp)
   42cac:	10c00324 	muli	r3,r2,12
   42cb0:	00800134 	movhi	r2,4
   42cb4:	108e0d04 	addi	r2,r2,14388
   42cb8:	1885883a 	add	r2,r3,r2
   42cbc:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   42cc0:	e0fffe17 	ldw	r3,-8(fp)
   42cc4:	00900034 	movhi	r2,16384
   42cc8:	10bfffc4 	addi	r2,r2,-1
   42ccc:	1886703a 	and	r3,r3,r2
   42cd0:	e0bffc17 	ldw	r2,-16(fp)
   42cd4:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   42cd8:	e0bffb17 	ldw	r2,-20(fp)
   42cdc:	1000051e 	bne	r2,zero,42cf4 <open+0xd0>
   42ce0:	e13ffc17 	ldw	r4,-16(fp)
   42ce4:	0042b600 	call	42b60 <alt_file_locked>
   42ce8:	e0bffa15 	stw	r2,-24(fp)
   42cec:	e0bffa17 	ldw	r2,-24(fp)
   42cf0:	10001016 	blt	r2,zero,42d34 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   42cf4:	e0bff817 	ldw	r2,-32(fp)
   42cf8:	10800317 	ldw	r2,12(r2)
   42cfc:	10000826 	beq	r2,zero,42d20 <open+0xfc>
   42d00:	e0bff817 	ldw	r2,-32(fp)
   42d04:	10800317 	ldw	r2,12(r2)
   42d08:	e1ffff17 	ldw	r7,-4(fp)
   42d0c:	e1bffe17 	ldw	r6,-8(fp)
   42d10:	e17ffd17 	ldw	r5,-12(fp)
   42d14:	e13ffc17 	ldw	r4,-16(fp)
   42d18:	103ee83a 	callr	r2
   42d1c:	00000106 	br	42d24 <open+0x100>
   42d20:	0005883a 	mov	r2,zero
   42d24:	e0bffa15 	stw	r2,-24(fp)
   42d28:	00000206 	br	42d34 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
   42d2c:	00bffb44 	movi	r2,-19
   42d30:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   42d34:	e0bffa17 	ldw	r2,-24(fp)
   42d38:	1000090e 	bge	r2,zero,42d60 <open+0x13c>
  {
    alt_release_fd (index);  
   42d3c:	e13ff917 	ldw	r4,-28(fp)
   42d40:	0042d780 	call	42d78 <alt_release_fd>
    ALT_ERRNO = -status;
   42d44:	0042b240 	call	42b24 <alt_get_errno>
   42d48:	1007883a 	mov	r3,r2
   42d4c:	e0bffa17 	ldw	r2,-24(fp)
   42d50:	0085c83a 	sub	r2,zero,r2
   42d54:	18800015 	stw	r2,0(r3)
    return -1;
   42d58:	00bfffc4 	movi	r2,-1
   42d5c:	00000106 	br	42d64 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
   42d60:	e0bff917 	ldw	r2,-28(fp)
}
   42d64:	e037883a 	mov	sp,fp
   42d68:	dfc00117 	ldw	ra,4(sp)
   42d6c:	df000017 	ldw	fp,0(sp)
   42d70:	dec00204 	addi	sp,sp,8
   42d74:	f800283a 	ret

00042d78 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   42d78:	defffe04 	addi	sp,sp,-8
   42d7c:	df000115 	stw	fp,4(sp)
   42d80:	df000104 	addi	fp,sp,4
   42d84:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
   42d88:	e0bfff17 	ldw	r2,-4(fp)
   42d8c:	108000d0 	cmplti	r2,r2,3
   42d90:	10000d1e 	bne	r2,zero,42dc8 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
   42d94:	00800134 	movhi	r2,4
   42d98:	108e0d04 	addi	r2,r2,14388
   42d9c:	e0ffff17 	ldw	r3,-4(fp)
   42da0:	18c00324 	muli	r3,r3,12
   42da4:	10c5883a 	add	r2,r2,r3
   42da8:	10800204 	addi	r2,r2,8
   42dac:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   42db0:	00800134 	movhi	r2,4
   42db4:	108e0d04 	addi	r2,r2,14388
   42db8:	e0ffff17 	ldw	r3,-4(fp)
   42dbc:	18c00324 	muli	r3,r3,12
   42dc0:	10c5883a 	add	r2,r2,r3
   42dc4:	10000015 	stw	zero,0(r2)
  }
}
   42dc8:	0001883a 	nop
   42dcc:	e037883a 	mov	sp,fp
   42dd0:	df000017 	ldw	fp,0(sp)
   42dd4:	dec00104 	addi	sp,sp,4
   42dd8:	f800283a 	ret

00042ddc <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   42ddc:	defffa04 	addi	sp,sp,-24
   42de0:	df000515 	stw	fp,20(sp)
   42de4:	df000504 	addi	fp,sp,20
   42de8:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   42dec:	0005303a 	rdctl	r2,status
   42df0:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   42df4:	e0fffc17 	ldw	r3,-16(fp)
   42df8:	00bfff84 	movi	r2,-2
   42dfc:	1884703a 	and	r2,r3,r2
   42e00:	1001703a 	wrctl	status,r2
  
  return context;
   42e04:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   42e08:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
   42e0c:	e0bfff17 	ldw	r2,-4(fp)
   42e10:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   42e14:	e0bffd17 	ldw	r2,-12(fp)
   42e18:	10800017 	ldw	r2,0(r2)
   42e1c:	e0fffd17 	ldw	r3,-12(fp)
   42e20:	18c00117 	ldw	r3,4(r3)
   42e24:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
   42e28:	e0bffd17 	ldw	r2,-12(fp)
   42e2c:	10800117 	ldw	r2,4(r2)
   42e30:	e0fffd17 	ldw	r3,-12(fp)
   42e34:	18c00017 	ldw	r3,0(r3)
   42e38:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   42e3c:	e0bffd17 	ldw	r2,-12(fp)
   42e40:	e0fffd17 	ldw	r3,-12(fp)
   42e44:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
   42e48:	e0bffd17 	ldw	r2,-12(fp)
   42e4c:	e0fffd17 	ldw	r3,-12(fp)
   42e50:	10c00015 	stw	r3,0(r2)
   42e54:	e0bffb17 	ldw	r2,-20(fp)
   42e58:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   42e5c:	e0bffe17 	ldw	r2,-8(fp)
   42e60:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   42e64:	0001883a 	nop
   42e68:	e037883a 	mov	sp,fp
   42e6c:	df000017 	ldw	fp,0(sp)
   42e70:	dec00104 	addi	sp,sp,4
   42e74:	f800283a 	ret

00042e78 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   42e78:	defffb04 	addi	sp,sp,-20
   42e7c:	dfc00415 	stw	ra,16(sp)
   42e80:	df000315 	stw	fp,12(sp)
   42e84:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   42e88:	d0a00a17 	ldw	r2,-32728(gp)
   42e8c:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   42e90:	d0a0d117 	ldw	r2,-31932(gp)
   42e94:	10800044 	addi	r2,r2,1
   42e98:	d0a0d115 	stw	r2,-31932(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   42e9c:	00002e06 	br	42f58 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
   42ea0:	e0bffd17 	ldw	r2,-12(fp)
   42ea4:	10800017 	ldw	r2,0(r2)
   42ea8:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   42eac:	e0bffd17 	ldw	r2,-12(fp)
   42eb0:	10800403 	ldbu	r2,16(r2)
   42eb4:	10803fcc 	andi	r2,r2,255
   42eb8:	10000426 	beq	r2,zero,42ecc <alt_tick+0x54>
   42ebc:	d0a0d117 	ldw	r2,-31932(gp)
   42ec0:	1000021e 	bne	r2,zero,42ecc <alt_tick+0x54>
    {
      alarm->rollover = 0;
   42ec4:	e0bffd17 	ldw	r2,-12(fp)
   42ec8:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   42ecc:	e0bffd17 	ldw	r2,-12(fp)
   42ed0:	10800217 	ldw	r2,8(r2)
   42ed4:	d0e0d117 	ldw	r3,-31932(gp)
   42ed8:	18801d36 	bltu	r3,r2,42f50 <alt_tick+0xd8>
   42edc:	e0bffd17 	ldw	r2,-12(fp)
   42ee0:	10800403 	ldbu	r2,16(r2)
   42ee4:	10803fcc 	andi	r2,r2,255
   42ee8:	1000191e 	bne	r2,zero,42f50 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
   42eec:	e0bffd17 	ldw	r2,-12(fp)
   42ef0:	10800317 	ldw	r2,12(r2)
   42ef4:	e0fffd17 	ldw	r3,-12(fp)
   42ef8:	18c00517 	ldw	r3,20(r3)
   42efc:	1809883a 	mov	r4,r3
   42f00:	103ee83a 	callr	r2
   42f04:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   42f08:	e0bfff17 	ldw	r2,-4(fp)
   42f0c:	1000031e 	bne	r2,zero,42f1c <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
   42f10:	e13ffd17 	ldw	r4,-12(fp)
   42f14:	0042ddc0 	call	42ddc <alt_alarm_stop>
   42f18:	00000d06 	br	42f50 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
   42f1c:	e0bffd17 	ldw	r2,-12(fp)
   42f20:	10c00217 	ldw	r3,8(r2)
   42f24:	e0bfff17 	ldw	r2,-4(fp)
   42f28:	1887883a 	add	r3,r3,r2
   42f2c:	e0bffd17 	ldw	r2,-12(fp)
   42f30:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   42f34:	e0bffd17 	ldw	r2,-12(fp)
   42f38:	10c00217 	ldw	r3,8(r2)
   42f3c:	d0a0d117 	ldw	r2,-31932(gp)
   42f40:	1880032e 	bgeu	r3,r2,42f50 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
   42f44:	e0bffd17 	ldw	r2,-12(fp)
   42f48:	00c00044 	movi	r3,1
   42f4c:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
   42f50:	e0bffe17 	ldw	r2,-8(fp)
   42f54:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   42f58:	e0fffd17 	ldw	r3,-12(fp)
   42f5c:	d0a00a04 	addi	r2,gp,-32728
   42f60:	18bfcf1e 	bne	r3,r2,42ea0 <__alt_data_end+0xfffdaea0>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
   42f64:	0001883a 	nop
}
   42f68:	0001883a 	nop
   42f6c:	e037883a 	mov	sp,fp
   42f70:	dfc00117 	ldw	ra,4(sp)
   42f74:	df000017 	ldw	fp,0(sp)
   42f78:	dec00204 	addi	sp,sp,8
   42f7c:	f800283a 	ret

00042f80 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
   42f80:	deffff04 	addi	sp,sp,-4
   42f84:	df000015 	stw	fp,0(sp)
   42f88:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   42f8c:	000170fa 	wrctl	ienable,zero
}
   42f90:	0001883a 	nop
   42f94:	e037883a 	mov	sp,fp
   42f98:	df000017 	ldw	fp,0(sp)
   42f9c:	dec00104 	addi	sp,sp,4
   42fa0:	f800283a 	ret

00042fa4 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   42fa4:	defffa04 	addi	sp,sp,-24
   42fa8:	dfc00515 	stw	ra,20(sp)
   42fac:	df000415 	stw	fp,16(sp)
   42fb0:	df000404 	addi	fp,sp,16
   42fb4:	e13ffe15 	stw	r4,-8(fp)
   42fb8:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
   42fbc:	e0bfff17 	ldw	r2,-4(fp)
   42fc0:	10800017 	ldw	r2,0(r2)
   42fc4:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   42fc8:	e13ffe17 	ldw	r4,-8(fp)
   42fcc:	00416e80 	call	416e8 <strlen>
   42fd0:	10800044 	addi	r2,r2,1
   42fd4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   42fd8:	00000d06 	br	43010 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   42fdc:	e0bffc17 	ldw	r2,-16(fp)
   42fe0:	10800217 	ldw	r2,8(r2)
   42fe4:	e0fffd17 	ldw	r3,-12(fp)
   42fe8:	180d883a 	mov	r6,r3
   42fec:	e17ffe17 	ldw	r5,-8(fp)
   42ff0:	1009883a 	mov	r4,r2
   42ff4:	00432900 	call	43290 <memcmp>
   42ff8:	1000021e 	bne	r2,zero,43004 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   42ffc:	e0bffc17 	ldw	r2,-16(fp)
   43000:	00000706 	br	43020 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   43004:	e0bffc17 	ldw	r2,-16(fp)
   43008:	10800017 	ldw	r2,0(r2)
   4300c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   43010:	e0fffc17 	ldw	r3,-16(fp)
   43014:	e0bfff17 	ldw	r2,-4(fp)
   43018:	18bff01e 	bne	r3,r2,42fdc <__alt_data_end+0xfffdafdc>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   4301c:	0005883a 	mov	r2,zero
}
   43020:	e037883a 	mov	sp,fp
   43024:	dfc00117 	ldw	ra,4(sp)
   43028:	df000017 	ldw	fp,0(sp)
   4302c:	dec00204 	addi	sp,sp,8
   43030:	f800283a 	ret

00043034 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   43034:	defffb04 	addi	sp,sp,-20
   43038:	dfc00415 	stw	ra,16(sp)
   4303c:	df000315 	stw	fp,12(sp)
   43040:	df000304 	addi	fp,sp,12
   43044:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   43048:	d0a00417 	ldw	r2,-32752(gp)
   4304c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   43050:	00003106 	br	43118 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
   43054:	e0bffd17 	ldw	r2,-12(fp)
   43058:	10800217 	ldw	r2,8(r2)
   4305c:	1009883a 	mov	r4,r2
   43060:	00416e80 	call	416e8 <strlen>
   43064:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
   43068:	e0bffd17 	ldw	r2,-12(fp)
   4306c:	10c00217 	ldw	r3,8(r2)
   43070:	e0bffe17 	ldw	r2,-8(fp)
   43074:	10bfffc4 	addi	r2,r2,-1
   43078:	1885883a 	add	r2,r3,r2
   4307c:	10800003 	ldbu	r2,0(r2)
   43080:	10803fcc 	andi	r2,r2,255
   43084:	1080201c 	xori	r2,r2,128
   43088:	10bfe004 	addi	r2,r2,-128
   4308c:	10800bd8 	cmpnei	r2,r2,47
   43090:	1000031e 	bne	r2,zero,430a0 <alt_find_file+0x6c>
    {
      len -= 1;
   43094:	e0bffe17 	ldw	r2,-8(fp)
   43098:	10bfffc4 	addi	r2,r2,-1
   4309c:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   430a0:	e0bffe17 	ldw	r2,-8(fp)
   430a4:	e0ffff17 	ldw	r3,-4(fp)
   430a8:	1885883a 	add	r2,r3,r2
   430ac:	10800003 	ldbu	r2,0(r2)
   430b0:	10803fcc 	andi	r2,r2,255
   430b4:	1080201c 	xori	r2,r2,128
   430b8:	10bfe004 	addi	r2,r2,-128
   430bc:	10800be0 	cmpeqi	r2,r2,47
   430c0:	1000081e 	bne	r2,zero,430e4 <alt_find_file+0xb0>
   430c4:	e0bffe17 	ldw	r2,-8(fp)
   430c8:	e0ffff17 	ldw	r3,-4(fp)
   430cc:	1885883a 	add	r2,r3,r2
   430d0:	10800003 	ldbu	r2,0(r2)
   430d4:	10803fcc 	andi	r2,r2,255
   430d8:	1080201c 	xori	r2,r2,128
   430dc:	10bfe004 	addi	r2,r2,-128
   430e0:	10000a1e 	bne	r2,zero,4310c <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
   430e4:	e0bffd17 	ldw	r2,-12(fp)
   430e8:	10800217 	ldw	r2,8(r2)
   430ec:	e0fffe17 	ldw	r3,-8(fp)
   430f0:	180d883a 	mov	r6,r3
   430f4:	e17fff17 	ldw	r5,-4(fp)
   430f8:	1009883a 	mov	r4,r2
   430fc:	00432900 	call	43290 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   43100:	1000021e 	bne	r2,zero,4310c <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   43104:	e0bffd17 	ldw	r2,-12(fp)
   43108:	00000706 	br	43128 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
   4310c:	e0bffd17 	ldw	r2,-12(fp)
   43110:	10800017 	ldw	r2,0(r2)
   43114:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   43118:	e0fffd17 	ldw	r3,-12(fp)
   4311c:	d0a00404 	addi	r2,gp,-32752
   43120:	18bfcc1e 	bne	r3,r2,43054 <__alt_data_end+0xfffdb054>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   43124:	0005883a 	mov	r2,zero
}
   43128:	e037883a 	mov	sp,fp
   4312c:	dfc00117 	ldw	ra,4(sp)
   43130:	df000017 	ldw	fp,0(sp)
   43134:	dec00204 	addi	sp,sp,8
   43138:	f800283a 	ret

0004313c <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   4313c:	defffc04 	addi	sp,sp,-16
   43140:	df000315 	stw	fp,12(sp)
   43144:	df000304 	addi	fp,sp,12
   43148:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   4314c:	00bffa04 	movi	r2,-24
   43150:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   43154:	e03ffd15 	stw	zero,-12(fp)
   43158:	00001906 	br	431c0 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
   4315c:	00800134 	movhi	r2,4
   43160:	108e0d04 	addi	r2,r2,14388
   43164:	e0fffd17 	ldw	r3,-12(fp)
   43168:	18c00324 	muli	r3,r3,12
   4316c:	10c5883a 	add	r2,r2,r3
   43170:	10800017 	ldw	r2,0(r2)
   43174:	10000f1e 	bne	r2,zero,431b4 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
   43178:	00800134 	movhi	r2,4
   4317c:	108e0d04 	addi	r2,r2,14388
   43180:	e0fffd17 	ldw	r3,-12(fp)
   43184:	18c00324 	muli	r3,r3,12
   43188:	10c5883a 	add	r2,r2,r3
   4318c:	e0ffff17 	ldw	r3,-4(fp)
   43190:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
   43194:	d0e00817 	ldw	r3,-32736(gp)
   43198:	e0bffd17 	ldw	r2,-12(fp)
   4319c:	1880020e 	bge	r3,r2,431a8 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
   431a0:	e0bffd17 	ldw	r2,-12(fp)
   431a4:	d0a00815 	stw	r2,-32736(gp)
      }
      rc = i;
   431a8:	e0bffd17 	ldw	r2,-12(fp)
   431ac:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
   431b0:	00000606 	br	431cc <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   431b4:	e0bffd17 	ldw	r2,-12(fp)
   431b8:	10800044 	addi	r2,r2,1
   431bc:	e0bffd15 	stw	r2,-12(fp)
   431c0:	e0bffd17 	ldw	r2,-12(fp)
   431c4:	10800810 	cmplti	r2,r2,32
   431c8:	103fe41e 	bne	r2,zero,4315c <__alt_data_end+0xfffdb15c>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   431cc:	e0bffe17 	ldw	r2,-8(fp)
}
   431d0:	e037883a 	mov	sp,fp
   431d4:	df000017 	ldw	fp,0(sp)
   431d8:	dec00104 	addi	sp,sp,4
   431dc:	f800283a 	ret

000431e0 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
   431e0:	defffb04 	addi	sp,sp,-20
   431e4:	df000415 	stw	fp,16(sp)
   431e8:	df000404 	addi	fp,sp,16
   431ec:	e13ffe15 	stw	r4,-8(fp)
   431f0:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
   431f4:	e0bfff17 	ldw	r2,-4(fp)
   431f8:	10820070 	cmpltui	r2,r2,2049
   431fc:	1000021e 	bne	r2,zero,43208 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
   43200:	00820004 	movi	r2,2048
   43204:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
   43208:	e0fffe17 	ldw	r3,-8(fp)
   4320c:	e0bfff17 	ldw	r2,-4(fp)
   43210:	1885883a 	add	r2,r3,r2
   43214:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
   43218:	e0bffe17 	ldw	r2,-8(fp)
   4321c:	e0bffc15 	stw	r2,-16(fp)
   43220:	00000506 	br	43238 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
   43224:	e0bffc17 	ldw	r2,-16(fp)
   43228:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
   4322c:	e0bffc17 	ldw	r2,-16(fp)
   43230:	10800804 	addi	r2,r2,32
   43234:	e0bffc15 	stw	r2,-16(fp)
   43238:	e0fffc17 	ldw	r3,-16(fp)
   4323c:	e0bffd17 	ldw	r2,-12(fp)
   43240:	18bff836 	bltu	r3,r2,43224 <__alt_data_end+0xfffdb224>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
   43244:	e0bffe17 	ldw	r2,-8(fp)
   43248:	108007cc 	andi	r2,r2,31
   4324c:	10000226 	beq	r2,zero,43258 <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
   43250:	e0bffc17 	ldw	r2,-16(fp)
   43254:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
   43258:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
   4325c:	0001883a 	nop
   43260:	e037883a 	mov	sp,fp
   43264:	df000017 	ldw	fp,0(sp)
   43268:	dec00104 	addi	sp,sp,4
   4326c:	f800283a 	ret

00043270 <exit>:
   43270:	defffe04 	addi	sp,sp,-8
   43274:	000b883a 	mov	r5,zero
   43278:	dc000015 	stw	r16,0(sp)
   4327c:	dfc00115 	stw	ra,4(sp)
   43280:	2021883a 	mov	r16,r4
   43284:	00432c00 	call	432c0 <__call_exitprocs>
   43288:	8009883a 	mov	r4,r16
   4328c:	00434500 	call	43450 <_exit>

00043290 <memcmp>:
   43290:	218d883a 	add	r6,r4,r6
   43294:	21800826 	beq	r4,r6,432b8 <memcmp+0x28>
   43298:	20800003 	ldbu	r2,0(r4)
   4329c:	28c00003 	ldbu	r3,0(r5)
   432a0:	10c00226 	beq	r2,r3,432ac <memcmp+0x1c>
   432a4:	10c5c83a 	sub	r2,r2,r3
   432a8:	f800283a 	ret
   432ac:	21000044 	addi	r4,r4,1
   432b0:	29400044 	addi	r5,r5,1
   432b4:	003ff706 	br	43294 <__alt_data_end+0xfffdb294>
   432b8:	0005883a 	mov	r2,zero
   432bc:	f800283a 	ret

000432c0 <__call_exitprocs>:
   432c0:	defff504 	addi	sp,sp,-44
   432c4:	dd000515 	stw	r20,20(sp)
   432c8:	05000134 	movhi	r20,4
   432cc:	dc800315 	stw	r18,12(sp)
   432d0:	dfc00a15 	stw	ra,40(sp)
   432d4:	df000915 	stw	fp,36(sp)
   432d8:	ddc00815 	stw	r23,32(sp)
   432dc:	dd800715 	stw	r22,28(sp)
   432e0:	dd400615 	stw	r21,24(sp)
   432e4:	dcc00415 	stw	r19,16(sp)
   432e8:	dc400215 	stw	r17,8(sp)
   432ec:	dc000115 	stw	r16,4(sp)
   432f0:	d9000015 	stw	r4,0(sp)
   432f4:	2825883a 	mov	r18,r5
   432f8:	a50e6e04 	addi	r20,r20,14776
   432fc:	a4400017 	ldw	r17,0(r20)
   43300:	8cc00c17 	ldw	r19,48(r17)
   43304:	8c400c04 	addi	r17,r17,48
   43308:	98004526 	beq	r19,zero,43420 <__call_exitprocs+0x160>
   4330c:	9c000117 	ldw	r16,4(r19)
   43310:	00900034 	movhi	r2,16384
   43314:	10bfffc4 	addi	r2,r2,-1
   43318:	9d402217 	ldw	r21,136(r19)
   4331c:	85bfffc4 	addi	r22,r16,-1
   43320:	80a1883a 	add	r16,r16,r2
   43324:	8421883a 	add	r16,r16,r16
   43328:	8421883a 	add	r16,r16,r16
   4332c:	ac2f883a 	add	r23,r21,r16
   43330:	84000204 	addi	r16,r16,8
   43334:	9c21883a 	add	r16,r19,r16
   43338:	b0002716 	blt	r22,zero,433d8 <__call_exitprocs+0x118>
   4333c:	90000726 	beq	r18,zero,4335c <__call_exitprocs+0x9c>
   43340:	a800041e 	bne	r21,zero,43354 <__call_exitprocs+0x94>
   43344:	b5bfffc4 	addi	r22,r22,-1
   43348:	bdffff04 	addi	r23,r23,-4
   4334c:	843fff04 	addi	r16,r16,-4
   43350:	003ff906 	br	43338 <__alt_data_end+0xfffdb338>
   43354:	b9002017 	ldw	r4,128(r23)
   43358:	913ffa1e 	bne	r18,r4,43344 <__alt_data_end+0xfffdb344>
   4335c:	99000117 	ldw	r4,4(r19)
   43360:	82000017 	ldw	r8,0(r16)
   43364:	213fffc4 	addi	r4,r4,-1
   43368:	b100021e 	bne	r22,r4,43374 <__call_exitprocs+0xb4>
   4336c:	9d800115 	stw	r22,4(r19)
   43370:	00000106 	br	43378 <__call_exitprocs+0xb8>
   43374:	80000015 	stw	zero,0(r16)
   43378:	403ff226 	beq	r8,zero,43344 <__alt_data_end+0xfffdb344>
   4337c:	9f000117 	ldw	fp,4(r19)
   43380:	a8000526 	beq	r21,zero,43398 <__call_exitprocs+0xd8>
   43384:	00800044 	movi	r2,1
   43388:	1592983a 	sll	r9,r2,r22
   4338c:	a9404017 	ldw	r5,256(r21)
   43390:	494a703a 	and	r5,r9,r5
   43394:	2800021e 	bne	r5,zero,433a0 <__call_exitprocs+0xe0>
   43398:	403ee83a 	callr	r8
   4339c:	00000906 	br	433c4 <__call_exitprocs+0x104>
   433a0:	a9004117 	ldw	r4,260(r21)
   433a4:	4908703a 	and	r4,r9,r4
   433a8:	2000041e 	bne	r4,zero,433bc <__call_exitprocs+0xfc>
   433ac:	b9400017 	ldw	r5,0(r23)
   433b0:	d9000017 	ldw	r4,0(sp)
   433b4:	403ee83a 	callr	r8
   433b8:	00000206 	br	433c4 <__call_exitprocs+0x104>
   433bc:	b9000017 	ldw	r4,0(r23)
   433c0:	403ee83a 	callr	r8
   433c4:	99000117 	ldw	r4,4(r19)
   433c8:	e13fcc1e 	bne	fp,r4,432fc <__alt_data_end+0xfffdb2fc>
   433cc:	89000017 	ldw	r4,0(r17)
   433d0:	993fdc26 	beq	r19,r4,43344 <__alt_data_end+0xfffdb344>
   433d4:	003fc906 	br	432fc <__alt_data_end+0xfffdb2fc>
   433d8:	00800034 	movhi	r2,0
   433dc:	10800004 	addi	r2,r2,0
   433e0:	10000f26 	beq	r2,zero,43420 <__call_exitprocs+0x160>
   433e4:	99400117 	ldw	r5,4(r19)
   433e8:	99000017 	ldw	r4,0(r19)
   433ec:	2800091e 	bne	r5,zero,43414 <__call_exitprocs+0x154>
   433f0:	20000826 	beq	r4,zero,43414 <__call_exitprocs+0x154>
   433f4:	89000015 	stw	r4,0(r17)
   433f8:	a8000226 	beq	r21,zero,43404 <__call_exitprocs+0x144>
   433fc:	a809883a 	mov	r4,r21
   43400:	00000000 	call	0 <__reset-0x40000>
   43404:	9809883a 	mov	r4,r19
   43408:	00000000 	call	0 <__reset-0x40000>
   4340c:	8cc00017 	ldw	r19,0(r17)
   43410:	003fbd06 	br	43308 <__alt_data_end+0xfffdb308>
   43414:	9823883a 	mov	r17,r19
   43418:	2027883a 	mov	r19,r4
   4341c:	003fba06 	br	43308 <__alt_data_end+0xfffdb308>
   43420:	dfc00a17 	ldw	ra,40(sp)
   43424:	df000917 	ldw	fp,36(sp)
   43428:	ddc00817 	ldw	r23,32(sp)
   4342c:	dd800717 	ldw	r22,28(sp)
   43430:	dd400617 	ldw	r21,24(sp)
   43434:	dd000517 	ldw	r20,20(sp)
   43438:	dcc00417 	ldw	r19,16(sp)
   4343c:	dc800317 	ldw	r18,12(sp)
   43440:	dc400217 	ldw	r17,8(sp)
   43444:	dc000117 	ldw	r16,4(sp)
   43448:	dec00b04 	addi	sp,sp,44
   4344c:	f800283a 	ret

00043450 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   43450:	defffd04 	addi	sp,sp,-12
   43454:	df000215 	stw	fp,8(sp)
   43458:	df000204 	addi	fp,sp,8
   4345c:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   43460:	0001883a 	nop
   43464:	e0bfff17 	ldw	r2,-4(fp)
   43468:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   4346c:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   43470:	10000226 	beq	r2,zero,4347c <_exit+0x2c>
    ALT_SIM_FAIL();
   43474:	002af070 	cmpltui	zero,zero,43969
   43478:	00000106 	br	43480 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   4347c:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   43480:	003fff06 	br	43480 <__alt_data_end+0xfffdb480>
