Classic Timing Analyzer report for Up-Down-Counter
Wed Oct 23 15:46:48 2013
Quartus II Version 7.2 Build 151 09/26/2007 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'reset'
  6. Clock Setup: 'up'
  7. Clock Setup: 'down'
  8. Clock Hold: 'reset'
  9. Clock Hold: 'up'
 10. Clock Hold: 'down'
 11. tsu
 12. tco
 13. tpd
 14. th
 15. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------+------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                         ; To                                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------+------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 7.737 ns                         ; down                                         ; updown_counter_noclock:inst|nIn[3]~latch ; --         ; up       ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 22.930 ns                        ; sevenseg:inst1|ones[6]                       ; ssOut1[6]                                ; down       ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 18.937 ns                        ; down                                         ; ssOut2[5]                                ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 10.885 ns                        ; up                                           ; sevenseg:inst1|ones[4]                   ; --         ; down     ; 0            ;
; Clock Setup: 'down'          ; N/A                                      ; None          ; 129.23 MHz ( period = 7.738 ns ) ; updown_counter_noclock:inst|nIn[0]~latch     ; updown_counter_noclock:inst|nIn[3]~latch ; down       ; down     ; 0            ;
; Clock Setup: 'up'            ; N/A                                      ; None          ; 129.23 MHz ( period = 7.738 ns ) ; updown_counter_noclock:inst|nIn[0]~latch     ; updown_counter_noclock:inst|nIn[3]~latch ; up         ; up       ; 0            ;
; Clock Setup: 'reset'         ; N/A                                      ; None          ; 150.88 MHz ( period = 6.628 ns ) ; updown_counter_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[4]                   ; reset      ; reset    ; 0            ;
; Clock Hold: 'reset'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; updown_counter_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[4]                   ; reset      ; reset    ; 28           ;
; Clock Hold: 'up'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; updown_counter_noclock:inst|nIn[0]~latch     ; sevenseg:inst1|ones[4]                   ; up         ; up       ; 28           ;
; Clock Hold: 'down'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; updown_counter_noclock:inst|nIn[0]~latch     ; sevenseg:inst1|ones[4]                   ; down       ; down     ; 28           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                              ;                                          ;            ;          ; 84           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------+------------------------------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; reset           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; up              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; down            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'reset'                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+----------------------------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                         ; To                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 150.88 MHz ( period = 6.628 ns )               ; updown_counter_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[4] ; reset      ; reset    ; None                        ; None                      ; 10.384 ns               ;
; N/A   ; 154.44 MHz ( period = 6.475 ns )               ; updown_counter_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[1] ; reset      ; reset    ; None                        ; None                      ; 10.000 ns               ;
; N/A   ; 159.59 MHz ( period = 6.266 ns )               ; updown_counter_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[5] ; reset      ; reset    ; None                        ; None                      ; 10.077 ns               ;
; N/A   ; 159.87 MHz ( period = 6.255 ns )               ; updown_counter_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[6] ; reset      ; reset    ; None                        ; None                      ; 10.070 ns               ;
; N/A   ; 159.95 MHz ( period = 6.252 ns )               ; updown_counter_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[0] ; reset      ; reset    ; None                        ; None                      ; 10.070 ns               ;
; N/A   ; 160.41 MHz ( period = 6.234 ns )               ; updown_counter_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[3] ; reset      ; reset    ; None                        ; None                      ; 9.981 ns                ;
; N/A   ; 161.52 MHz ( period = 6.191 ns )               ; updown_counter_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[2] ; reset      ; reset    ; None                        ; None                      ; 9.981 ns                ;
; N/A   ; 222.82 MHz ( period = 4.488 ns )               ; updown_counter_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[4] ; reset      ; reset    ; None                        ; None                      ; 8.244 ns                ;
; N/A   ; 230.68 MHz ( period = 4.335 ns )               ; updown_counter_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[1] ; reset      ; reset    ; None                        ; None                      ; 7.860 ns                ;
; N/A   ; 242.37 MHz ( period = 4.126 ns )               ; updown_counter_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[5] ; reset      ; reset    ; None                        ; None                      ; 7.937 ns                ;
; N/A   ; 243.01 MHz ( period = 4.115 ns )               ; updown_counter_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[6] ; reset      ; reset    ; None                        ; None                      ; 7.930 ns                ;
; N/A   ; 243.19 MHz ( period = 4.112 ns )               ; updown_counter_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[0] ; reset      ; reset    ; None                        ; None                      ; 7.930 ns                ;
; N/A   ; 244.26 MHz ( period = 4.094 ns )               ; updown_counter_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[3] ; reset      ; reset    ; None                        ; None                      ; 7.841 ns                ;
; N/A   ; 246.85 MHz ( period = 4.051 ns )               ; updown_counter_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[2] ; reset      ; reset    ; None                        ; None                      ; 7.841 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[4] ; reset      ; reset    ; None                        ; None                      ; 6.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[1] ; reset      ; reset    ; None                        ; None                      ; 5.731 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[5] ; reset      ; reset    ; None                        ; None                      ; 5.808 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[6] ; reset      ; reset    ; None                        ; None                      ; 5.801 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[0] ; reset      ; reset    ; None                        ; None                      ; 5.801 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[3] ; reset      ; reset    ; None                        ; None                      ; 5.712 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[2] ; reset      ; reset    ; None                        ; None                      ; 5.712 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[3]~_emulated ; sevenseg:inst1|ones[4] ; reset      ; reset    ; None                        ; None                      ; 4.163 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[3]~_emulated ; sevenseg:inst1|ones[1] ; reset      ; reset    ; None                        ; None                      ; 3.779 ns                ;
+-------+------------------------------------------------+----------------------------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'up'                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                     ; To                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 129.23 MHz ( period = 7.738 ns )               ; updown_counter_noclock:inst|nIn[0]~latch ; updown_counter_noclock:inst|nIn[3]~latch ; up         ; up       ; None                        ; None                      ; 6.694 ns                ;
; N/A   ; 147.93 MHz ( period = 6.760 ns )               ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[4]                   ; up         ; up       ; None                        ; None                      ; 10.512 ns               ;
; N/A   ; 151.35 MHz ( period = 6.607 ns )               ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[1]                   ; up         ; up       ; None                        ; None                      ; 10.128 ns               ;
; N/A   ; 156.30 MHz ( period = 6.398 ns )               ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[5]                   ; up         ; up       ; None                        ; None                      ; 10.205 ns               ;
; N/A   ; 156.57 MHz ( period = 6.387 ns )               ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[6]                   ; up         ; up       ; None                        ; None                      ; 10.198 ns               ;
; N/A   ; 156.64 MHz ( period = 6.384 ns )               ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[0]                   ; up         ; up       ; None                        ; None                      ; 10.198 ns               ;
; N/A   ; 157.08 MHz ( period = 6.366 ns )               ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[3]                   ; up         ; up       ; None                        ; None                      ; 10.109 ns               ;
; N/A   ; 158.15 MHz ( period = 6.323 ns )               ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[2]                   ; up         ; up       ; None                        ; None                      ; 10.109 ns               ;
; N/A   ; 172.50 MHz ( period = 5.797 ns )               ; updown_counter_noclock:inst|nIn[0]~latch ; updown_counter_noclock:inst|nIn[2]~latch ; up         ; up       ; None                        ; None                      ; 4.754 ns                ;
; N/A   ; 178.48 MHz ( period = 5.603 ns )               ; updown_counter_noclock:inst|nIn[1]~latch ; updown_counter_noclock:inst|nIn[3]~latch ; up         ; up       ; None                        ; None                      ; 4.557 ns                ;
; N/A   ; 216.22 MHz ( period = 4.625 ns )               ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[4]                   ; up         ; up       ; None                        ; None                      ; 8.375 ns                ;
; N/A   ; 223.61 MHz ( period = 4.472 ns )               ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[1]                   ; up         ; up       ; None                        ; None                      ; 7.991 ns                ;
; N/A   ; 234.58 MHz ( period = 4.263 ns )               ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[5]                   ; up         ; up       ; None                        ; None                      ; 8.068 ns                ;
; N/A   ; 235.18 MHz ( period = 4.252 ns )               ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[6]                   ; up         ; up       ; None                        ; None                      ; 8.061 ns                ;
; N/A   ; 235.35 MHz ( period = 4.249 ns )               ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[0]                   ; up         ; up       ; None                        ; None                      ; 8.061 ns                ;
; N/A   ; 236.35 MHz ( period = 4.231 ns )               ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[3]                   ; up         ; up       ; None                        ; None                      ; 7.972 ns                ;
; N/A   ; 238.78 MHz ( period = 4.188 ns )               ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[2]                   ; up         ; up       ; None                        ; None                      ; 7.972 ns                ;
; N/A   ; 273.07 MHz ( period = 3.662 ns )               ; updown_counter_noclock:inst|nIn[1]~latch ; updown_counter_noclock:inst|nIn[2]~latch ; up         ; up       ; None                        ; None                      ; 2.617 ns                ;
; N/A   ; 275.03 MHz ( period = 3.636 ns )               ; updown_counter_noclock:inst|nIn[0]~latch ; updown_counter_noclock:inst|nIn[1]~latch ; up         ; up       ; None                        ; None                      ; 2.626 ns                ;
; N/A   ; 282.49 MHz ( period = 3.540 ns )               ; updown_counter_noclock:inst|nIn[3]~latch ; updown_counter_noclock:inst|nIn[3]~latch ; up         ; up       ; None                        ; None                      ; 2.498 ns                ;
; N/A   ; 285.31 MHz ( period = 3.505 ns )               ; updown_counter_noclock:inst|nIn[2]~latch ; updown_counter_noclock:inst|nIn[3]~latch ; up         ; up       ; None                        ; None                      ; 2.463 ns                ;
; N/A   ; 302.02 MHz ( period = 3.311 ns )               ; updown_counter_noclock:inst|nIn[2]~latch ; updown_counter_noclock:inst|nIn[2]~latch ; up         ; up       ; None                        ; None                      ; 2.270 ns                ;
; N/A   ; 313.28 MHz ( period = 3.192 ns )               ; updown_counter_noclock:inst|nIn[1]~latch ; updown_counter_noclock:inst|nIn[1]~latch ; up         ; up       ; None                        ; None                      ; 2.180 ns                ;
; N/A   ; 384.02 MHz ( period = 2.604 ns )               ; updown_counter_noclock:inst|nIn[0]~latch ; updown_counter_noclock:inst|nIn[0]~latch ; up         ; up       ; None                        ; None                      ; 1.563 ns                ;
; N/A   ; 395.73 MHz ( period = 2.527 ns )               ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[4]                   ; up         ; up       ; None                        ; None                      ; 6.281 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[1]                   ; up         ; up       ; None                        ; None                      ; 5.897 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[5]                   ; up         ; up       ; None                        ; None                      ; 5.974 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[6]                   ; up         ; up       ; None                        ; None                      ; 5.967 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[0]                   ; up         ; up       ; None                        ; None                      ; 5.967 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[3]                   ; up         ; up       ; None                        ; None                      ; 5.878 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[2]                   ; up         ; up       ; None                        ; None                      ; 5.878 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[4]                   ; up         ; up       ; None                        ; None                      ; 4.924 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[1]                   ; up         ; up       ; None                        ; None                      ; 4.540 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[5]                   ; up         ; up       ; None                        ; None                      ; 4.617 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[6]                   ; up         ; up       ; None                        ; None                      ; 4.610 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[0]                   ; up         ; up       ; None                        ; None                      ; 4.610 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[3]                   ; up         ; up       ; None                        ; None                      ; 4.521 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[2]                   ; up         ; up       ; None                        ; None                      ; 4.521 ns                ;
+-------+------------------------------------------------+------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'down'                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                     ; To                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 129.23 MHz ( period = 7.738 ns )               ; updown_counter_noclock:inst|nIn[0]~latch ; updown_counter_noclock:inst|nIn[3]~latch ; down       ; down     ; None                        ; None                      ; 6.694 ns                ;
; N/A   ; 147.93 MHz ( period = 6.760 ns )               ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[4]                   ; down       ; down     ; None                        ; None                      ; 10.512 ns               ;
; N/A   ; 151.35 MHz ( period = 6.607 ns )               ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[1]                   ; down       ; down     ; None                        ; None                      ; 10.128 ns               ;
; N/A   ; 156.30 MHz ( period = 6.398 ns )               ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[5]                   ; down       ; down     ; None                        ; None                      ; 10.205 ns               ;
; N/A   ; 156.57 MHz ( period = 6.387 ns )               ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[6]                   ; down       ; down     ; None                        ; None                      ; 10.198 ns               ;
; N/A   ; 156.64 MHz ( period = 6.384 ns )               ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[0]                   ; down       ; down     ; None                        ; None                      ; 10.198 ns               ;
; N/A   ; 157.08 MHz ( period = 6.366 ns )               ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[3]                   ; down       ; down     ; None                        ; None                      ; 10.109 ns               ;
; N/A   ; 158.15 MHz ( period = 6.323 ns )               ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[2]                   ; down       ; down     ; None                        ; None                      ; 10.109 ns               ;
; N/A   ; 172.50 MHz ( period = 5.797 ns )               ; updown_counter_noclock:inst|nIn[0]~latch ; updown_counter_noclock:inst|nIn[2]~latch ; down       ; down     ; None                        ; None                      ; 4.754 ns                ;
; N/A   ; 178.48 MHz ( period = 5.603 ns )               ; updown_counter_noclock:inst|nIn[1]~latch ; updown_counter_noclock:inst|nIn[3]~latch ; down       ; down     ; None                        ; None                      ; 4.557 ns                ;
; N/A   ; 216.22 MHz ( period = 4.625 ns )               ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[4]                   ; down       ; down     ; None                        ; None                      ; 8.375 ns                ;
; N/A   ; 223.61 MHz ( period = 4.472 ns )               ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[1]                   ; down       ; down     ; None                        ; None                      ; 7.991 ns                ;
; N/A   ; 234.58 MHz ( period = 4.263 ns )               ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[5]                   ; down       ; down     ; None                        ; None                      ; 8.068 ns                ;
; N/A   ; 235.18 MHz ( period = 4.252 ns )               ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[6]                   ; down       ; down     ; None                        ; None                      ; 8.061 ns                ;
; N/A   ; 235.35 MHz ( period = 4.249 ns )               ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[0]                   ; down       ; down     ; None                        ; None                      ; 8.061 ns                ;
; N/A   ; 236.35 MHz ( period = 4.231 ns )               ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[3]                   ; down       ; down     ; None                        ; None                      ; 7.972 ns                ;
; N/A   ; 238.78 MHz ( period = 4.188 ns )               ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[2]                   ; down       ; down     ; None                        ; None                      ; 7.972 ns                ;
; N/A   ; 273.07 MHz ( period = 3.662 ns )               ; updown_counter_noclock:inst|nIn[1]~latch ; updown_counter_noclock:inst|nIn[2]~latch ; down       ; down     ; None                        ; None                      ; 2.617 ns                ;
; N/A   ; 275.03 MHz ( period = 3.636 ns )               ; updown_counter_noclock:inst|nIn[0]~latch ; updown_counter_noclock:inst|nIn[1]~latch ; down       ; down     ; None                        ; None                      ; 2.626 ns                ;
; N/A   ; 282.49 MHz ( period = 3.540 ns )               ; updown_counter_noclock:inst|nIn[3]~latch ; updown_counter_noclock:inst|nIn[3]~latch ; down       ; down     ; None                        ; None                      ; 2.498 ns                ;
; N/A   ; 285.31 MHz ( period = 3.505 ns )               ; updown_counter_noclock:inst|nIn[2]~latch ; updown_counter_noclock:inst|nIn[3]~latch ; down       ; down     ; None                        ; None                      ; 2.463 ns                ;
; N/A   ; 302.02 MHz ( period = 3.311 ns )               ; updown_counter_noclock:inst|nIn[2]~latch ; updown_counter_noclock:inst|nIn[2]~latch ; down       ; down     ; None                        ; None                      ; 2.270 ns                ;
; N/A   ; 313.28 MHz ( period = 3.192 ns )               ; updown_counter_noclock:inst|nIn[1]~latch ; updown_counter_noclock:inst|nIn[1]~latch ; down       ; down     ; None                        ; None                      ; 2.180 ns                ;
; N/A   ; 384.02 MHz ( period = 2.604 ns )               ; updown_counter_noclock:inst|nIn[0]~latch ; updown_counter_noclock:inst|nIn[0]~latch ; down       ; down     ; None                        ; None                      ; 1.563 ns                ;
; N/A   ; 395.73 MHz ( period = 2.527 ns )               ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[4]                   ; down       ; down     ; None                        ; None                      ; 6.281 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[1]                   ; down       ; down     ; None                        ; None                      ; 5.897 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[5]                   ; down       ; down     ; None                        ; None                      ; 5.974 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[6]                   ; down       ; down     ; None                        ; None                      ; 5.967 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[0]                   ; down       ; down     ; None                        ; None                      ; 5.967 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[3]                   ; down       ; down     ; None                        ; None                      ; 5.878 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[2]                   ; down       ; down     ; None                        ; None                      ; 5.878 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[4]                   ; down       ; down     ; None                        ; None                      ; 4.924 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[1]                   ; down       ; down     ; None                        ; None                      ; 4.540 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[5]                   ; down       ; down     ; None                        ; None                      ; 4.617 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[6]                   ; down       ; down     ; None                        ; None                      ; 4.610 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[0]                   ; down       ; down     ; None                        ; None                      ; 4.610 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[3]                   ; down       ; down     ; None                        ; None                      ; 4.521 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[2]                   ; down       ; down     ; None                        ; None                      ; 4.521 ns                ;
+-------+------------------------------------------------+------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'reset'                                                                                                                                                                                                           ;
+------------------------------------------+----------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                         ; To                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[4] ; reset      ; reset    ; None                       ; None                       ; 1.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[1] ; reset      ; reset    ; None                       ; None                       ; 1.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[2] ; reset      ; reset    ; None                       ; None                       ; 2.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[3]~_emulated ; sevenseg:inst1|ones[0] ; reset      ; reset    ; None                       ; None                       ; 2.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[3]~_emulated ; sevenseg:inst1|ones[6] ; reset      ; reset    ; None                       ; None                       ; 2.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[3]~_emulated ; sevenseg:inst1|ones[5] ; reset      ; reset    ; None                       ; None                       ; 2.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[3] ; reset      ; reset    ; None                       ; None                       ; 2.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[1] ; reset      ; reset    ; None                       ; None                       ; 2.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[4] ; reset      ; reset    ; None                       ; None                       ; 2.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[2] ; reset      ; reset    ; None                       ; None                       ; 2.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[3] ; reset      ; reset    ; None                       ; None                       ; 2.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[1] ; reset      ; reset    ; None                       ; None                       ; 2.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[3] ; reset      ; reset    ; None                       ; None                       ; 2.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[2] ; reset      ; reset    ; None                       ; None                       ; 2.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[0] ; reset      ; reset    ; None                       ; None                       ; 2.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[0] ; reset      ; reset    ; None                       ; None                       ; 2.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[5] ; reset      ; reset    ; None                       ; None                       ; 2.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[6] ; reset      ; reset    ; None                       ; None                       ; 2.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[5] ; reset      ; reset    ; None                       ; None                       ; 2.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[6] ; reset      ; reset    ; None                       ; None                       ; 2.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[6] ; reset      ; reset    ; None                       ; None                       ; 3.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[0] ; reset      ; reset    ; None                       ; None                       ; 3.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[5] ; reset      ; reset    ; None                       ; None                       ; 3.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[4] ; reset      ; reset    ; None                       ; None                       ; 3.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[3]~_emulated ; sevenseg:inst1|ones[1] ; reset      ; reset    ; None                       ; None                       ; 3.460 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[3]~_emulated ; sevenseg:inst1|ones[4] ; reset      ; reset    ; None                       ; None                       ; 3.681 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[3]~_emulated ; sevenseg:inst1|ones[2] ; reset      ; reset    ; None                       ; None                       ; 3.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[3]~_emulated ; sevenseg:inst1|ones[3] ; reset      ; reset    ; None                       ; None                       ; 3.672 ns                 ;
+------------------------------------------+----------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'up'                                                                                                                                                                                                          ;
+------------------------------------------+------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                     ; To                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[4] ; up         ; up       ; None                       ; None                       ; 2.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[1] ; up         ; up       ; None                       ; None                       ; 1.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[2] ; up         ; up       ; None                       ; None                       ; 2.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[3] ; up         ; up       ; None                       ; None                       ; 2.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[1] ; up         ; up       ; None                       ; None                       ; 2.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[4] ; up         ; up       ; None                       ; None                       ; 3.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[2] ; up         ; up       ; None                       ; None                       ; 2.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[3] ; up         ; up       ; None                       ; None                       ; 2.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[1] ; up         ; up       ; None                       ; None                       ; 3.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[0] ; up         ; up       ; None                       ; None                       ; 3.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[5] ; up         ; up       ; None                       ; None                       ; 3.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[6] ; up         ; up       ; None                       ; None                       ; 3.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[3] ; up         ; up       ; None                       ; None                       ; 3.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[2] ; up         ; up       ; None                       ; None                       ; 3.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[0] ; up         ; up       ; None                       ; None                       ; 3.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[0] ; up         ; up       ; None                       ; None                       ; 3.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[6] ; up         ; up       ; None                       ; None                       ; 3.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[5] ; up         ; up       ; None                       ; None                       ; 3.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[6] ; up         ; up       ; None                       ; None                       ; 3.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[5] ; up         ; up       ; None                       ; None                       ; 3.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[6] ; up         ; up       ; None                       ; None                       ; 3.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[0] ; up         ; up       ; None                       ; None                       ; 3.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[5] ; up         ; up       ; None                       ; None                       ; 3.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[4] ; up         ; up       ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[1] ; up         ; up       ; None                       ; None                       ; 4.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[4] ; up         ; up       ; None                       ; None                       ; 4.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[2] ; up         ; up       ; None                       ; None                       ; 4.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[3] ; up         ; up       ; None                       ; None                       ; 4.433 ns                 ;
+------------------------------------------+------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'down'                                                                                                                                                                                                        ;
+------------------------------------------+------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                     ; To                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[4] ; down       ; down     ; None                       ; None                       ; 2.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[1] ; down       ; down     ; None                       ; None                       ; 1.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[2] ; down       ; down     ; None                       ; None                       ; 2.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[3] ; down       ; down     ; None                       ; None                       ; 2.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[1] ; down       ; down     ; None                       ; None                       ; 2.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[4] ; down       ; down     ; None                       ; None                       ; 3.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[2] ; down       ; down     ; None                       ; None                       ; 2.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[3] ; down       ; down     ; None                       ; None                       ; 2.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[1] ; down       ; down     ; None                       ; None                       ; 3.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[0] ; down       ; down     ; None                       ; None                       ; 3.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[5] ; down       ; down     ; None                       ; None                       ; 3.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[6] ; down       ; down     ; None                       ; None                       ; 3.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[3] ; down       ; down     ; None                       ; None                       ; 3.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[2] ; down       ; down     ; None                       ; None                       ; 3.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[0] ; down       ; down     ; None                       ; None                       ; 3.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[0] ; down       ; down     ; None                       ; None                       ; 3.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[6] ; down       ; down     ; None                       ; None                       ; 3.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[5] ; down       ; down     ; None                       ; None                       ; 3.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[6] ; down       ; down     ; None                       ; None                       ; 3.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[5] ; down       ; down     ; None                       ; None                       ; 3.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[6] ; down       ; down     ; None                       ; None                       ; 3.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[0] ; down       ; down     ; None                       ; None                       ; 3.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[5] ; down       ; down     ; None                       ; None                       ; 3.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[4] ; down       ; down     ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[1] ; down       ; down     ; None                       ; None                       ; 4.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[4] ; down       ; down     ; None                       ; None                       ; 4.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[2] ; down       ; down     ; None                       ; None                       ; 4.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[3] ; down       ; down     ; None                       ; None                       ; 4.433 ns                 ;
+------------------------------------------+------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; tsu                                                                                            ;
+-------+--------------+------------+------+------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                       ; To Clock ;
+-------+--------------+------------+------+------------------------------------------+----------+
; N/A   ; None         ; 7.737 ns   ; down ; updown_counter_noclock:inst|nIn[3]~latch ; up       ;
; N/A   ; None         ; 7.600 ns   ; down ; updown_counter_noclock:inst|nIn[3]~latch ; down     ;
; N/A   ; None         ; 7.600 ns   ; up   ; updown_counter_noclock:inst|nIn[3]~latch ; up       ;
; N/A   ; None         ; 7.463 ns   ; up   ; updown_counter_noclock:inst|nIn[3]~latch ; down     ;
; N/A   ; None         ; 6.759 ns   ; down ; sevenseg:inst1|ones[4]                   ; up       ;
; N/A   ; None         ; 6.622 ns   ; down ; sevenseg:inst1|ones[4]                   ; down     ;
; N/A   ; None         ; 6.622 ns   ; up   ; sevenseg:inst1|ones[4]                   ; up       ;
; N/A   ; None         ; 6.611 ns   ; down ; sevenseg:inst1|ones[4]                   ; reset    ;
; N/A   ; None         ; 6.606 ns   ; down ; sevenseg:inst1|ones[1]                   ; up       ;
; N/A   ; None         ; 6.485 ns   ; up   ; sevenseg:inst1|ones[4]                   ; down     ;
; N/A   ; None         ; 6.474 ns   ; up   ; sevenseg:inst1|ones[4]                   ; reset    ;
; N/A   ; None         ; 6.469 ns   ; down ; sevenseg:inst1|ones[1]                   ; down     ;
; N/A   ; None         ; 6.469 ns   ; up   ; sevenseg:inst1|ones[1]                   ; up       ;
; N/A   ; None         ; 6.458 ns   ; down ; sevenseg:inst1|ones[1]                   ; reset    ;
; N/A   ; None         ; 6.397 ns   ; down ; sevenseg:inst1|ones[5]                   ; up       ;
; N/A   ; None         ; 6.386 ns   ; down ; sevenseg:inst1|ones[6]                   ; up       ;
; N/A   ; None         ; 6.383 ns   ; down ; sevenseg:inst1|ones[0]                   ; up       ;
; N/A   ; None         ; 6.365 ns   ; down ; sevenseg:inst1|ones[3]                   ; up       ;
; N/A   ; None         ; 6.332 ns   ; up   ; sevenseg:inst1|ones[1]                   ; down     ;
; N/A   ; None         ; 6.322 ns   ; down ; sevenseg:inst1|ones[2]                   ; up       ;
; N/A   ; None         ; 6.321 ns   ; up   ; sevenseg:inst1|ones[1]                   ; reset    ;
; N/A   ; None         ; 6.260 ns   ; down ; sevenseg:inst1|ones[5]                   ; down     ;
; N/A   ; None         ; 6.260 ns   ; up   ; sevenseg:inst1|ones[5]                   ; up       ;
; N/A   ; None         ; 6.249 ns   ; down ; sevenseg:inst1|ones[6]                   ; down     ;
; N/A   ; None         ; 6.249 ns   ; down ; sevenseg:inst1|ones[5]                   ; reset    ;
; N/A   ; None         ; 6.249 ns   ; up   ; sevenseg:inst1|ones[6]                   ; up       ;
; N/A   ; None         ; 6.246 ns   ; down ; sevenseg:inst1|ones[0]                   ; down     ;
; N/A   ; None         ; 6.246 ns   ; up   ; sevenseg:inst1|ones[0]                   ; up       ;
; N/A   ; None         ; 6.238 ns   ; down ; sevenseg:inst1|ones[6]                   ; reset    ;
; N/A   ; None         ; 6.235 ns   ; down ; sevenseg:inst1|ones[0]                   ; reset    ;
; N/A   ; None         ; 6.228 ns   ; down ; sevenseg:inst1|ones[3]                   ; down     ;
; N/A   ; None         ; 6.228 ns   ; up   ; sevenseg:inst1|ones[3]                   ; up       ;
; N/A   ; None         ; 6.217 ns   ; down ; sevenseg:inst1|ones[3]                   ; reset    ;
; N/A   ; None         ; 6.185 ns   ; down ; sevenseg:inst1|ones[2]                   ; down     ;
; N/A   ; None         ; 6.185 ns   ; up   ; sevenseg:inst1|ones[2]                   ; up       ;
; N/A   ; None         ; 6.174 ns   ; down ; sevenseg:inst1|ones[2]                   ; reset    ;
; N/A   ; None         ; 6.123 ns   ; up   ; sevenseg:inst1|ones[5]                   ; down     ;
; N/A   ; None         ; 6.112 ns   ; up   ; sevenseg:inst1|ones[6]                   ; down     ;
; N/A   ; None         ; 6.112 ns   ; up   ; sevenseg:inst1|ones[5]                   ; reset    ;
; N/A   ; None         ; 6.109 ns   ; up   ; sevenseg:inst1|ones[0]                   ; down     ;
; N/A   ; None         ; 6.101 ns   ; up   ; sevenseg:inst1|ones[6]                   ; reset    ;
; N/A   ; None         ; 6.098 ns   ; up   ; sevenseg:inst1|ones[0]                   ; reset    ;
; N/A   ; None         ; 6.091 ns   ; up   ; sevenseg:inst1|ones[3]                   ; down     ;
; N/A   ; None         ; 6.080 ns   ; up   ; sevenseg:inst1|ones[3]                   ; reset    ;
; N/A   ; None         ; 6.048 ns   ; up   ; sevenseg:inst1|ones[2]                   ; down     ;
; N/A   ; None         ; 6.037 ns   ; up   ; sevenseg:inst1|ones[2]                   ; reset    ;
; N/A   ; None         ; 5.796 ns   ; down ; updown_counter_noclock:inst|nIn[2]~latch ; up       ;
; N/A   ; None         ; 5.659 ns   ; down ; updown_counter_noclock:inst|nIn[2]~latch ; down     ;
; N/A   ; None         ; 5.659 ns   ; up   ; updown_counter_noclock:inst|nIn[2]~latch ; up       ;
; N/A   ; None         ; 5.522 ns   ; up   ; updown_counter_noclock:inst|nIn[2]~latch ; down     ;
; N/A   ; None         ; 3.635 ns   ; down ; updown_counter_noclock:inst|nIn[1]~latch ; up       ;
; N/A   ; None         ; 3.498 ns   ; down ; updown_counter_noclock:inst|nIn[1]~latch ; down     ;
; N/A   ; None         ; 3.498 ns   ; up   ; updown_counter_noclock:inst|nIn[1]~latch ; up       ;
; N/A   ; None         ; 3.361 ns   ; up   ; updown_counter_noclock:inst|nIn[1]~latch ; down     ;
; N/A   ; None         ; 2.603 ns   ; down ; updown_counter_noclock:inst|nIn[0]~latch ; up       ;
; N/A   ; None         ; 2.466 ns   ; down ; updown_counter_noclock:inst|nIn[0]~latch ; down     ;
; N/A   ; None         ; 2.466 ns   ; up   ; updown_counter_noclock:inst|nIn[0]~latch ; up       ;
; N/A   ; None         ; 2.329 ns   ; up   ; updown_counter_noclock:inst|nIn[0]~latch ; down     ;
+-------+--------------+------------+------+------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------+
; tco                                                                                                       ;
+-------+--------------+------------+----------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                         ; To        ; From Clock ;
+-------+--------------+------------+----------------------------------------------+-----------+------------+
; N/A   ; None         ; 22.930 ns  ; sevenseg:inst1|ones[6]                       ; ssOut1[6] ; down       ;
; N/A   ; None         ; 22.889 ns  ; sevenseg:inst1|ones[2]                       ; ssOut1[2] ; down       ;
; N/A   ; None         ; 22.809 ns  ; sevenseg:inst1|ones[6]                       ; ssOut1[6] ; reset      ;
; N/A   ; None         ; 22.793 ns  ; sevenseg:inst1|ones[6]                       ; ssOut1[6] ; up         ;
; N/A   ; None         ; 22.768 ns  ; sevenseg:inst1|ones[2]                       ; ssOut1[2] ; reset      ;
; N/A   ; None         ; 22.752 ns  ; sevenseg:inst1|ones[2]                       ; ssOut1[2] ; up         ;
; N/A   ; None         ; 22.584 ns  ; sevenseg:inst1|ones[0]                       ; ssOut1[0] ; down       ;
; N/A   ; None         ; 22.463 ns  ; sevenseg:inst1|ones[0]                       ; ssOut1[0] ; reset      ;
; N/A   ; None         ; 22.447 ns  ; sevenseg:inst1|ones[0]                       ; ssOut1[0] ; up         ;
; N/A   ; None         ; 22.058 ns  ; sevenseg:inst1|ones[5]                       ; ssOut1[5] ; down       ;
; N/A   ; None         ; 21.937 ns  ; sevenseg:inst1|ones[5]                       ; ssOut1[5] ; reset      ;
; N/A   ; None         ; 21.927 ns  ; sevenseg:inst1|ones[3]                       ; ssOut1[3] ; down       ;
; N/A   ; None         ; 21.921 ns  ; sevenseg:inst1|ones[5]                       ; ssOut1[5] ; up         ;
; N/A   ; None         ; 21.806 ns  ; sevenseg:inst1|ones[3]                       ; ssOut1[3] ; reset      ;
; N/A   ; None         ; 21.790 ns  ; sevenseg:inst1|ones[3]                       ; ssOut1[3] ; up         ;
; N/A   ; None         ; 21.589 ns  ; sevenseg:inst1|ones[4]                       ; ssOut1[4] ; down       ;
; N/A   ; None         ; 21.512 ns  ; sevenseg:inst1|ones[1]                       ; ssOut1[1] ; down       ;
; N/A   ; None         ; 21.468 ns  ; sevenseg:inst1|ones[4]                       ; ssOut1[4] ; reset      ;
; N/A   ; None         ; 21.452 ns  ; sevenseg:inst1|ones[4]                       ; ssOut1[4] ; up         ;
; N/A   ; None         ; 21.391 ns  ; sevenseg:inst1|ones[1]                       ; ssOut1[1] ; reset      ;
; N/A   ; None         ; 21.375 ns  ; sevenseg:inst1|ones[1]                       ; ssOut1[1] ; up         ;
; N/A   ; None         ; 19.075 ns  ; updown_counter_noclock:inst|nIn[0]~latch     ; ssOut2[5] ; down       ;
; N/A   ; None         ; 18.954 ns  ; updown_counter_noclock:inst|nIn[0]~_emulated ; ssOut2[5] ; reset      ;
; N/A   ; None         ; 18.938 ns  ; updown_counter_noclock:inst|nIn[0]~latch     ; ssOut2[5] ; up         ;
; N/A   ; None         ; 18.737 ns  ; updown_counter_noclock:inst|nIn[0]~latch     ; ssOut2[0] ; down       ;
; N/A   ; None         ; 18.721 ns  ; updown_counter_noclock:inst|nIn[0]~latch     ; ssOut2[4] ; down       ;
; N/A   ; None         ; 18.711 ns  ; updown_counter_noclock:inst|nIn[0]~latch     ; ssOut2[3] ; down       ;
; N/A   ; None         ; 18.616 ns  ; updown_counter_noclock:inst|nIn[0]~_emulated ; ssOut2[0] ; reset      ;
; N/A   ; None         ; 18.600 ns  ; updown_counter_noclock:inst|nIn[0]~latch     ; ssOut2[0] ; up         ;
; N/A   ; None         ; 18.600 ns  ; updown_counter_noclock:inst|nIn[0]~_emulated ; ssOut2[4] ; reset      ;
; N/A   ; None         ; 18.590 ns  ; updown_counter_noclock:inst|nIn[0]~_emulated ; ssOut2[3] ; reset      ;
; N/A   ; None         ; 18.584 ns  ; updown_counter_noclock:inst|nIn[0]~latch     ; ssOut2[4] ; up         ;
; N/A   ; None         ; 18.574 ns  ; updown_counter_noclock:inst|nIn[0]~latch     ; ssOut2[3] ; up         ;
; N/A   ; None         ; 16.940 ns  ; updown_counter_noclock:inst|nIn[1]~latch     ; ssOut2[5] ; down       ;
; N/A   ; None         ; 16.814 ns  ; updown_counter_noclock:inst|nIn[1]~_emulated ; ssOut2[5] ; reset      ;
; N/A   ; None         ; 16.803 ns  ; updown_counter_noclock:inst|nIn[1]~latch     ; ssOut2[5] ; up         ;
; N/A   ; None         ; 16.602 ns  ; updown_counter_noclock:inst|nIn[1]~latch     ; ssOut2[0] ; down       ;
; N/A   ; None         ; 16.586 ns  ; updown_counter_noclock:inst|nIn[1]~latch     ; ssOut2[4] ; down       ;
; N/A   ; None         ; 16.576 ns  ; updown_counter_noclock:inst|nIn[1]~latch     ; ssOut2[3] ; down       ;
; N/A   ; None         ; 16.476 ns  ; updown_counter_noclock:inst|nIn[1]~_emulated ; ssOut2[0] ; reset      ;
; N/A   ; None         ; 16.465 ns  ; updown_counter_noclock:inst|nIn[1]~latch     ; ssOut2[0] ; up         ;
; N/A   ; None         ; 16.460 ns  ; updown_counter_noclock:inst|nIn[1]~_emulated ; ssOut2[4] ; reset      ;
; N/A   ; None         ; 16.450 ns  ; updown_counter_noclock:inst|nIn[1]~_emulated ; ssOut2[3] ; reset      ;
; N/A   ; None         ; 16.449 ns  ; updown_counter_noclock:inst|nIn[1]~latch     ; ssOut2[4] ; up         ;
; N/A   ; None         ; 16.439 ns  ; updown_counter_noclock:inst|nIn[1]~latch     ; ssOut2[3] ; up         ;
; N/A   ; None         ; 14.842 ns  ; updown_counter_noclock:inst|nIn[2]~latch     ; ssOut2[5] ; down       ;
; N/A   ; None         ; 14.705 ns  ; updown_counter_noclock:inst|nIn[2]~latch     ; ssOut2[5] ; up         ;
; N/A   ; None         ; 14.685 ns  ; updown_counter_noclock:inst|nIn[2]~_emulated ; ssOut2[5] ; reset      ;
; N/A   ; None         ; 14.504 ns  ; updown_counter_noclock:inst|nIn[2]~latch     ; ssOut2[0] ; down       ;
; N/A   ; None         ; 14.488 ns  ; updown_counter_noclock:inst|nIn[2]~latch     ; ssOut2[4] ; down       ;
; N/A   ; None         ; 14.478 ns  ; updown_counter_noclock:inst|nIn[2]~latch     ; ssOut2[3] ; down       ;
; N/A   ; None         ; 14.367 ns  ; updown_counter_noclock:inst|nIn[2]~latch     ; ssOut2[0] ; up         ;
; N/A   ; None         ; 14.351 ns  ; updown_counter_noclock:inst|nIn[2]~latch     ; ssOut2[4] ; up         ;
; N/A   ; None         ; 14.347 ns  ; updown_counter_noclock:inst|nIn[2]~_emulated ; ssOut2[0] ; reset      ;
; N/A   ; None         ; 14.341 ns  ; updown_counter_noclock:inst|nIn[2]~latch     ; ssOut2[3] ; up         ;
; N/A   ; None         ; 14.331 ns  ; updown_counter_noclock:inst|nIn[2]~_emulated ; ssOut2[4] ; reset      ;
; N/A   ; None         ; 14.321 ns  ; updown_counter_noclock:inst|nIn[2]~_emulated ; ssOut2[3] ; reset      ;
; N/A   ; None         ; 13.485 ns  ; updown_counter_noclock:inst|nIn[3]~latch     ; ssOut2[5] ; down       ;
; N/A   ; None         ; 13.348 ns  ; updown_counter_noclock:inst|nIn[3]~latch     ; ssOut2[5] ; up         ;
; N/A   ; None         ; 13.147 ns  ; updown_counter_noclock:inst|nIn[3]~latch     ; ssOut2[0] ; down       ;
; N/A   ; None         ; 13.131 ns  ; updown_counter_noclock:inst|nIn[3]~latch     ; ssOut2[4] ; down       ;
; N/A   ; None         ; 13.121 ns  ; updown_counter_noclock:inst|nIn[3]~latch     ; ssOut2[3] ; down       ;
; N/A   ; None         ; 13.010 ns  ; updown_counter_noclock:inst|nIn[3]~latch     ; ssOut2[0] ; up         ;
; N/A   ; None         ; 12.994 ns  ; updown_counter_noclock:inst|nIn[3]~latch     ; ssOut2[4] ; up         ;
; N/A   ; None         ; 12.984 ns  ; updown_counter_noclock:inst|nIn[3]~latch     ; ssOut2[3] ; up         ;
; N/A   ; None         ; 12.687 ns  ; updown_counter_noclock:inst|nIn[3]~_emulated ; ssOut2[5] ; reset      ;
; N/A   ; None         ; 12.349 ns  ; updown_counter_noclock:inst|nIn[3]~_emulated ; ssOut2[0] ; reset      ;
; N/A   ; None         ; 12.333 ns  ; updown_counter_noclock:inst|nIn[3]~_emulated ; ssOut2[4] ; reset      ;
; N/A   ; None         ; 12.323 ns  ; updown_counter_noclock:inst|nIn[3]~_emulated ; ssOut2[3] ; reset      ;
+-------+--------------+------------+----------------------------------------------+-----------+------------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To        ;
+-------+-------------------+-----------------+------+-----------+
; N/A   ; None              ; 18.937 ns       ; down ; ssOut2[5] ;
; N/A   ; None              ; 18.800 ns       ; up   ; ssOut2[5] ;
; N/A   ; None              ; 18.599 ns       ; down ; ssOut2[0] ;
; N/A   ; None              ; 18.583 ns       ; down ; ssOut2[4] ;
; N/A   ; None              ; 18.573 ns       ; down ; ssOut2[3] ;
; N/A   ; None              ; 18.462 ns       ; up   ; ssOut2[0] ;
; N/A   ; None              ; 18.446 ns       ; up   ; ssOut2[4] ;
; N/A   ; None              ; 18.436 ns       ; up   ; ssOut2[3] ;
+-------+-------------------+-----------------+------+-----------+


+------------------------------------------------------------------------------------------------------+
; th                                                                                                   ;
+---------------+-------------+-----------+------+------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                       ; To Clock ;
+---------------+-------------+-----------+------+------------------------------------------+----------+
; N/A           ; None        ; 10.885 ns ; up   ; sevenseg:inst1|ones[4]                   ; down     ;
; N/A           ; None        ; 10.817 ns ; up   ; sevenseg:inst1|ones[1]                   ; down     ;
; N/A           ; None        ; 10.764 ns ; up   ; sevenseg:inst1|ones[4]                   ; reset    ;
; N/A           ; None        ; 10.748 ns ; down ; sevenseg:inst1|ones[4]                   ; down     ;
; N/A           ; None        ; 10.748 ns ; up   ; sevenseg:inst1|ones[4]                   ; up       ;
; N/A           ; None        ; 10.696 ns ; up   ; sevenseg:inst1|ones[1]                   ; reset    ;
; N/A           ; None        ; 10.680 ns ; down ; sevenseg:inst1|ones[1]                   ; down     ;
; N/A           ; None        ; 10.680 ns ; up   ; sevenseg:inst1|ones[1]                   ; up       ;
; N/A           ; None        ; 10.627 ns ; down ; sevenseg:inst1|ones[4]                   ; reset    ;
; N/A           ; None        ; 10.611 ns ; down ; sevenseg:inst1|ones[4]                   ; up       ;
; N/A           ; None        ; 10.559 ns ; down ; sevenseg:inst1|ones[1]                   ; reset    ;
; N/A           ; None        ; 10.543 ns ; down ; sevenseg:inst1|ones[1]                   ; up       ;
; N/A           ; None        ; 10.386 ns ; up   ; sevenseg:inst1|ones[2]                   ; down     ;
; N/A           ; None        ; 10.290 ns ; up   ; sevenseg:inst1|ones[3]                   ; down     ;
; N/A           ; None        ; 10.265 ns ; up   ; sevenseg:inst1|ones[2]                   ; reset    ;
; N/A           ; None        ; 10.249 ns ; down ; sevenseg:inst1|ones[2]                   ; down     ;
; N/A           ; None        ; 10.249 ns ; up   ; sevenseg:inst1|ones[2]                   ; up       ;
; N/A           ; None        ; 10.169 ns ; up   ; sevenseg:inst1|ones[3]                   ; reset    ;
; N/A           ; None        ; 10.157 ns ; up   ; sevenseg:inst1|ones[0]                   ; down     ;
; N/A           ; None        ; 10.153 ns ; down ; sevenseg:inst1|ones[3]                   ; down     ;
; N/A           ; None        ; 10.153 ns ; up   ; sevenseg:inst1|ones[3]                   ; up       ;
; N/A           ; None        ; 10.151 ns ; up   ; sevenseg:inst1|ones[6]                   ; down     ;
; N/A           ; None        ; 10.149 ns ; up   ; sevenseg:inst1|ones[5]                   ; down     ;
; N/A           ; None        ; 10.128 ns ; down ; sevenseg:inst1|ones[2]                   ; reset    ;
; N/A           ; None        ; 10.112 ns ; down ; sevenseg:inst1|ones[2]                   ; up       ;
; N/A           ; None        ; 10.036 ns ; up   ; sevenseg:inst1|ones[0]                   ; reset    ;
; N/A           ; None        ; 10.032 ns ; down ; sevenseg:inst1|ones[3]                   ; reset    ;
; N/A           ; None        ; 10.030 ns ; up   ; sevenseg:inst1|ones[6]                   ; reset    ;
; N/A           ; None        ; 10.028 ns ; up   ; sevenseg:inst1|ones[5]                   ; reset    ;
; N/A           ; None        ; 10.020 ns ; down ; sevenseg:inst1|ones[0]                   ; down     ;
; N/A           ; None        ; 10.020 ns ; up   ; sevenseg:inst1|ones[0]                   ; up       ;
; N/A           ; None        ; 10.016 ns ; down ; sevenseg:inst1|ones[3]                   ; up       ;
; N/A           ; None        ; 10.014 ns ; down ; sevenseg:inst1|ones[6]                   ; down     ;
; N/A           ; None        ; 10.014 ns ; up   ; sevenseg:inst1|ones[6]                   ; up       ;
; N/A           ; None        ; 10.012 ns ; down ; sevenseg:inst1|ones[5]                   ; down     ;
; N/A           ; None        ; 10.012 ns ; up   ; sevenseg:inst1|ones[5]                   ; up       ;
; N/A           ; None        ; 9.899 ns  ; down ; sevenseg:inst1|ones[0]                   ; reset    ;
; N/A           ; None        ; 9.893 ns  ; down ; sevenseg:inst1|ones[6]                   ; reset    ;
; N/A           ; None        ; 9.891 ns  ; down ; sevenseg:inst1|ones[5]                   ; reset    ;
; N/A           ; None        ; 9.883 ns  ; down ; sevenseg:inst1|ones[0]                   ; up       ;
; N/A           ; None        ; 9.877 ns  ; down ; sevenseg:inst1|ones[6]                   ; up       ;
; N/A           ; None        ; 9.875 ns  ; down ; sevenseg:inst1|ones[5]                   ; up       ;
; N/A           ; None        ; -0.567 ns ; up   ; updown_counter_noclock:inst|nIn[1]~latch ; down     ;
; N/A           ; None        ; -0.573 ns ; up   ; updown_counter_noclock:inst|nIn[2]~latch ; down     ;
; N/A           ; None        ; -0.704 ns ; up   ; updown_counter_noclock:inst|nIn[1]~latch ; up       ;
; N/A           ; None        ; -0.710 ns ; up   ; updown_counter_noclock:inst|nIn[2]~latch ; up       ;
; N/A           ; None        ; -0.765 ns ; up   ; updown_counter_noclock:inst|nIn[3]~latch ; down     ;
; N/A           ; None        ; -0.902 ns ; up   ; updown_counter_noclock:inst|nIn[3]~latch ; up       ;
; N/A           ; None        ; -1.288 ns ; up   ; updown_counter_noclock:inst|nIn[0]~latch ; down     ;
; N/A           ; None        ; -1.425 ns ; down ; updown_counter_noclock:inst|nIn[0]~latch ; down     ;
; N/A           ; None        ; -1.425 ns ; up   ; updown_counter_noclock:inst|nIn[0]~latch ; up       ;
; N/A           ; None        ; -1.562 ns ; down ; updown_counter_noclock:inst|nIn[0]~latch ; up       ;
; N/A           ; None        ; -1.871 ns ; down ; updown_counter_noclock:inst|nIn[3]~latch ; down     ;
; N/A           ; None        ; -2.008 ns ; down ; updown_counter_noclock:inst|nIn[3]~latch ; up       ;
; N/A           ; None        ; -2.043 ns ; down ; updown_counter_noclock:inst|nIn[1]~latch ; down     ;
; N/A           ; None        ; -2.102 ns ; down ; updown_counter_noclock:inst|nIn[2]~latch ; down     ;
; N/A           ; None        ; -2.180 ns ; down ; updown_counter_noclock:inst|nIn[1]~latch ; up       ;
; N/A           ; None        ; -2.239 ns ; down ; updown_counter_noclock:inst|nIn[2]~latch ; up       ;
+---------------+-------------+-----------+------+------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition
    Info: Processing started: Wed Oct 23 15:46:48 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Up-Down-Counter -c Up-Down-Counter --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "updown_counter_noclock:inst|nIn[1]~latch" is a latch
    Warning: Node "updown_counter_noclock:inst|nIn[0]~latch" is a latch
    Warning: Node "updown_counter_noclock:inst|nIn[2]~latch" is a latch
    Warning: Node "updown_counter_noclock:inst|nIn[3]~latch" is a latch
    Warning: Node "sevenseg:inst1|ones[6]" is a latch
    Warning: Node "sevenseg:inst1|ones[5]" is a latch
    Warning: Node "sevenseg:inst1|ones[4]" is a latch
    Warning: Node "sevenseg:inst1|ones[3]" is a latch
    Warning: Node "sevenseg:inst1|ones[2]" is a latch
    Warning: Node "sevenseg:inst1|ones[1]" is a latch
    Warning: Node "sevenseg:inst1|ones[0]" is a latch
Warning: Found combinational loop of 2 nodes
    Warning: Node "updown_counter_noclock:inst|nIn[3]~head_lut"
    Warning: Node "updown_counter_noclock:inst|Add0~79"
Warning: Found combinational loop of 2 nodes
    Warning: Node "updown_counter_noclock:inst|nIn[2]~head_lut"
    Warning: Node "updown_counter_noclock:inst|Add0~77"
Warning: Found combinational loop of 2 nodes
    Warning: Node "updown_counter_noclock:inst|nIn[1]~head_lut"
    Warning: Node "updown_counter_noclock:inst|Add0~75"
Warning: Found combinational loop of 1 nodes
    Warning: Node "updown_counter_noclock:inst|nIn[0]~head_lut"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "reset" is an undefined clock
    Info: Assuming node "up" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "down" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "updown_counter_noclock:inst|nIn[3]~latch" as buffer
    Info: Detected ripple clock "updown_counter_noclock:inst|nIn[2]~latch" as buffer
    Info: Detected ripple clock "updown_counter_noclock:inst|nIn[0]~latch" as buffer
    Info: Detected ripple clock "updown_counter_noclock:inst|nIn[1]~latch" as buffer
    Info: Detected gated clock "sevenseg:inst1|Mux15~68" as buffer
    Info: Detected gated clock "sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15" as buffer
    Info: Detected gated clock "sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~14" as buffer
    Info: Detected gated clock "sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~13" as buffer
    Info: Detected gated clock "sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~12" as buffer
    Info: Detected gated clock "updown_counter_noclock:inst|Add0~78" as buffer
    Info: Detected ripple clock "updown_counter_noclock:inst|nIn[3]~_emulated" as buffer
    Info: Detected gated clock "updown_counter_noclock:inst|nIn[3]~head_lut" as buffer
    Info: Detected gated clock "updown_counter_noclock:inst|Add0~76" as buffer
    Info: Detected ripple clock "updown_counter_noclock:inst|nIn[2]~_emulated" as buffer
    Info: Detected gated clock "updown_counter_noclock:inst|nIn[2]~head_lut" as buffer
    Info: Detected ripple clock "updown_counter_noclock:inst|nIn[0]~_emulated" as buffer
    Info: Detected gated clock "updown_counter_noclock:inst|nIn[0]~head_lut" as buffer
    Info: Detected ripple clock "updown_counter_noclock:inst|nIn[1]~_emulated" as buffer
    Info: Detected gated clock "updown_counter_noclock:inst|nIn[3]~1" as buffer
    Info: Detected gated clock "updown_counter_noclock:inst|nIn[1]~head_lut" as buffer
Info: Clock "reset" has Internal fmax of 150.88 MHz between source register "updown_counter_noclock:inst|nIn[0]~_emulated" and destination register "sevenseg:inst1|ones[4]" (period= 6.628 ns)
    Info: + Longest register to register delay is 10.384 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y12_N5; Fanout = 2; REG Node = 'updown_counter_noclock:inst|nIn[0]~_emulated'
        Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[0]~head_lut'
            Info: Loc. = LCCOMB_X37_Y12_N4; Node "updown_counter_noclock:inst|nIn[0]~head_lut"
        Info: 3: + IC(0.318 ns) + CELL(0.495 ns) = 1.171 ns; Loc. = LCCOMB_X37_Y12_N8; Fanout = 4; COMB Node = 'updown_counter_noclock:inst|Add0~74'
        Info: 4: + IC(0.000 ns) + CELL(1.327 ns) = 2.498 ns; Loc. = LCCOMB_X37_Y12_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[1]~head_lut'
            Info: Loc. = LCCOMB_X37_Y12_N0; Node "updown_counter_noclock:inst|nIn[1]~head_lut"
            Info: Loc. = LCCOMB_X37_Y12_N10; Node "updown_counter_noclock:inst|Add0~75"
        Info: 5: + IC(0.306 ns) + CELL(0.495 ns) = 3.299 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 4; COMB Node = 'updown_counter_noclock:inst|Add0~76'
        Info: 6: + IC(0.000 ns) + CELL(1.328 ns) = 4.627 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[2]~head_lut'
            Info: Loc. = LCCOMB_X37_Y12_N2; Node "updown_counter_noclock:inst|nIn[2]~head_lut"
            Info: Loc. = LCCOMB_X37_Y12_N12; Node "updown_counter_noclock:inst|Add0~77"
        Info: 7: + IC(0.356 ns) + CELL(0.495 ns) = 5.478 ns; Loc. = LCCOMB_X37_Y12_N12; Fanout = 3; COMB Node = 'updown_counter_noclock:inst|Add0~78'
        Info: 8: + IC(0.000 ns) + CELL(1.101 ns) = 6.579 ns; Loc. = LCCOMB_X38_Y12_N6; Fanout = 6; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[3]~head_lut'
            Info: Loc. = LCCOMB_X38_Y12_N6; Node "updown_counter_noclock:inst|nIn[3]~head_lut"
            Info: Loc. = LCCOMB_X37_Y12_N14; Node "updown_counter_noclock:inst|Add0~79"
        Info: 9: + IC(0.342 ns) + CELL(0.517 ns) = 7.438 ns; Loc. = LCCOMB_X38_Y12_N12; Fanout = 1; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15'
        Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 7.896 ns; Loc. = LCCOMB_X38_Y12_N14; Fanout = 4; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16'
        Info: 11: + IC(0.323 ns) + CELL(0.322 ns) = 8.541 ns; Loc. = LCCOMB_X38_Y12_N18; Fanout = 7; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[13]~75'
        Info: 12: + IC(0.825 ns) + CELL(0.322 ns) = 9.688 ns; Loc. = LCCOMB_X37_Y12_N6; Fanout = 1; COMB Node = 'sevenseg:inst1|Mux12~34'
        Info: 13: + IC(0.518 ns) + CELL(0.178 ns) = 10.384 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 1; REG Node = 'sevenseg:inst1|ones[4]'
        Info: Total cell delay = 7.396 ns ( 71.22 % )
        Info: Total interconnect delay = 2.988 ns ( 28.78 % )
    Info: - Smallest clock skew is 5.208 ns
        Info: + Shortest clock path from clock "reset" to destination register is 8.306 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 4; CLK Node = 'reset'
            Info: 2: + IC(1.632 ns) + CELL(0.879 ns) = 3.375 ns; Loc. = LCFF_X37_Y12_N1; Fanout = 3; REG Node = 'updown_counter_noclock:inst|nIn[1]~_emulated'
            Info: 3: + IC(0.000 ns) + CELL(0.358 ns) = 3.733 ns; Loc. = LCCOMB_X37_Y12_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[1]~head_lut'
                Info: Loc. = LCCOMB_X37_Y12_N0; Node "updown_counter_noclock:inst|nIn[1]~head_lut"
                Info: Loc. = LCCOMB_X37_Y12_N10; Node "updown_counter_noclock:inst|Add0~75"
            Info: 4: + IC(0.304 ns) + CELL(0.178 ns) = 4.215 ns; Loc. = LCCOMB_X37_Y12_N28; Fanout = 1; COMB Node = 'sevenseg:inst1|Mux15~67'
            Info: 5: + IC(0.297 ns) + CELL(0.178 ns) = 4.690 ns; Loc. = LCCOMB_X37_Y12_N24; Fanout = 1; COMB Node = 'sevenseg:inst1|Mux15~69'
            Info: 6: + IC(1.921 ns) + CELL(0.000 ns) = 6.611 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'sevenseg:inst1|Mux15~69clkctrl'
            Info: 7: + IC(1.376 ns) + CELL(0.319 ns) = 8.306 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 1; REG Node = 'sevenseg:inst1|ones[4]'
            Info: Total cell delay = 2.776 ns ( 33.42 % )
            Info: Total interconnect delay = 5.530 ns ( 66.58 % )
        Info: - Longest clock path from clock "reset" to source register is 3.098 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 4; CLK Node = 'reset'
            Info: 2: + IC(1.632 ns) + CELL(0.602 ns) = 3.098 ns; Loc. = LCFF_X37_Y12_N5; Fanout = 2; REG Node = 'updown_counter_noclock:inst|nIn[0]~_emulated'
            Info: Total cell delay = 1.466 ns ( 47.32 % )
            Info: Total interconnect delay = 1.632 ns ( 52.68 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is 1.175 ns
Info: Clock "up" has Internal fmax of 129.23 MHz between source register "updown_counter_noclock:inst|nIn[0]~latch" and destination register "updown_counter_noclock:inst|nIn[3]~latch" (period= 7.738 ns)
    Info: + Longest register to register delay is 6.694 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 3; REG Node = 'updown_counter_noclock:inst|nIn[0]~latch'
        Info: 2: + IC(0.000 ns) + CELL(0.486 ns) = 0.486 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[0]~head_lut'
            Info: Loc. = LCCOMB_X37_Y12_N4; Node "updown_counter_noclock:inst|nIn[0]~head_lut"
        Info: 3: + IC(0.318 ns) + CELL(0.495 ns) = 1.299 ns; Loc. = LCCOMB_X37_Y12_N8; Fanout = 4; COMB Node = 'updown_counter_noclock:inst|Add0~74'
        Info: 4: + IC(0.000 ns) + CELL(1.327 ns) = 2.626 ns; Loc. = LCCOMB_X37_Y12_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[1]~head_lut'
            Info: Loc. = LCCOMB_X37_Y12_N0; Node "updown_counter_noclock:inst|nIn[1]~head_lut"
            Info: Loc. = LCCOMB_X37_Y12_N10; Node "updown_counter_noclock:inst|Add0~75"
        Info: 5: + IC(0.306 ns) + CELL(0.495 ns) = 3.427 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 4; COMB Node = 'updown_counter_noclock:inst|Add0~76'
        Info: 6: + IC(0.000 ns) + CELL(1.328 ns) = 4.755 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[2]~head_lut'
            Info: Loc. = LCCOMB_X37_Y12_N2; Node "updown_counter_noclock:inst|nIn[2]~head_lut"
            Info: Loc. = LCCOMB_X37_Y12_N12; Node "updown_counter_noclock:inst|Add0~77"
        Info: 7: + IC(0.356 ns) + CELL(0.495 ns) = 5.606 ns; Loc. = LCCOMB_X37_Y12_N12; Fanout = 3; COMB Node = 'updown_counter_noclock:inst|Add0~78'
        Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 6.064 ns; Loc. = LCCOMB_X37_Y12_N14; Fanout = 2; COMB LOOP Node = 'updown_counter_noclock:inst|Add0~79'
            Info: Loc. = LCCOMB_X38_Y12_N6; Node "updown_counter_noclock:inst|nIn[3]~head_lut"
            Info: Loc. = LCCOMB_X37_Y12_N14; Node "updown_counter_noclock:inst|Add0~79"
        Info: 9: + IC(0.311 ns) + CELL(0.319 ns) = 6.694 ns; Loc. = LCCOMB_X37_Y12_N20; Fanout = 4; REG Node = 'updown_counter_noclock:inst|nIn[3]~latch'
        Info: Total cell delay = 5.403 ns ( 80.71 % )
        Info: Total interconnect delay = 1.291 ns ( 19.29 % )
    Info: - Smallest clock skew is -0.002 ns
        Info: + Shortest clock path from clock "up" to destination register is 3.229 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 12; CLK Node = 'up'
            Info: 2: + IC(1.645 ns) + CELL(0.178 ns) = 2.687 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst|nIn[3]~1'
            Info: 3: + IC(0.364 ns) + CELL(0.178 ns) = 3.229 ns; Loc. = LCCOMB_X37_Y12_N20; Fanout = 4; REG Node = 'updown_counter_noclock:inst|nIn[3]~latch'
            Info: Total cell delay = 1.220 ns ( 37.78 % )
            Info: Total interconnect delay = 2.009 ns ( 62.22 % )
        Info: - Longest clock path from clock "up" to source register is 3.231 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 12; CLK Node = 'up'
            Info: 2: + IC(1.645 ns) + CELL(0.178 ns) = 2.687 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst|nIn[3]~1'
            Info: 3: + IC(0.366 ns) + CELL(0.178 ns) = 3.231 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 3; REG Node = 'updown_counter_noclock:inst|nIn[0]~latch'
            Info: Total cell delay = 1.220 ns ( 37.76 % )
            Info: Total interconnect delay = 2.011 ns ( 62.24 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.042 ns
Info: Clock "down" has Internal fmax of 129.23 MHz between source register "updown_counter_noclock:inst|nIn[0]~latch" and destination register "updown_counter_noclock:inst|nIn[3]~latch" (period= 7.738 ns)
    Info: + Longest register to register delay is 6.694 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 3; REG Node = 'updown_counter_noclock:inst|nIn[0]~latch'
        Info: 2: + IC(0.000 ns) + CELL(0.486 ns) = 0.486 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[0]~head_lut'
            Info: Loc. = LCCOMB_X37_Y12_N4; Node "updown_counter_noclock:inst|nIn[0]~head_lut"
        Info: 3: + IC(0.318 ns) + CELL(0.495 ns) = 1.299 ns; Loc. = LCCOMB_X37_Y12_N8; Fanout = 4; COMB Node = 'updown_counter_noclock:inst|Add0~74'
        Info: 4: + IC(0.000 ns) + CELL(1.327 ns) = 2.626 ns; Loc. = LCCOMB_X37_Y12_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[1]~head_lut'
            Info: Loc. = LCCOMB_X37_Y12_N0; Node "updown_counter_noclock:inst|nIn[1]~head_lut"
            Info: Loc. = LCCOMB_X37_Y12_N10; Node "updown_counter_noclock:inst|Add0~75"
        Info: 5: + IC(0.306 ns) + CELL(0.495 ns) = 3.427 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 4; COMB Node = 'updown_counter_noclock:inst|Add0~76'
        Info: 6: + IC(0.000 ns) + CELL(1.328 ns) = 4.755 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[2]~head_lut'
            Info: Loc. = LCCOMB_X37_Y12_N2; Node "updown_counter_noclock:inst|nIn[2]~head_lut"
            Info: Loc. = LCCOMB_X37_Y12_N12; Node "updown_counter_noclock:inst|Add0~77"
        Info: 7: + IC(0.356 ns) + CELL(0.495 ns) = 5.606 ns; Loc. = LCCOMB_X37_Y12_N12; Fanout = 3; COMB Node = 'updown_counter_noclock:inst|Add0~78'
        Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 6.064 ns; Loc. = LCCOMB_X37_Y12_N14; Fanout = 2; COMB LOOP Node = 'updown_counter_noclock:inst|Add0~79'
            Info: Loc. = LCCOMB_X38_Y12_N6; Node "updown_counter_noclock:inst|nIn[3]~head_lut"
            Info: Loc. = LCCOMB_X37_Y12_N14; Node "updown_counter_noclock:inst|Add0~79"
        Info: 9: + IC(0.311 ns) + CELL(0.319 ns) = 6.694 ns; Loc. = LCCOMB_X37_Y12_N20; Fanout = 4; REG Node = 'updown_counter_noclock:inst|nIn[3]~latch'
        Info: Total cell delay = 5.403 ns ( 80.71 % )
        Info: Total interconnect delay = 1.291 ns ( 19.29 % )
    Info: - Smallest clock skew is -0.002 ns
        Info: + Shortest clock path from clock "down" to destination register is 3.366 ns
            Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 1; CLK Node = 'down'
            Info: 2: + IC(1.628 ns) + CELL(0.322 ns) = 2.824 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst|nIn[3]~1'
            Info: 3: + IC(0.364 ns) + CELL(0.178 ns) = 3.366 ns; Loc. = LCCOMB_X37_Y12_N20; Fanout = 4; REG Node = 'updown_counter_noclock:inst|nIn[3]~latch'
            Info: Total cell delay = 1.374 ns ( 40.82 % )
            Info: Total interconnect delay = 1.992 ns ( 59.18 % )
        Info: - Longest clock path from clock "down" to source register is 3.368 ns
            Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 1; CLK Node = 'down'
            Info: 2: + IC(1.628 ns) + CELL(0.322 ns) = 2.824 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst|nIn[3]~1'
            Info: 3: + IC(0.366 ns) + CELL(0.178 ns) = 3.368 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 3; REG Node = 'updown_counter_noclock:inst|nIn[0]~latch'
            Info: Total cell delay = 1.374 ns ( 40.80 % )
            Info: Total interconnect delay = 1.994 ns ( 59.20 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.042 ns
Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock "reset" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "updown_counter_noclock:inst|nIn[0]~_emulated" and destination pin or register "sevenseg:inst1|ones[4]" for clock "reset" (Hold time is 10.61 ns)
    Info: + Largest clock skew is 12.779 ns
        Info: + Longest clock path from clock "reset" to destination register is 15.877 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 4; CLK Node = 'reset'
            Info: 2: + IC(1.632 ns) + CELL(0.879 ns) = 3.375 ns; Loc. = LCFF_X37_Y12_N5; Fanout = 2; REG Node = 'updown_counter_noclock:inst|nIn[0]~_emulated'
            Info: 3: + IC(0.000 ns) + CELL(0.358 ns) = 3.733 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[0]~head_lut'
                Info: Loc. = LCCOMB_X37_Y12_N4; Node "updown_counter_noclock:inst|nIn[0]~head_lut"
            Info: 4: + IC(0.318 ns) + CELL(0.495 ns) = 4.546 ns; Loc. = LCCOMB_X37_Y12_N8; Fanout = 4; COMB Node = 'updown_counter_noclock:inst|Add0~74'
            Info: 5: + IC(0.000 ns) + CELL(1.327 ns) = 5.873 ns; Loc. = LCCOMB_X37_Y12_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[1]~head_lut'
                Info: Loc. = LCCOMB_X37_Y12_N0; Node "updown_counter_noclock:inst|nIn[1]~head_lut"
                Info: Loc. = LCCOMB_X37_Y12_N10; Node "updown_counter_noclock:inst|Add0~75"
            Info: 6: + IC(0.306 ns) + CELL(0.495 ns) = 6.674 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 4; COMB Node = 'updown_counter_noclock:inst|Add0~76'
            Info: 7: + IC(0.000 ns) + CELL(1.328 ns) = 8.002 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[2]~head_lut'
                Info: Loc. = LCCOMB_X37_Y12_N2; Node "updown_counter_noclock:inst|nIn[2]~head_lut"
                Info: Loc. = LCCOMB_X37_Y12_N12; Node "updown_counter_noclock:inst|Add0~77"
            Info: 8: + IC(0.356 ns) + CELL(0.495 ns) = 8.853 ns; Loc. = LCCOMB_X37_Y12_N12; Fanout = 3; COMB Node = 'updown_counter_noclock:inst|Add0~78'
            Info: 9: + IC(0.000 ns) + CELL(1.101 ns) = 9.954 ns; Loc. = LCCOMB_X38_Y12_N6; Fanout = 6; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[3]~head_lut'
                Info: Loc. = LCCOMB_X38_Y12_N6; Node "updown_counter_noclock:inst|nIn[3]~head_lut"
                Info: Loc. = LCCOMB_X37_Y12_N14; Node "updown_counter_noclock:inst|Add0~79"
            Info: 10: + IC(0.342 ns) + CELL(0.517 ns) = 10.813 ns; Loc. = LCCOMB_X38_Y12_N12; Fanout = 1; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15'
            Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 11.271 ns; Loc. = LCCOMB_X38_Y12_N14; Fanout = 4; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16'
            Info: 12: + IC(0.499 ns) + CELL(0.491 ns) = 12.261 ns; Loc. = LCCOMB_X37_Y12_N24; Fanout = 1; COMB Node = 'sevenseg:inst1|Mux15~69'
            Info: 13: + IC(1.921 ns) + CELL(0.000 ns) = 14.182 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'sevenseg:inst1|Mux15~69clkctrl'
            Info: 14: + IC(1.376 ns) + CELL(0.319 ns) = 15.877 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 1; REG Node = 'sevenseg:inst1|ones[4]'
            Info: Total cell delay = 9.127 ns ( 57.49 % )
            Info: Total interconnect delay = 6.750 ns ( 42.51 % )
        Info: - Shortest clock path from clock "reset" to source register is 3.098 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 4; CLK Node = 'reset'
            Info: 2: + IC(1.632 ns) + CELL(0.602 ns) = 3.098 ns; Loc. = LCFF_X37_Y12_N5; Fanout = 2; REG Node = 'updown_counter_noclock:inst|nIn[0]~_emulated'
            Info: Total cell delay = 1.466 ns ( 47.32 % )
            Info: Total interconnect delay = 1.632 ns ( 52.68 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 1.892 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y12_N5; Fanout = 2; REG Node = 'updown_counter_noclock:inst|nIn[0]~_emulated'
        Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[0]~head_lut'
            Info: Loc. = LCCOMB_X37_Y12_N4; Node "updown_counter_noclock:inst|nIn[0]~head_lut"
        Info: 3: + IC(0.317 ns) + CELL(0.521 ns) = 1.196 ns; Loc. = LCCOMB_X37_Y12_N6; Fanout = 1; COMB Node = 'sevenseg:inst1|Mux12~34'
        Info: 4: + IC(0.518 ns) + CELL(0.178 ns) = 1.892 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 1; REG Node = 'sevenseg:inst1|ones[4]'
        Info: Total cell delay = 1.057 ns ( 55.87 % )
        Info: Total interconnect delay = 0.835 ns ( 44.13 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock "up" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "updown_counter_noclock:inst|nIn[0]~latch" and destination pin or register "sevenseg:inst1|ones[4]" for clock "up" (Hold time is 10.61 ns)
    Info: + Largest clock skew is 12.630 ns
        Info: + Longest clock path from clock "up" to destination register is 15.861 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 12; CLK Node = 'up'
            Info: 2: + IC(1.645 ns) + CELL(0.178 ns) = 2.687 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst|nIn[3]~1'
            Info: 3: + IC(0.366 ns) + CELL(0.178 ns) = 3.231 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 3; REG Node = 'updown_counter_noclock:inst|nIn[0]~latch'
            Info: 4: + IC(0.000 ns) + CELL(0.486 ns) = 3.717 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[0]~head_lut'
                Info: Loc. = LCCOMB_X37_Y12_N4; Node "updown_counter_noclock:inst|nIn[0]~head_lut"
            Info: 5: + IC(0.318 ns) + CELL(0.495 ns) = 4.530 ns; Loc. = LCCOMB_X37_Y12_N8; Fanout = 4; COMB Node = 'updown_counter_noclock:inst|Add0~74'
            Info: 6: + IC(0.000 ns) + CELL(1.327 ns) = 5.857 ns; Loc. = LCCOMB_X37_Y12_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[1]~head_lut'
                Info: Loc. = LCCOMB_X37_Y12_N0; Node "updown_counter_noclock:inst|nIn[1]~head_lut"
                Info: Loc. = LCCOMB_X37_Y12_N10; Node "updown_counter_noclock:inst|Add0~75"
            Info: 7: + IC(0.306 ns) + CELL(0.495 ns) = 6.658 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 4; COMB Node = 'updown_counter_noclock:inst|Add0~76'
            Info: 8: + IC(0.000 ns) + CELL(1.328 ns) = 7.986 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[2]~head_lut'
                Info: Loc. = LCCOMB_X37_Y12_N2; Node "updown_counter_noclock:inst|nIn[2]~head_lut"
                Info: Loc. = LCCOMB_X37_Y12_N12; Node "updown_counter_noclock:inst|Add0~77"
            Info: 9: + IC(0.356 ns) + CELL(0.495 ns) = 8.837 ns; Loc. = LCCOMB_X37_Y12_N12; Fanout = 3; COMB Node = 'updown_counter_noclock:inst|Add0~78'
            Info: 10: + IC(0.000 ns) + CELL(1.101 ns) = 9.938 ns; Loc. = LCCOMB_X38_Y12_N6; Fanout = 6; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[3]~head_lut'
                Info: Loc. = LCCOMB_X38_Y12_N6; Node "updown_counter_noclock:inst|nIn[3]~head_lut"
                Info: Loc. = LCCOMB_X37_Y12_N14; Node "updown_counter_noclock:inst|Add0~79"
            Info: 11: + IC(0.342 ns) + CELL(0.517 ns) = 10.797 ns; Loc. = LCCOMB_X38_Y12_N12; Fanout = 1; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15'
            Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 11.255 ns; Loc. = LCCOMB_X38_Y12_N14; Fanout = 4; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16'
            Info: 13: + IC(0.499 ns) + CELL(0.491 ns) = 12.245 ns; Loc. = LCCOMB_X37_Y12_N24; Fanout = 1; COMB Node = 'sevenseg:inst1|Mux15~69'
            Info: 14: + IC(1.921 ns) + CELL(0.000 ns) = 14.166 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'sevenseg:inst1|Mux15~69clkctrl'
            Info: 15: + IC(1.376 ns) + CELL(0.319 ns) = 15.861 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 1; REG Node = 'sevenseg:inst1|ones[4]'
            Info: Total cell delay = 8.732 ns ( 55.05 % )
            Info: Total interconnect delay = 7.129 ns ( 44.95 % )
        Info: - Shortest clock path from clock "up" to source register is 3.231 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 12; CLK Node = 'up'
            Info: 2: + IC(1.645 ns) + CELL(0.178 ns) = 2.687 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst|nIn[3]~1'
            Info: 3: + IC(0.366 ns) + CELL(0.178 ns) = 3.231 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 3; REG Node = 'updown_counter_noclock:inst|nIn[0]~latch'
            Info: Total cell delay = 1.220 ns ( 37.76 % )
            Info: Total interconnect delay = 2.011 ns ( 62.24 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 2.020 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 3; REG Node = 'updown_counter_noclock:inst|nIn[0]~latch'
        Info: 2: + IC(0.000 ns) + CELL(0.486 ns) = 0.486 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[0]~head_lut'
            Info: Loc. = LCCOMB_X37_Y12_N4; Node "updown_counter_noclock:inst|nIn[0]~head_lut"
        Info: 3: + IC(0.317 ns) + CELL(0.521 ns) = 1.324 ns; Loc. = LCCOMB_X37_Y12_N6; Fanout = 1; COMB Node = 'sevenseg:inst1|Mux12~34'
        Info: 4: + IC(0.518 ns) + CELL(0.178 ns) = 2.020 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 1; REG Node = 'sevenseg:inst1|ones[4]'
        Info: Total cell delay = 1.185 ns ( 58.66 % )
        Info: Total interconnect delay = 0.835 ns ( 41.34 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock "down" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "updown_counter_noclock:inst|nIn[0]~latch" and destination pin or register "sevenseg:inst1|ones[4]" for clock "down" (Hold time is 10.61 ns)
    Info: + Largest clock skew is 12.630 ns
        Info: + Longest clock path from clock "down" to destination register is 15.998 ns
            Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 1; CLK Node = 'down'
            Info: 2: + IC(1.628 ns) + CELL(0.322 ns) = 2.824 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst|nIn[3]~1'
            Info: 3: + IC(0.366 ns) + CELL(0.178 ns) = 3.368 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 3; REG Node = 'updown_counter_noclock:inst|nIn[0]~latch'
            Info: 4: + IC(0.000 ns) + CELL(0.486 ns) = 3.854 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[0]~head_lut'
                Info: Loc. = LCCOMB_X37_Y12_N4; Node "updown_counter_noclock:inst|nIn[0]~head_lut"
            Info: 5: + IC(0.318 ns) + CELL(0.495 ns) = 4.667 ns; Loc. = LCCOMB_X37_Y12_N8; Fanout = 4; COMB Node = 'updown_counter_noclock:inst|Add0~74'
            Info: 6: + IC(0.000 ns) + CELL(1.327 ns) = 5.994 ns; Loc. = LCCOMB_X37_Y12_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[1]~head_lut'
                Info: Loc. = LCCOMB_X37_Y12_N0; Node "updown_counter_noclock:inst|nIn[1]~head_lut"
                Info: Loc. = LCCOMB_X37_Y12_N10; Node "updown_counter_noclock:inst|Add0~75"
            Info: 7: + IC(0.306 ns) + CELL(0.495 ns) = 6.795 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 4; COMB Node = 'updown_counter_noclock:inst|Add0~76'
            Info: 8: + IC(0.000 ns) + CELL(1.328 ns) = 8.123 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[2]~head_lut'
                Info: Loc. = LCCOMB_X37_Y12_N2; Node "updown_counter_noclock:inst|nIn[2]~head_lut"
                Info: Loc. = LCCOMB_X37_Y12_N12; Node "updown_counter_noclock:inst|Add0~77"
            Info: 9: + IC(0.356 ns) + CELL(0.495 ns) = 8.974 ns; Loc. = LCCOMB_X37_Y12_N12; Fanout = 3; COMB Node = 'updown_counter_noclock:inst|Add0~78'
            Info: 10: + IC(0.000 ns) + CELL(1.101 ns) = 10.075 ns; Loc. = LCCOMB_X38_Y12_N6; Fanout = 6; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[3]~head_lut'
                Info: Loc. = LCCOMB_X38_Y12_N6; Node "updown_counter_noclock:inst|nIn[3]~head_lut"
                Info: Loc. = LCCOMB_X37_Y12_N14; Node "updown_counter_noclock:inst|Add0~79"
            Info: 11: + IC(0.342 ns) + CELL(0.517 ns) = 10.934 ns; Loc. = LCCOMB_X38_Y12_N12; Fanout = 1; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15'
            Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 11.392 ns; Loc. = LCCOMB_X38_Y12_N14; Fanout = 4; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16'
            Info: 13: + IC(0.499 ns) + CELL(0.491 ns) = 12.382 ns; Loc. = LCCOMB_X37_Y12_N24; Fanout = 1; COMB Node = 'sevenseg:inst1|Mux15~69'
            Info: 14: + IC(1.921 ns) + CELL(0.000 ns) = 14.303 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'sevenseg:inst1|Mux15~69clkctrl'
            Info: 15: + IC(1.376 ns) + CELL(0.319 ns) = 15.998 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 1; REG Node = 'sevenseg:inst1|ones[4]'
            Info: Total cell delay = 8.886 ns ( 55.54 % )
            Info: Total interconnect delay = 7.112 ns ( 44.46 % )
        Info: - Shortest clock path from clock "down" to source register is 3.368 ns
            Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 1; CLK Node = 'down'
            Info: 2: + IC(1.628 ns) + CELL(0.322 ns) = 2.824 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst|nIn[3]~1'
            Info: 3: + IC(0.366 ns) + CELL(0.178 ns) = 3.368 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 3; REG Node = 'updown_counter_noclock:inst|nIn[0]~latch'
            Info: Total cell delay = 1.374 ns ( 40.80 % )
            Info: Total interconnect delay = 1.994 ns ( 59.20 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 2.020 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 3; REG Node = 'updown_counter_noclock:inst|nIn[0]~latch'
        Info: 2: + IC(0.000 ns) + CELL(0.486 ns) = 0.486 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[0]~head_lut'
            Info: Loc. = LCCOMB_X37_Y12_N4; Node "updown_counter_noclock:inst|nIn[0]~head_lut"
        Info: 3: + IC(0.317 ns) + CELL(0.521 ns) = 1.324 ns; Loc. = LCCOMB_X37_Y12_N6; Fanout = 1; COMB Node = 'sevenseg:inst1|Mux12~34'
        Info: 4: + IC(0.518 ns) + CELL(0.178 ns) = 2.020 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 1; REG Node = 'sevenseg:inst1|ones[4]'
        Info: Total cell delay = 1.185 ns ( 58.66 % )
        Info: Total interconnect delay = 0.835 ns ( 41.34 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "updown_counter_noclock:inst|nIn[3]~latch" (data pin = "down", clock pin = "up") is 7.737 ns
    Info: + Longest pin to register delay is 9.924 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 1; CLK Node = 'down'
        Info: 2: + IC(1.628 ns) + CELL(0.322 ns) = 2.824 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst|nIn[3]~1'
        Info: 3: + IC(0.000 ns) + CELL(0.892 ns) = 3.716 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[0]~head_lut'
            Info: Loc. = LCCOMB_X37_Y12_N4; Node "updown_counter_noclock:inst|nIn[0]~head_lut"
        Info: 4: + IC(0.318 ns) + CELL(0.495 ns) = 4.529 ns; Loc. = LCCOMB_X37_Y12_N8; Fanout = 4; COMB Node = 'updown_counter_noclock:inst|Add0~74'
        Info: 5: + IC(0.000 ns) + CELL(1.327 ns) = 5.856 ns; Loc. = LCCOMB_X37_Y12_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[1]~head_lut'
            Info: Loc. = LCCOMB_X37_Y12_N0; Node "updown_counter_noclock:inst|nIn[1]~head_lut"
            Info: Loc. = LCCOMB_X37_Y12_N10; Node "updown_counter_noclock:inst|Add0~75"
        Info: 6: + IC(0.306 ns) + CELL(0.495 ns) = 6.657 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 4; COMB Node = 'updown_counter_noclock:inst|Add0~76'
        Info: 7: + IC(0.000 ns) + CELL(1.328 ns) = 7.985 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[2]~head_lut'
            Info: Loc. = LCCOMB_X37_Y12_N2; Node "updown_counter_noclock:inst|nIn[2]~head_lut"
            Info: Loc. = LCCOMB_X37_Y12_N12; Node "updown_counter_noclock:inst|Add0~77"
        Info: 8: + IC(0.356 ns) + CELL(0.495 ns) = 8.836 ns; Loc. = LCCOMB_X37_Y12_N12; Fanout = 3; COMB Node = 'updown_counter_noclock:inst|Add0~78'
        Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 9.294 ns; Loc. = LCCOMB_X37_Y12_N14; Fanout = 2; COMB LOOP Node = 'updown_counter_noclock:inst|Add0~79'
            Info: Loc. = LCCOMB_X38_Y12_N6; Node "updown_counter_noclock:inst|nIn[3]~head_lut"
            Info: Loc. = LCCOMB_X37_Y12_N14; Node "updown_counter_noclock:inst|Add0~79"
        Info: 10: + IC(0.311 ns) + CELL(0.319 ns) = 9.924 ns; Loc. = LCCOMB_X37_Y12_N20; Fanout = 4; REG Node = 'updown_counter_noclock:inst|nIn[3]~latch'
        Info: Total cell delay = 7.005 ns ( 70.59 % )
        Info: Total interconnect delay = 2.919 ns ( 29.41 % )
    Info: + Micro setup delay of destination is 1.042 ns
    Info: - Shortest clock path from clock "up" to destination register is 3.229 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 12; CLK Node = 'up'
        Info: 2: + IC(1.645 ns) + CELL(0.178 ns) = 2.687 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst|nIn[3]~1'
        Info: 3: + IC(0.364 ns) + CELL(0.178 ns) = 3.229 ns; Loc. = LCCOMB_X37_Y12_N20; Fanout = 4; REG Node = 'updown_counter_noclock:inst|nIn[3]~latch'
        Info: Total cell delay = 1.220 ns ( 37.78 % )
        Info: Total interconnect delay = 2.009 ns ( 62.22 % )
Info: tco from clock "down" to destination pin "ssOut1[6]" through register "sevenseg:inst1|ones[6]" is 22.930 ns
    Info: + Longest clock path from clock "down" to source register is 15.885 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 1; CLK Node = 'down'
        Info: 2: + IC(1.628 ns) + CELL(0.322 ns) = 2.824 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst|nIn[3]~1'
        Info: 3: + IC(0.366 ns) + CELL(0.178 ns) = 3.368 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 3; REG Node = 'updown_counter_noclock:inst|nIn[0]~latch'
        Info: 4: + IC(0.000 ns) + CELL(0.486 ns) = 3.854 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[0]~head_lut'
            Info: Loc. = LCCOMB_X37_Y12_N4; Node "updown_counter_noclock:inst|nIn[0]~head_lut"
        Info: 5: + IC(0.318 ns) + CELL(0.495 ns) = 4.667 ns; Loc. = LCCOMB_X37_Y12_N8; Fanout = 4; COMB Node = 'updown_counter_noclock:inst|Add0~74'
        Info: 6: + IC(0.000 ns) + CELL(1.327 ns) = 5.994 ns; Loc. = LCCOMB_X37_Y12_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[1]~head_lut'
            Info: Loc. = LCCOMB_X37_Y12_N0; Node "updown_counter_noclock:inst|nIn[1]~head_lut"
            Info: Loc. = LCCOMB_X37_Y12_N10; Node "updown_counter_noclock:inst|Add0~75"
        Info: 7: + IC(0.306 ns) + CELL(0.495 ns) = 6.795 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 4; COMB Node = 'updown_counter_noclock:inst|Add0~76'
        Info: 8: + IC(0.000 ns) + CELL(1.328 ns) = 8.123 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[2]~head_lut'
            Info: Loc. = LCCOMB_X37_Y12_N2; Node "updown_counter_noclock:inst|nIn[2]~head_lut"
            Info: Loc. = LCCOMB_X37_Y12_N12; Node "updown_counter_noclock:inst|Add0~77"
        Info: 9: + IC(0.356 ns) + CELL(0.495 ns) = 8.974 ns; Loc. = LCCOMB_X37_Y12_N12; Fanout = 3; COMB Node = 'updown_counter_noclock:inst|Add0~78'
        Info: 10: + IC(0.000 ns) + CELL(1.101 ns) = 10.075 ns; Loc. = LCCOMB_X38_Y12_N6; Fanout = 6; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[3]~head_lut'
            Info: Loc. = LCCOMB_X38_Y12_N6; Node "updown_counter_noclock:inst|nIn[3]~head_lut"
            Info: Loc. = LCCOMB_X37_Y12_N14; Node "updown_counter_noclock:inst|Add0~79"
        Info: 11: + IC(0.342 ns) + CELL(0.517 ns) = 10.934 ns; Loc. = LCCOMB_X38_Y12_N12; Fanout = 1; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15'
        Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 11.392 ns; Loc. = LCCOMB_X38_Y12_N14; Fanout = 4; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16'
        Info: 13: + IC(0.499 ns) + CELL(0.491 ns) = 12.382 ns; Loc. = LCCOMB_X37_Y12_N24; Fanout = 1; COMB Node = 'sevenseg:inst1|Mux15~69'
        Info: 14: + IC(1.921 ns) + CELL(0.000 ns) = 14.303 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'sevenseg:inst1|Mux15~69clkctrl'
        Info: 15: + IC(1.404 ns) + CELL(0.178 ns) = 15.885 ns; Loc. = LCCOMB_X38_Y12_N2; Fanout = 1; REG Node = 'sevenseg:inst1|ones[6]'
        Info: Total cell delay = 8.745 ns ( 55.05 % )
        Info: Total interconnect delay = 7.140 ns ( 44.95 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 7.045 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X38_Y12_N2; Fanout = 1; REG Node = 'sevenseg:inst1|ones[6]'
        Info: 2: + IC(4.195 ns) + CELL(2.850 ns) = 7.045 ns; Loc. = PIN_E2; Fanout = 0; PIN Node = 'ssOut1[6]'
        Info: Total cell delay = 2.850 ns ( 40.45 % )
        Info: Total interconnect delay = 4.195 ns ( 59.55 % )
Info: Longest tpd from source pin "down" to destination pin "ssOut2[5]" is 18.937 ns
    Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 1; CLK Node = 'down'
    Info: 2: + IC(1.628 ns) + CELL(0.322 ns) = 2.824 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst|nIn[3]~1'
    Info: 3: + IC(0.000 ns) + CELL(0.892 ns) = 3.716 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[0]~head_lut'
        Info: Loc. = LCCOMB_X37_Y12_N4; Node "updown_counter_noclock:inst|nIn[0]~head_lut"
    Info: 4: + IC(0.318 ns) + CELL(0.495 ns) = 4.529 ns; Loc. = LCCOMB_X37_Y12_N8; Fanout = 4; COMB Node = 'updown_counter_noclock:inst|Add0~74'
    Info: 5: + IC(0.000 ns) + CELL(1.327 ns) = 5.856 ns; Loc. = LCCOMB_X37_Y12_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[1]~head_lut'
        Info: Loc. = LCCOMB_X37_Y12_N0; Node "updown_counter_noclock:inst|nIn[1]~head_lut"
        Info: Loc. = LCCOMB_X37_Y12_N10; Node "updown_counter_noclock:inst|Add0~75"
    Info: 6: + IC(0.306 ns) + CELL(0.495 ns) = 6.657 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 4; COMB Node = 'updown_counter_noclock:inst|Add0~76'
    Info: 7: + IC(0.000 ns) + CELL(1.328 ns) = 7.985 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[2]~head_lut'
        Info: Loc. = LCCOMB_X37_Y12_N2; Node "updown_counter_noclock:inst|nIn[2]~head_lut"
        Info: Loc. = LCCOMB_X37_Y12_N12; Node "updown_counter_noclock:inst|Add0~77"
    Info: 8: + IC(0.356 ns) + CELL(0.495 ns) = 8.836 ns; Loc. = LCCOMB_X37_Y12_N12; Fanout = 3; COMB Node = 'updown_counter_noclock:inst|Add0~78'
    Info: 9: + IC(0.000 ns) + CELL(1.101 ns) = 9.937 ns; Loc. = LCCOMB_X38_Y12_N6; Fanout = 6; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[3]~head_lut'
        Info: Loc. = LCCOMB_X38_Y12_N6; Node "updown_counter_noclock:inst|nIn[3]~head_lut"
        Info: Loc. = LCCOMB_X37_Y12_N14; Node "updown_counter_noclock:inst|Add0~79"
    Info: 10: + IC(1.151 ns) + CELL(0.495 ns) = 11.583 ns; Loc. = LCCOMB_X37_Y13_N20; Fanout = 1; COMB Node = 'sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15'
    Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 12.041 ns; Loc. = LCCOMB_X37_Y13_N22; Fanout = 4; COMB Node = 'sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16'
    Info: 12: + IC(4.036 ns) + CELL(2.860 ns) = 18.937 ns; Loc. = PIN_D2; Fanout = 0; PIN Node = 'ssOut2[5]'
    Info: Total cell delay = 11.142 ns ( 58.84 % )
    Info: Total interconnect delay = 7.795 ns ( 41.16 % )
Info: th for register "sevenseg:inst1|ones[4]" (data pin = "up", clock pin = "down") is 10.885 ns
    Info: + Longest clock path from clock "down" to destination register is 15.998 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 1; CLK Node = 'down'
        Info: 2: + IC(1.628 ns) + CELL(0.322 ns) = 2.824 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst|nIn[3]~1'
        Info: 3: + IC(0.366 ns) + CELL(0.178 ns) = 3.368 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 3; REG Node = 'updown_counter_noclock:inst|nIn[0]~latch'
        Info: 4: + IC(0.000 ns) + CELL(0.486 ns) = 3.854 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[0]~head_lut'
            Info: Loc. = LCCOMB_X37_Y12_N4; Node "updown_counter_noclock:inst|nIn[0]~head_lut"
        Info: 5: + IC(0.318 ns) + CELL(0.495 ns) = 4.667 ns; Loc. = LCCOMB_X37_Y12_N8; Fanout = 4; COMB Node = 'updown_counter_noclock:inst|Add0~74'
        Info: 6: + IC(0.000 ns) + CELL(1.327 ns) = 5.994 ns; Loc. = LCCOMB_X37_Y12_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[1]~head_lut'
            Info: Loc. = LCCOMB_X37_Y12_N0; Node "updown_counter_noclock:inst|nIn[1]~head_lut"
            Info: Loc. = LCCOMB_X37_Y12_N10; Node "updown_counter_noclock:inst|Add0~75"
        Info: 7: + IC(0.306 ns) + CELL(0.495 ns) = 6.795 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 4; COMB Node = 'updown_counter_noclock:inst|Add0~76'
        Info: 8: + IC(0.000 ns) + CELL(1.328 ns) = 8.123 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[2]~head_lut'
            Info: Loc. = LCCOMB_X37_Y12_N2; Node "updown_counter_noclock:inst|nIn[2]~head_lut"
            Info: Loc. = LCCOMB_X37_Y12_N12; Node "updown_counter_noclock:inst|Add0~77"
        Info: 9: + IC(0.356 ns) + CELL(0.495 ns) = 8.974 ns; Loc. = LCCOMB_X37_Y12_N12; Fanout = 3; COMB Node = 'updown_counter_noclock:inst|Add0~78'
        Info: 10: + IC(0.000 ns) + CELL(1.101 ns) = 10.075 ns; Loc. = LCCOMB_X38_Y12_N6; Fanout = 6; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[3]~head_lut'
            Info: Loc. = LCCOMB_X38_Y12_N6; Node "updown_counter_noclock:inst|nIn[3]~head_lut"
            Info: Loc. = LCCOMB_X37_Y12_N14; Node "updown_counter_noclock:inst|Add0~79"
        Info: 11: + IC(0.342 ns) + CELL(0.517 ns) = 10.934 ns; Loc. = LCCOMB_X38_Y12_N12; Fanout = 1; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15'
        Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 11.392 ns; Loc. = LCCOMB_X38_Y12_N14; Fanout = 4; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16'
        Info: 13: + IC(0.499 ns) + CELL(0.491 ns) = 12.382 ns; Loc. = LCCOMB_X37_Y12_N24; Fanout = 1; COMB Node = 'sevenseg:inst1|Mux15~69'
        Info: 14: + IC(1.921 ns) + CELL(0.000 ns) = 14.303 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'sevenseg:inst1|Mux15~69clkctrl'
        Info: 15: + IC(1.376 ns) + CELL(0.319 ns) = 15.998 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 1; REG Node = 'sevenseg:inst1|ones[4]'
        Info: Total cell delay = 8.886 ns ( 55.54 % )
        Info: Total interconnect delay = 7.112 ns ( 44.46 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.113 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 12; CLK Node = 'up'
        Info: 2: + IC(1.645 ns) + CELL(0.178 ns) = 2.687 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst|nIn[3]~1'
        Info: 3: + IC(0.000 ns) + CELL(0.892 ns) = 3.579 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst|nIn[0]~head_lut'
            Info: Loc. = LCCOMB_X37_Y12_N4; Node "updown_counter_noclock:inst|nIn[0]~head_lut"
        Info: 4: + IC(0.317 ns) + CELL(0.521 ns) = 4.417 ns; Loc. = LCCOMB_X37_Y12_N6; Fanout = 1; COMB Node = 'sevenseg:inst1|Mux12~34'
        Info: 5: + IC(0.518 ns) + CELL(0.178 ns) = 5.113 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 1; REG Node = 'sevenseg:inst1|ones[4]'
        Info: Total cell delay = 2.633 ns ( 51.50 % )
        Info: Total interconnect delay = 2.480 ns ( 48.50 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 28 warnings
    Info: Allocated 160 megabytes of memory during processing
    Info: Processing ended: Wed Oct 23 15:46:48 2013
    Info: Elapsed time: 00:00:00


