// Seed: 1075487524
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output wand id_2,
    output tri id_3,
    input tri1 id_4,
    input wor id_5,
    input tri id_6,
    input supply1 id_7,
    output wire id_8
);
  assign id_3 = id_6;
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri1 id_4,
    output logic id_5,
    output supply0 id_6
);
  always @(negedge id_2) begin
    id_5 <= 1;
  end
  and (id_5, id_3, id_4);
  module_0(
      id_3, id_2, id_6, id_1, id_3, id_0, id_4, id_0, id_6
  );
endmodule
