<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xbram_selftest.c File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xbram_selftest.c File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
The implementation of the <a class="el" href="struct_x_bram.html">XBram</a> driver's self test function. This SelfTest is only applicable if ECC is enabled. If ECC is not enabled then this function will return XST_SUCCESS. See xbram.h for more information about the driver.<p>
<dl compact><dt><b>Note:</b></dt><dd></dd></dl>
None<p>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who  Date     Changes
 ----- ---- -------- -----------------------------------------------
 1.00a sa   11/24/10 First release
 3.01a sa   01/13/12  Changed Selftest API from
		       XBram_SelfTest(XBram *InstancePtr) to
		       <a class="el" href="xbram__selftest_8c.html#f82d2003d24bb07e4a7549cef07c22ba">XBram_SelfTest(XBram *InstancePtr, u8 IntMask)</a> and
		       fixed a problem with interrupt generation for CR 639274
		       Modified Selftest example to return XST_SUCCESS when
		       ECC is not enabled and return XST_FAILURE when ECC is
		       enabled and Control Base Address is zero (CR 636581)
		       Modified Selftest to use correct CorrectableCounterBits
		       for CR 635655
		       Updated to check CorrectableFailingDataRegs in the case
		       of LMB BRAM.
 3.02a sa  04/16/12   Added test of byte and halfword read-modify-write
 3.03a bss 05/22/13   Added Xil_DCacheFlushRange in InjectErrors API to
		       flush the Cache after writing to BRAM (CR #719011)
 </pre> 
<p>
<code>#include &quot;xbram.h&quot;</code><br>
<code>#include &quot;xil_cache.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__selftest_8c.html#f82d2003d24bb07e4a7549cef07c22ba">XBram_SelfTest</a> (<a class="el" href="struct_x_bram.html">XBram</a> *InstancePtr, u8 IntMask)</td></tr>

</table>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="f82d2003d24bb07e4a7549cef07c22ba"></a><!-- doxytag: member="xbram_selftest.c::XBram_SelfTest" ref="f82d2003d24bb07e4a7549cef07c22ba" args="(XBram *InstancePtr, u8 IntMask)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int XBram_SelfTest           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="struct_x_bram.html">XBram</a> *&nbsp;</td>
          <td class="mdname" nowrap> <em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u8&nbsp;</td>
          <td class="mdname" nowrap> <em>IntMask</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Run a self-test on the driver/device. Unless fault injection is implemented in hardware, this function only does a minimal test in which available registers (if any) are written and read.<p>
With fault injection, all possible single-bit and double-bit errors are injected, and checked to the extent possible, given the implemented hardware.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the <a class="el" href="struct_x_bram.html">XBram</a> instance. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>IntMask</em>&nbsp;</td><td>is the interrupt mask to use. When testing with interrupts, this should be set to allow interrupt generation, otherwise it should be 0.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd><ul>
<li>XST_SUCCESS if fault injection/detection is working properly OR if ECC is Not Enabled in the HW.</li><li>XST_FAILURE if the injected fault is not correctly detected or the Control Base Address is Zero when ECC is enabled.</li></ul>
If the BRAM device is not present in the hardware a bus error could be generated. Other indicators of a bus error, such as registers in bridges or buses, may be necessary to determine if this function caused a bus error.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>None. </dd></dl>
    </td>
  </tr>
</table>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
