// Seed: 3664120727
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17#(.id_18(1)),
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37
);
  inout wire id_36;
  input wire id_35;
  output wire id_34;
  input wire id_33;
  output wire id_32;
  output wire id_31;
  input wire id_30;
  input wire id_29;
  output wire id_28;
  input wire id_27;
  input wire id_26;
  output wire id_25;
  inout wire id_24;
  output wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = id_11;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    output tri1 id_4,
    output wor id_5,
    input tri0 id_6,
    input wire id_7,
    input wand id_8,
    input wor id_9,
    input tri0 id_10,
    input wire id_11,
    output supply0 id_12,
    input tri id_13,
    input tri1 id_14,
    input uwire id_15,
    input wire id_16,
    input wand id_17,
    input wand id_18,
    input tri0 id_19,
    input supply0 id_20,
    input supply1 id_21,
    input tri1 id_22,
    input wor id_23,
    input wand id_24
);
  tri1 id_26 = 1;
  nor (
      id_0,
      id_24,
      id_11,
      id_1,
      id_21,
      id_2,
      id_18,
      id_17,
      id_8,
      id_22,
      id_16,
      id_13,
      id_14,
      id_19,
      id_9
  );
  module_0(
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26
  );
endmodule
