{CIO2STRM_INT_EN_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x3F, 0xFFFFFFFF, "CIO2STRM_INT_EN"},
{CIO2STRM_FIFO_STAT_CTL_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x1, 0xFFFFFFFF, "CIO2STRM_FIFO_STAT_CTL"},
{CIO2STRM_WORD_CNT_CTL_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x1, 0xFFFFFFFF, "CIO2STRM_WORD_CNT_CTL"},
{CIO2STRM_RANGE_EN_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0xff, 0xFFFFFFFF, "CIO2STRM_RANGE_EN"},
{CIO2STRM_MEM_ADDR_LOW0_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x0, 0xFFFFFFFF, "CIO2STRM_MEM_ADDR_LOW0"},
{CIO2STRM_MEM_ADDR_HIGH0_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x1ffff, 0xFFFFFFFF, "CIO2STRM_MEM_ADDR_HIGH0"},
{CIO2STRM_MEM_OFFSET0_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x00000000, 0xFFFFFFFF, "CIO2STRM_MEM_OFFSET0"},
{CIO2STRM_STRM_DEST0_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x40, 0xFFFFFFFF, "CIO2STRM_STRM_DEST0"},
{CIO2STRM_MEM_ADDR_LOW1_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x20000, 0xFFFFFFFF, "CIO2STRM_MEM_ADDR_LOW1"},
{CIO2STRM_MEM_ADDR_HIGH1_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x3ffff, 0xFFFFFFFF, "CIO2STRM_MEM_ADDR_HIGH1"},
{CIO2STRM_MEM_OFFSET1_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x00000000, 0xFFFFFFFF, "CIO2STRM_MEM_OFFSET1"},
{CIO2STRM_STRM_DEST1_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x40, 0xFFFFFFFF, "CIO2STRM_STRM_DEST1"},
{CIO2STRM_MEM_ADDR_LOW2_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x40000, 0xFFFFFFFF, "CIO2STRM_MEM_ADDR_LOW2"},
{CIO2STRM_MEM_ADDR_HIGH2_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x5ffff, 0xFFFFFFFF, "CIO2STRM_MEM_ADDR_HIGH2"},
{CIO2STRM_MEM_OFFSET2_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x00000000, 0xFFFFFFFF, "CIO2STRM_MEM_OFFSET2"},
{CIO2STRM_STRM_DEST2_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x40, 0xFFFFFFFF, "CIO2STRM_STRM_DEST2"},
{CIO2STRM_MEM_ADDR_LOW3_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x60000, 0xFFFFFFFF, "CIO2STRM_MEM_ADDR_LOW3"},
{CIO2STRM_MEM_ADDR_HIGH3_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x7ffff, 0xFFFFFFFF, "CIO2STRM_MEM_ADDR_HIGH3"},
{CIO2STRM_MEM_OFFSET3_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x00000000, 0xFFFFFFFF, "CIO2STRM_MEM_OFFSET3"},
{CIO2STRM_STRM_DEST3_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x40, 0xFFFFFFFF, "CIO2STRM_STRM_DEST3"},
{CIO2STRM_MEM_ADDR_LOW4_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x80000, 0xFFFFFFFF, "CIO2STRM_MEM_ADDR_LOW4"},
{CIO2STRM_MEM_ADDR_HIGH4_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x9ffff, 0xFFFFFFFF, "CIO2STRM_MEM_ADDR_HIGH4"},
{CIO2STRM_MEM_OFFSET4_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x00000000, 0xFFFFFFFF, "CIO2STRM_MEM_OFFSET4"},
{CIO2STRM_STRM_DEST4_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x40, 0xFFFFFFFF, "CIO2STRM_STRM_DEST4"},
{CIO2STRM_MEM_ADDR_LOW5_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0xA0000, 0xFFFFFFFF, "CIO2STRM_MEM_ADDR_LOW5"},
{CIO2STRM_MEM_ADDR_HIGH5_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0xBffff, 0xFFFFFFFF, "CIO2STRM_MEM_ADDR_HIGH5"},
{CIO2STRM_MEM_OFFSET5_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x00000000, 0xFFFFFFFF, "CIO2STRM_MEM_OFFSET5"},
{CIO2STRM_STRM_DEST5_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x40, 0xFFFFFFFF, "CIO2STRM_STRM_DEST5"},
{CIO2STRM_MEM_ADDR_LOW6_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0xC0000, 0xFFFFFFFF, "CIO2STRM_MEM_ADDR_LOW6"},
{CIO2STRM_MEM_ADDR_HIGH6_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0xDffff, 0xFFFFFFFF, "CIO2STRM_MEM_ADDR_HIGH6"},
{CIO2STRM_MEM_OFFSET6_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x00000000, 0xFFFFFFFF, "CIO2STRM_MEM_OFFSET6"},
{CIO2STRM_STRM_DEST6_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x40, 0xFFFFFFFF, "CIO2STRM_STRM_DEST6"},
{CIO2STRM_MEM_ADDR_LOW7_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0xE0000, 0xFFFFFFFF, "CIO2STRM_MEM_ADDR_LOW7"},
{CIO2STRM_MEM_ADDR_HIGH7_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0xFffff, 0xFFFFFFFF, "CIO2STRM_MEM_ADDR_HIGH7"},
{CIO2STRM_MEM_OFFSET7_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x00000000, 0xFFFFFFFF, "CIO2STRM_MEM_OFFSET7"},
{CIO2STRM_STRM_DEST7_ADR(VEXABC0_C2S_CIO2STRM_BASE), 0x40, 0xFFFFFFFF, "CIO2STRM_STRM_DEST7"},
