

================================================================
== Vitis HLS Report for 'VITIS_LOOP_179_4_proc36_Pipeline_VITIS_LOOP_179_4'
================================================================
* Date:           Thu Sep  7 08:53:46 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.737 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_179_4  |       13|       13|         3|          1|          1|    12|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     95|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      75|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      75|    140|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln179_fu_87_p2         |         +|   0|  0|  13|           4|           1|
    |add_ln181_fu_97_p2         |         +|   0|  0|  14|           9|           9|
    |add_ln886_fu_113_p2        |         +|   0|  0|  55|          48|          48|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln179_fu_81_p2        |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  95|          67|          65|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_49      |   9|          2|    4|          8|
    |block_C_drainer_429_blk_n  |   9|          2|    1|          2|
    |j_fu_40                    |   9|          2|    4|          8|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|   11|         22|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |C_4_addr_reg_130                  |   9|   0|    9|          0|
    |C_4_addr_reg_130_pp0_iter1_reg    |   9|   0|    9|          0|
    |add_ln886_reg_136                 |  48|   0|   48|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |j_fu_40                           |   4|   0|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  75|   0|   75|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+------------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_179_4_proc36_Pipeline_VITIS_LOOP_179_4|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_179_4_proc36_Pipeline_VITIS_LOOP_179_4|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_179_4_proc36_Pipeline_VITIS_LOOP_179_4|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_179_4_proc36_Pipeline_VITIS_LOOP_179_4|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_179_4_proc36_Pipeline_VITIS_LOOP_179_4|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_179_4_proc36_Pipeline_VITIS_LOOP_179_4|  return value|
|block_C_drainer_429_dout            |   in|   48|     ap_fifo|                                block_C_drainer_429|       pointer|
|block_C_drainer_429_num_data_valid  |   in|    2|     ap_fifo|                                block_C_drainer_429|       pointer|
|block_C_drainer_429_fifo_cap        |   in|    2|     ap_fifo|                                block_C_drainer_429|       pointer|
|block_C_drainer_429_empty_n         |   in|    1|     ap_fifo|                                block_C_drainer_429|       pointer|
|block_C_drainer_429_read            |  out|    1|     ap_fifo|                                block_C_drainer_429|       pointer|
|C_4_address0                        |  out|    9|   ap_memory|                                                C_4|         array|
|C_4_ce0                             |  out|    1|   ap_memory|                                                C_4|         array|
|C_4_we0                             |  out|    1|   ap_memory|                                                C_4|         array|
|C_4_d0                              |  out|   48|   ap_memory|                                                C_4|         array|
|C_4_address1                        |  out|    9|   ap_memory|                                                C_4|         array|
|C_4_ce1                             |  out|    1|   ap_memory|                                                C_4|         array|
|C_4_q1                              |   in|   48|   ap_memory|                                                C_4|         array|
|empty                               |   in|    9|     ap_none|                                              empty|        scalar|
+------------------------------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.07>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %block_C_drainer_429, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %empty"   --->   Operation 8 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc73.4.i.i.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j_49 = load i4 %j" [gemm_systolic_array.cpp:179]   --->   Operation 11 'load' 'j_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.30ns)   --->   "%icmp_ln179 = icmp_eq  i4 %j_49, i4 12" [gemm_systolic_array.cpp:179]   --->   Operation 12 'icmp' 'icmp_ln179' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_2285 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 13 'speclooptripcount' 'empty_2285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.73ns)   --->   "%add_ln179 = add i4 %j_49, i4 1" [gemm_systolic_array.cpp:179]   --->   Operation 14 'add' 'add_ln179' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %icmp_ln179, void %for.inc73.4.split.i.i.i, void %VITIS_LOOP_179_4_proc36.exit.exitStub" [gemm_systolic_array.cpp:179]   --->   Operation 15 'br' 'br_ln179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i4 %j_49" [gemm_systolic_array.cpp:179]   --->   Operation 16 'zext' 'zext_ln179' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.82ns)   --->   "%add_ln181 = add i9 %tmp, i9 %zext_ln179" [gemm_systolic_array.cpp:181]   --->   Operation 17 'add' 'add_ln181' <Predicate = (!icmp_ln179)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i9 %add_ln181"   --->   Operation 18 'zext' 'zext_ln886' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr i48 %C_4, i64 0, i64 %zext_ln886"   --->   Operation 19 'getelementptr' 'C_4_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%C_4_load = load i9 %C_4_addr"   --->   Operation 20 'load' 'C_4_load' <Predicate = (!icmp_ln179)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln179 = store i4 %add_ln179, i4 %j" [gemm_systolic_array.cpp:179]   --->   Operation 21 'store' 'store_ln179' <Predicate = (!icmp_ln179)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.73>
ST_2 : Operation 22 [1/1] (3.63ns)   --->   "%tmp_V = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %block_C_drainer_429" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'tmp_V' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_2 : Operation 23 [1/2] (3.25ns)   --->   "%C_4_load = load i9 %C_4_addr"   --->   Operation 23 'load' 'C_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_2 : Operation 24 [1/1] (3.10ns)   --->   "%add_ln886 = add i48 %C_4_load, i48 %tmp_V"   --->   Operation 24 'add' 'add_ln886' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln179)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln180 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [gemm_systolic_array.cpp:180]   --->   Operation 25 'specpipeline' 'specpipeline_ln180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln179 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [gemm_systolic_array.cpp:179]   --->   Operation 26 'specloopname' 'specloopname_ln179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (3.25ns)   --->   "%store_ln886 = store i48 %add_ln886, i9 %C_4_addr"   --->   Operation 27 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln179 = br void %for.inc73.4.i.i.i" [gemm_systolic_array.cpp:179]   --->   Operation 28 'br' 'br_ln179' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ block_C_drainer_429]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                  (alloca           ) [ 0100]
specinterface_ln0  (specinterface    ) [ 0000]
tmp                (read             ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
j_49               (load             ) [ 0000]
icmp_ln179         (icmp             ) [ 0110]
empty_2285         (speclooptripcount) [ 0000]
add_ln179          (add              ) [ 0000]
br_ln179           (br               ) [ 0000]
zext_ln179         (zext             ) [ 0000]
add_ln181          (add              ) [ 0000]
zext_ln886         (zext             ) [ 0000]
C_4_addr           (getelementptr    ) [ 0111]
store_ln179        (store            ) [ 0000]
tmp_V              (read             ) [ 0000]
C_4_load           (load             ) [ 0000]
add_ln886          (add              ) [ 0101]
specpipeline_ln180 (specpipeline     ) [ 0000]
specloopname_ln179 (specloopname     ) [ 0000]
store_ln886        (store            ) [ 0000]
br_ln179           (br               ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="block_C_drainer_429">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_429"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i48P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="j_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="tmp_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="9" slack="0"/>
<pin id="46" dir="0" index="1" bw="9" slack="0"/>
<pin id="47" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_V_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="48" slack="0"/>
<pin id="52" dir="0" index="1" bw="48" slack="0"/>
<pin id="53" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="C_4_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="48" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="9" slack="0"/>
<pin id="60" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_4_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="9" slack="2"/>
<pin id="65" dir="0" index="1" bw="48" slack="1"/>
<pin id="66" dir="0" index="2" bw="0" slack="0"/>
<pin id="68" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="69" dir="0" index="5" bw="48" slack="2147483647"/>
<pin id="70" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="48" slack="2147483647"/>
<pin id="71" dir="1" index="7" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_4_load/1 store_ln886/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln0_store_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="0"/>
<pin id="75" dir="0" index="1" bw="4" slack="0"/>
<pin id="76" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="j_49_load_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_49/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="icmp_ln179_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="0" index="1" bw="4" slack="0"/>
<pin id="84" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="add_ln179_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="zext_ln179_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="add_ln181_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="9" slack="0"/>
<pin id="99" dir="0" index="1" bw="4" slack="0"/>
<pin id="100" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="zext_ln886_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="9" slack="0"/>
<pin id="105" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln886/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln179_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="add_ln886_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="48" slack="0"/>
<pin id="115" dir="0" index="1" bw="48" slack="0"/>
<pin id="116" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln886/2 "/>
</bind>
</comp>

<comp id="119" class="1005" name="j_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="126" class="1005" name="icmp_ln179_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln179 "/>
</bind>
</comp>

<comp id="130" class="1005" name="C_4_addr_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="1"/>
<pin id="132" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="C_4_addr "/>
</bind>
</comp>

<comp id="136" class="1005" name="add_ln886_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="48" slack="1"/>
<pin id="138" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="add_ln886 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="18" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="32" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="30" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="72"><net_src comp="56" pin="3"/><net_sink comp="63" pin=2"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="85"><net_src comp="78" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="78" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="96"><net_src comp="78" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="44" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="93" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="97" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="112"><net_src comp="87" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="63" pin="7"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="50" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="40" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="124"><net_src comp="119" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="125"><net_src comp="119" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="129"><net_src comp="81" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="56" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="139"><net_src comp="113" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="63" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_4 | {3 }
	Port: block_C_drainer_429 | {}
 - Input state : 
	Port: VITIS_LOOP_179_4_proc36_Pipeline_VITIS_LOOP_179_4 : C_4 | {1 2 }
	Port: VITIS_LOOP_179_4_proc36_Pipeline_VITIS_LOOP_179_4 : block_C_drainer_429 | {2 }
	Port: VITIS_LOOP_179_4_proc36_Pipeline_VITIS_LOOP_179_4 : empty | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_49 : 1
		icmp_ln179 : 2
		add_ln179 : 2
		br_ln179 : 3
		zext_ln179 : 2
		add_ln181 : 3
		zext_ln886 : 4
		C_4_addr : 5
		C_4_load : 6
		store_ln179 : 3
	State 2
		add_ln886 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|          |  add_ln179_fu_87  |    0    |    13   |
|    add   |  add_ln181_fu_97  |    0    |    14   |
|          |  add_ln886_fu_113 |    0    |    55   |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln179_fu_81 |    0    |    9    |
|----------|-------------------|---------|---------|
|   read   |   tmp_read_fu_44  |    0    |    0    |
|          |  tmp_V_read_fu_50 |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   |  zext_ln179_fu_93 |    0    |    0    |
|          | zext_ln886_fu_103 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    91   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| C_4_addr_reg_130 |    9   |
| add_ln886_reg_136|   48   |
|icmp_ln179_reg_126|    1   |
|     j_reg_119    |    4   |
+------------------+--------+
|       Total      |   62   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   91   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   62   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   62   |   100  |
+-----------+--------+--------+--------+
