

================================================================
== Vivado HLS Report for 'compute_gradients'
================================================================
* Date:           Fri May 18 16:31:14 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        hog_svm_fpga
* Solution:       hog_svm_fpga
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.96|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8197|  8197|  8197|  8197|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  8195|  8195|         6|          2|          1|  4096|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    976|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    138|
|Register         |        0|      -|    234|     32|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    234|   1146|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |      6|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |addconv2_fu_614_p2              |     +    |      0|  0|  32|          25|          25|
    |addconv_fu_604_p2               |     +    |      0|  0|  31|          24|          24|
    |addconv_i_fu_683_p2             |     +    |      0|  0|  37|          30|          30|
    |i_1_mid1_fu_294_p2              |     +    |      0|  0|  15|           7|           2|
    |i_s_fu_230_p2                   |     +    |      0|  0|  15|           7|           1|
    |indvar_flatten_next_fu_210_p2   |     +    |      0|  0|  17|          13|           1|
    |j_1_fu_372_p2                   |     +    |      0|  0|  15|           7|           1|
    |p_Val2_7_i_fu_760_p2            |     +    |      0|  0|  37|          30|          30|
    |p_Val2_8_i_fu_776_p2            |     +    |      0|  0|  39|          32|          32|
    |p_Val2_i_fu_744_p2              |     +    |      0|  0|  39|          32|          32|
    |r1_V_fu_624_p2                  |     +    |      0|  0|  33|          26|          26|
    |tmp1_fu_734_p2                  |     +    |      0|  0|  36|          29|          29|
    |tmp2_fu_750_p2                  |     +    |      0|  0|  36|          29|          17|
    |tmp3_fu_766_p2                  |     +    |      0|  0|  38|          31|          18|
    |tmp_10_fu_397_p2                |     +    |      0|  0|  15|           7|           2|
    |tmp_11_fu_381_p2                |     +    |      0|  0|  19|          14|          14|
    |tmp_12_fu_406_p2                |     +    |      0|  0|  19|          14|          14|
    |tmp_13_fu_324_p2                |     +    |      0|  0|  19|          14|          14|
    |tmp_15_fu_335_p2                |     +    |      0|  0|  19|          14|          14|
    |tmp_16_fu_417_p2                |     +    |      0|  0|  19|          14|          14|
    |tmp_3_fu_268_p2                 |     +    |      0|  0|  15|           7|           2|
    |p_Val2_5_fu_518_p2              |     -    |      0|  0|  15|           1|           9|
    |r_V_1_fu_446_p2                 |     -    |      0|  0|  15|           9|           9|
    |r_V_fu_490_p2                   |     -    |      0|  0|  15|           9|           9|
    |tmp_14_fu_504_p2                |     -    |      0|  0|  15|           1|           9|
    |sel_tmp1_i_fu_868_p2            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp3_i_fu_881_p2            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp5_i_fu_890_p2            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp9_i_fu_908_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp4_fu_904_p2                  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_204_p2      |   icmp   |      0|  0|  13|          13|          14|
    |exitcond_fu_216_p2              |   icmp   |      0|  0|  11|           7|           8|
    |tmp_14_i_fu_782_p2              |   icmp   |      0|  0|  18|          30|          30|
    |tmp_15_i_fu_788_p2              |   icmp   |      0|  0|  18|          32|          32|
    |tmp_16_i_fu_794_p2              |   icmp   |      0|  0|  18|          30|          30|
    |tmp_17_fu_542_p2                |   icmp   |      0|  0|  13|           9|           9|
    |tmp_18_fu_822_p2                |   icmp   |      0|  0|  18|          26|          26|
    |tmp_18_i_fu_800_p2              |   icmp   |      0|  0|  18|          32|          32|
    |tmp_1_fu_254_p2                 |   icmp   |      0|  0|  11|           7|           1|
    |tmp_1_mid1_fu_248_p2            |   icmp   |      0|  0|  11|           7|           1|
    |tmp_6_fu_367_p2                 |   icmp   |      0|  0|  11|           7|           6|
    |tmp_9_fu_392_p2                 |   icmp   |      0|  0|  11|           7|           1|
    |tmp_mid1_fu_236_p2              |   icmp   |      0|  0|  11|           7|           6|
    |tmp_s_fu_242_p2                 |   icmp   |      0|  0|  11|           7|           6|
    |ap_block_state1                 |    or    |      0|  0|   2|           1|           1|
    |gradX_fu_510_p3                 |  select  |      0|  0|   9|           1|           9|
    |gradY_fu_523_p3                 |  select  |      0|  0|   9|           1|           9|
    |grad_vote_bin_V_d0              |  select  |      0|  0|   4|           1|           4|
    |grad_vote_magnitude_s_d0        |  select  |      0|  0|  26|           1|          26|
    |j_mid2_fu_222_p3                |  select  |      0|  0|   7|           1|           1|
    |p_Val2_s_fu_546_p3              |  select  |      0|  0|   9|           1|           9|
    |p_v_fu_260_p3                   |  select  |      0|  0|   7|           1|           7|
    |sel_tmp10_i_fu_914_p3           |  select  |      0|  0|   4|           1|           4|
    |sel_tmp2_i_fu_873_p3            |  select  |      0|  0|   4|           1|           4|
    |sel_tmp6_i_fu_896_p3            |  select  |      0|  0|   4|           1|           4|
    |tmp_17_i_fu_835_p3              |  select  |      0|  0|   5|           1|           5|
    |tmp_19_cast_i_cast_c_fu_842_p3  |  select  |      0|  0|   3|           1|           3|
    |tmp_1_mid2_fu_351_p3            |  select  |      0|  0|   2|           1|           1|
    |tmp_20_cast_i_cast_c_fu_849_p3  |  select  |      0|  0|   3|           1|           3|
    |tmp_21_cast_i_cast_c_fu_856_p3  |  select  |      0|  0|   3|           1|           3|
    |tmp_22_fu_587_p3                |  select  |      0|  0|   9|           1|           9|
    |tmp_45_load_fu_468_p3           |  select  |      0|  0|   8|           1|           1|
    |tmp_49_load_fu_475_p3           |  select  |      0|  0|   8|           1|           1|
    |tmp_4_fu_300_p3                 |  select  |      0|  0|   7|           1|           7|
    |tmp_51_load_fu_422_p3           |  select  |      0|  0|   8|           1|           1|
    |tmp_53_load_fu_430_p3           |  select  |      0|  0|   8|           1|           1|
    |tmp_5_fu_274_p3                 |  select  |      0|  0|   7|           1|           7|
    |tmp_mid2_fu_346_p3              |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   2|           2|           1|
    |quad_fu_537_p2                  |    xor   |      0|  0|   2|           1|           1|
    |sel_tmp4_i_fu_885_p2            |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp_i_fu_863_p2             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 976|         682|         714|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  27|          5|    1|          5|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_186_p4               |   9|          2|    7|         14|
    |ap_phi_mux_indvar_flatten_phi_fu_175_p4  |   9|          2|   13|         26|
    |ap_phi_mux_j_phi_fu_197_p4               |   9|          2|    7|         14|
    |i_reg_182                                |   9|          2|    7|         14|
    |image_V_address0                         |  15|          3|   12|         36|
    |image_V_address1                         |  15|          3|   12|         36|
    |indvar_flatten_reg_171                   |   9|          2|   13|         26|
    |j_reg_193                                |   9|          2|    7|         14|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 138|         29|   82|        191|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   4|   0|    4|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |exitcond_flatten_reg_930       |   1|   0|    1|          0|
    |exitcond_reg_939               |   1|   0|    1|          0|
    |gradX_reg_1040                 |   9|   0|    9|          0|
    |gradY_reg_1052                 |   9|   0|    9|          0|
    |i_reg_182                      |   7|   0|    7|          0|
    |indvar_flatten_next_reg_934    |  13|   0|   13|          0|
    |indvar_flatten_reg_171         |  13|   0|   13|          0|
    |j_1_reg_999                    |   7|   0|    7|          0|
    |j_mid2_reg_945                 |   7|   0|    7|          0|
    |j_reg_193                      |   7|   0|    7|          0|
    |p_Val2_s_reg_1074              |   9|   0|    9|          0|
    |p_v_reg_973                    |   7|   0|    7|          0|
    |quad_reg_1060                  |   1|   0|    1|          0|
    |quad_reg_1060_pp0_iter2_reg    |   1|   0|    1|          0|
    |r1_V_reg_1079                  |  13|   0|   26|         13|
    |r_V_1_reg_1024                 |   9|   0|    9|          0|
    |tmp_12_cast_reg_979            |   7|   0|   14|          7|
    |tmp_14_i_reg_1085              |   1|   0|    1|          0|
    |tmp_15_i_reg_1092              |   1|   0|    1|          0|
    |tmp_16_i_reg_1098              |   1|   0|    1|          0|
    |tmp_16_reg_1019                |  14|   0|   14|          0|
    |tmp_16_reg_1019_pp0_iter1_reg  |  14|   0|   14|          0|
    |tmp_17_reg_1068                |   1|   0|    1|          0|
    |tmp_18_i_reg_1104              |   1|   0|    1|          0|
    |tmp_1_mid1_reg_963             |   1|   0|    1|          0|
    |tmp_1_reg_968                  |   1|   0|    1|          0|
    |tmp_21_reg_1030                |   1|   0|    1|          0|
    |tmp_24_reg_1035                |   1|   0|    1|          0|
    |tmp_6_reg_994                  |   1|   0|    1|          0|
    |tmp_9_reg_1009                 |   1|   0|    1|          0|
    |tmp_mid1_reg_953               |   1|   0|    1|          0|
    |tmp_s_reg_958                  |   1|   0|    1|          0|
    |exitcond_flatten_reg_930       |  64|  32|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 234|  32|  191|         20|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+--------------+-----------------------+--------------+
|            RTL Ports           | Dir | Bits|   Protocol   |     Source Object     |    C Type    |
+--------------------------------+-----+-----+--------------+-----------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_none |   compute_gradients   | return value |
|ap_rst                          |  in |    1| ap_ctrl_none |   compute_gradients   | return value |
|ap_start                        |  in |    1| ap_ctrl_none |   compute_gradients   | return value |
|ap_done                         | out |    1| ap_ctrl_none |   compute_gradients   | return value |
|ap_continue                     |  in |    1| ap_ctrl_none |   compute_gradients   | return value |
|ap_idle                         | out |    1| ap_ctrl_none |   compute_gradients   | return value |
|ap_ready                        | out |    1| ap_ctrl_none |   compute_gradients   | return value |
|image_V_address0                | out |   12|   ap_memory  |        image_V        |     array    |
|image_V_ce0                     | out |    1|   ap_memory  |        image_V        |     array    |
|image_V_q0                      |  in |    8|   ap_memory  |        image_V        |     array    |
|image_V_address1                | out |   12|   ap_memory  |        image_V        |     array    |
|image_V_ce1                     | out |    1|   ap_memory  |        image_V        |     array    |
|image_V_q1                      |  in |    8|   ap_memory  |        image_V        |     array    |
|grad_vote_magnitude_s_address0  | out |   12|   ap_memory  | grad_vote_magnitude_s |     array    |
|grad_vote_magnitude_s_ce0       | out |    1|   ap_memory  | grad_vote_magnitude_s |     array    |
|grad_vote_magnitude_s_we0       | out |    1|   ap_memory  | grad_vote_magnitude_s |     array    |
|grad_vote_magnitude_s_d0        | out |   26|   ap_memory  | grad_vote_magnitude_s |     array    |
|grad_vote_bin_V_address0        | out |   12|   ap_memory  |    grad_vote_bin_V    |     array    |
|grad_vote_bin_V_ce0             | out |    1|   ap_memory  |    grad_vote_bin_V    |     array    |
|grad_vote_bin_V_we0             | out |    1|   ap_memory  |    grad_vote_bin_V    |     array    |
|grad_vote_bin_V_d0              | out |    4|   ap_memory  |    grad_vote_bin_V    |     array    |
+--------------------------------+-----+-----+--------------+-----------------------+--------------+

