library verilog;
use verilog.vl_types.all;
entity Divider is
    generic(
        clock_27mhz     : integer := 10
    );
    port(
        clk             : in     vl_logic;
        Start_Timer     : in     vl_logic;
        one_hz_enable   : out    vl_logic
    );
end Divider;
