%Warning-UNOPTFLAT: /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0149/top.sv:54:12: Signal unoptimizable: Circular combinational logic: 'tb_top.dut.width_enum_wrapper_out_flat'
   54 | wire [4:0] width_enum_wrapper_out_flat;
      |            ^~~~~~~~~~~~~~~~~~~~~~~~~~~
                    ... For warning description see https://verilator.org/warn/UNOPTFLAT?v=5.033
                    ... Use "/* verilator lint_off UNOPTFLAT */" and lint_on around source to disable this message.
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0149/top.sv:54:12:      Example path: tb_top.dut.width_enum_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0149/top.sv:208:50:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0149/top.sv:15:13:      Example path: tb_top.dut.bitwise_logic_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/bitwise_logic_wrapper.sv:18:14:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0149/top.sv:16:13:      Example path: tb_top.dut.bitwise_logic_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0149/top.sv:262:34:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0149/top.sv:19:13:      Example path: tb_top.dut.cast_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/cast_wrapper.sv:17:14:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0149/top.sv:20:13:      Example path: tb_top.dut.cast_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0149/top.sv:390:70:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0149/top.sv:43:12:      Example path: tb_top.dut.numbers_concat_repl_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/numbers_concat_repl_wrapper.sv:18:14:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0149/top.sv:44:13:      Example path: tb_top.dut.numbers_concat_repl_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0149/top.sv:293:40:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0149/top.sv:53:12:      Example path: tb_top.dut.width_enum_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/width_enum_wrapper.sv:16:8:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0149/top.sv:54:12:      Example path: tb_top.dut.width_enum_wrapper_out_flat
%Error: Exiting due to 1 warning(s)
