Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu Jun 02 16:45:29 2016
| Host         : DESKTOP-BGLQMM6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file unroll_control_sets_placed.rpt
| Design       : unroll
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    18 |
| Minimum Number of register sites lost to control set restrictions |     9 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             132 |           42 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------+------------------+------------------+----------------+
| ~clk_IBUF_BUFG |                       |                  |                1 |              3 |
| ~clk_IBUF_BUFG | addr_in[3]_i_1_n_0    | rst_IBUF         |                1 |              4 |
| ~clk_IBUF_BUFG | data_tmp[95]_i_1_n_0  | rst_IBUF         |                2 |              8 |
| ~clk_IBUF_BUFG | data_tmp[87]_i_1_n_0  | rst_IBUF         |                3 |              8 |
| ~clk_IBUF_BUFG | data_tmp[7]_i_1_n_0   | rst_IBUF         |                3 |              8 |
| ~clk_IBUF_BUFG | data_tmp[79]_i_1_n_0  | rst_IBUF         |                4 |              8 |
| ~clk_IBUF_BUFG | data_tmp[71]_i_1_n_0  | rst_IBUF         |                3 |              8 |
| ~clk_IBUF_BUFG | data_tmp[63]_i_1_n_0  | rst_IBUF         |                2 |              8 |
| ~clk_IBUF_BUFG | data_tmp[55]_i_1_n_0  | rst_IBUF         |                3 |              8 |
| ~clk_IBUF_BUFG | data_tmp[47]_i_1_n_0  | rst_IBUF         |                3 |              8 |
| ~clk_IBUF_BUFG | data_tmp[39]_i_1_n_0  | rst_IBUF         |                2 |              8 |
| ~clk_IBUF_BUFG | data_tmp[31]_i_1_n_0  | rst_IBUF         |                2 |              8 |
| ~clk_IBUF_BUFG | data_tmp[23]_i_1_n_0  | rst_IBUF         |                2 |              8 |
| ~clk_IBUF_BUFG | data_tmp[15]_i_1_n_0  | rst_IBUF         |                2 |              8 |
| ~clk_IBUF_BUFG | data_tmp[127]_i_1_n_0 | rst_IBUF         |                4 |              8 |
| ~clk_IBUF_BUFG | data_tmp[119]_i_1_n_0 | rst_IBUF         |                2 |              8 |
| ~clk_IBUF_BUFG | data_tmp[111]_i_1_n_0 | rst_IBUF         |                2 |              8 |
| ~clk_IBUF_BUFG | data_tmp[103]_i_1_n_0 | rst_IBUF         |                2 |              8 |
+----------------+-----------------------+------------------+------------------+----------------+


