DSCH 2.7a
VERSION 09-06-2025 11:55:04
BB(175,100,535,320)
SYM  #light1c
BB(480,100,535,135)
TITLE 345 169  #light
MODEL 81
PROP                                                                                                                                                                                                            
REC(485,105,45,21,r)
VIS 513
PIN(490,135,0.000,0.000)light1c7
PIN(495,135,0.000,0.000)light1c6
PIN(500,135,0.000,0.000)light1c5
PIN(505,135,0.000,0.000)light1c4
PIN(510,135,0.000,0.000)light1c3
PIN(515,135,0.000,0.000)light1c2
PIN(520,135,0.000,0.000)light1c1
PIN(525,135,0.000,0.000)light1c0
LIG(480,100,480,130)
LIG(535,100,480,100)
LIG(535,130,535,100)
LIG(480,130,535,130)
LIG(490,130,490,135)
LIG(495,130,495,135)
LIG(500,130,500,135)
LIG(505,130,505,135)
LIG(510,130,510,135)
LIG(515,130,515,135)
LIG(520,130,520,135)
LIG(525,130,525,135)
FSYM
SYM  #kbd2
BB(175,250,225,290)
TITLE 175 284  #kbd
MODEL 85
PROP                                                                                                                                                                                                            
REC(175,250,40,40,r)
VIS 2
PIN(225,285,0.000,0.000)kbd21
PIN(225,275,0.000,0.000)kbd22
PIN(225,265,0.000,0.000)kbd23
PIN(225,255,0.000,0.000)kbd24
LIG(215,250,215,290)
LIG(175,250,215,250)
LIG(175,250,175,290)
LIG(209,255,209,258)
LIG(175,270,215,270)
LIG(195,250,195,290)
LIG(185,290,185,250)
LIG(175,260,215,260)
LIG(205,250,205,290)
LIG(175,280,215,280)
LIG(215,285,225,285)
LIG(225,275,215,275)
LIG(215,265,225,265)
LIG(225,255,215,255)
LIG(179,288,179,282)
LIG(179,282,181,282)
LIG(181,282,181,288)
LIG(181,288,179,288)
LIG(191,288,191,282)
LIG(199,282,201,282)
LIG(201,282,201,284)
LIG(201,284,199,284)
LIG(199,284,199,288)
LIG(199,288,201,288)
LIG(209,288,211,288)
LIG(211,282,209,282)
LIG(211,282,211,288)
LIG(209,284,211,284)
LIG(179,272,179,276)
LIG(179,276,181,276)
LIG(181,272,181,278)
LIG(191,272,189,272)
LIG(189,272,189,274)
LIG(189,274,191,274)
LIG(191,274,191,278)
LIG(191,278,189,278)
LIG(199,272,199,278)
LIG(199,278,201,278)
LIG(201,278,201,274)
LIG(201,274,199,274)
LIG(209,272,211,272)
LIG(211,272,211,278)
LIG(179,262,179,268)
LIG(179,262,181,262)
LIG(181,262,181,268)
LIG(181,268,179,268)
LIG(179,264,181,264)
LIG(209,255,211,255)
LIG(175,290,215,290)
LIG(189,262,191,262)
LIG(209,252,209,255)
LIG(198,258,198,255)
LIG(198,252,201,252)
LIG(189,252,189,258)
LIG(178,258,178,252)
LIG(178,252,181,252)
LIG(208,262,211,262)
LIG(211,262,212,263)
LIG(212,263,211,264)
LIG(208,264,211,264)
LIG(208,268,208,264)
LIG(189,264,191,264)
LIG(178,258,181,258)
LIG(189,262,189,264)
LIG(191,264,191,268)
LIG(191,262,191,264)
LIG(191,268,189,268)
LIG(198,258,201,258)
LIG(198,268,200,262)
LIG(200,262,202,268)
LIG(208,264,208,262)
LIG(211,264,212,265)
LIG(209,252,212,252)
LIG(212,265,212,267)
LIG(198,266,202,266)
LIG(192,257,191,258)
LIG(212,267,211,268)
LIG(198,255,198,252)
LIG(198,255,200,255)
LIG(192,253,192,257)
LIG(191,252,192,253)
LIG(188,258,189,258)
LIG(188,252,189,252)
LIG(208,268,211,268)
LIG(189,252,191,252)
LIG(189,258,191,258)
FSYM
SYM  #vss
BB(450,147,460,155)
TITLE 454 152  #vss
MODEL 0
PROP                                                                                                                                                                                                            
REC(450,145,0,0,b)
VIS 0
PIN(455,145,0.000,0.000)vss
LIG(455,145,455,150)
LIG(450,150,460,150)
LIG(450,153,452,150)
LIG(452,153,454,150)
LIG(454,153,456,150)
LIG(456,153,458,150)
FSYM
SYM  #full
BB(400,280,440,320)
TITLE 410 278  #full adder
MODEL 6000
PROP                                                                                                                                                                                                            
REC(405,285,30,30,r)
VIS 5
PIN(400,310,0.000,0.000)A
PIN(400,300,0.000,0.000)B
PIN(400,290,0.000,0.000)C
PIN(440,300,0.060,0.140)carry
PIN(440,290,0.060,0.140)SUM
LIG(400,310,405,310)
LIG(400,300,405,300)
LIG(400,290,405,290)
LIG(435,300,440,300)
LIG(435,290,440,290)
LIG(405,285,405,315)
LIG(405,285,435,285)
LIG(435,285,435,315)
LIG(435,315,405,315)
VLG   module full adder( A,B,C,carry,SUM);
VLG    input A,B,C;
VLG    output carry,SUM;
VLG    xor #(16) xor2(SUM,w3,C);
VLG    or #(19) or3(carry,w7,w8,w9);
VLG    and #(16) and2(w8,C,A);
VLG    and #(16) and2(w9,C,B);
VLG    and #(16) and2(w7,A,B);
VLG    xor #(16) xor2(w3,A,B);
VLG   endmodule
FSYM
SYM  #half
BB(325,150,345,180)
TITLE 335 148  #half adder
MODEL 6000
PROP                                                                                                                                                                                                            
REC(330,155,10,20,r)
VIS 5
PIN(325,160,0.000,0.000)B
PIN(325,170,0.000,0.000)A
PIN(345,160,0.060,0.140)sum
PIN(345,170,0.060,0.280)carry
LIG(325,160,330,160)
LIG(325,170,330,170)
LIG(340,160,345,160)
LIG(340,170,345,170)
LIG(330,155,330,175)
LIG(330,155,340,155)
LIG(340,155,340,175)
LIG(340,175,330,175)
VLG     module half adder( B,A,sum,carry);
VLG      input B,A;
VLG      output sum,carry;
VLG      and #(16) and2(carry,B,A);
VLG      or #(16) or2(sum,w5,w6);
VLG      not #(10) inv(w7,A);
VLG      and #(16) and2(w5,w8,A);
VLG      not #(10) inv(w8,B);
VLG      and #(16) and2(w6,w7,B);
VLG     endmodule
FSYM
SYM  #kbd1
BB(175,180,225,220)
TITLE 175 214  #kbd
MODEL 85
PROP                                                                                                                                                                                                            
REC(175,180,40,40,r)
VIS 2
PIN(225,215,0.000,0.000)kbd11
PIN(225,205,0.000,0.000)kbd12
PIN(225,195,0.000,0.000)kbd13
PIN(225,185,0.000,0.000)kbd14
LIG(215,180,215,220)
LIG(175,180,215,180)
LIG(175,180,175,220)
LIG(209,185,209,188)
LIG(175,200,215,200)
LIG(195,180,195,220)
LIG(185,220,185,180)
LIG(175,190,215,190)
LIG(205,180,205,220)
LIG(175,210,215,210)
LIG(215,215,225,215)
LIG(225,205,215,205)
LIG(215,195,225,195)
LIG(225,185,215,185)
LIG(179,218,179,212)
LIG(179,212,181,212)
LIG(181,212,181,218)
LIG(181,218,179,218)
LIG(191,218,191,212)
LIG(199,212,201,212)
LIG(201,212,201,214)
LIG(201,214,199,214)
LIG(199,214,199,218)
LIG(199,218,201,218)
LIG(209,218,211,218)
LIG(211,212,209,212)
LIG(211,212,211,218)
LIG(209,214,211,214)
LIG(179,202,179,206)
LIG(179,206,181,206)
LIG(181,202,181,208)
LIG(191,202,189,202)
LIG(189,202,189,204)
LIG(189,204,191,204)
LIG(191,204,191,208)
LIG(191,208,189,208)
LIG(199,202,199,208)
LIG(199,208,201,208)
LIG(201,208,201,204)
LIG(201,204,199,204)
LIG(209,202,211,202)
LIG(211,202,211,208)
LIG(179,192,179,198)
LIG(179,192,181,192)
LIG(181,192,181,198)
LIG(181,198,179,198)
LIG(179,194,181,194)
LIG(209,185,211,185)
LIG(175,220,215,220)
LIG(189,192,191,192)
LIG(209,182,209,185)
LIG(198,188,198,185)
LIG(198,182,201,182)
LIG(189,182,189,188)
LIG(178,188,178,182)
LIG(178,182,181,182)
LIG(208,192,211,192)
LIG(211,192,212,193)
LIG(212,193,211,194)
LIG(208,194,211,194)
LIG(208,198,208,194)
LIG(189,194,191,194)
LIG(178,188,181,188)
LIG(189,192,189,194)
LIG(191,194,191,198)
LIG(191,192,191,194)
LIG(191,198,189,198)
LIG(198,188,201,188)
LIG(198,198,200,192)
LIG(200,192,202,198)
LIG(208,194,208,192)
LIG(211,194,212,195)
LIG(209,182,212,182)
LIG(212,195,212,197)
LIG(198,196,202,196)
LIG(192,187,191,188)
LIG(212,197,211,198)
LIG(198,185,198,182)
LIG(198,185,200,185)
LIG(192,183,192,187)
LIG(191,182,192,183)
LIG(188,188,189,188)
LIG(188,182,189,182)
LIG(208,198,211,198)
LIG(189,182,191,182)
LIG(189,188,191,188)
FSYM
SYM  #full
BB(340,190,380,230)
TITLE 350 188  #full adder
MODEL 6000
PROP                                                                                                                                                                                                            
REC(345,195,30,30,r)
VIS 5
PIN(340,220,0.000,0.000)A
PIN(340,210,0.000,0.000)B
PIN(340,200,0.000,0.000)C
PIN(380,210,0.060,0.280)carry
PIN(380,200,0.060,0.140)SUM
LIG(340,220,345,220)
LIG(340,210,345,210)
LIG(340,200,345,200)
LIG(375,210,380,210)
LIG(375,200,380,200)
LIG(345,195,345,225)
LIG(345,195,375,195)
LIG(375,195,375,225)
LIG(375,225,345,225)
VLG   module full adder( A,B,C,carry,SUM);
VLG    input A,B,C;
VLG    output carry,SUM;
VLG    xor #(16) xor2(SUM,w3,C);
VLG    or #(19) or3(carry,w7,w8,w9);
VLG    and #(16) and2(w8,C,A);
VLG    and #(16) and2(w9,C,B);
VLG    and #(16) and2(w7,A,B);
VLG    xor #(16) xor2(w3,A,B);
VLG   endmodule
FSYM
SYM  #full
BB(370,235,410,275)
TITLE 380 233  #full adder
MODEL 6000
PROP                                                                                                                                                                                                            
REC(375,240,30,30,r)
VIS 5
PIN(370,265,0.000,0.000)A
PIN(370,255,0.000,0.000)B
PIN(370,245,0.000,0.000)C
PIN(410,255,0.060,0.280)carry
PIN(410,245,0.060,0.140)SUM
LIG(370,265,375,265)
LIG(370,255,375,255)
LIG(370,245,375,245)
LIG(405,255,410,255)
LIG(405,245,410,245)
LIG(375,240,375,270)
LIG(375,240,405,240)
LIG(405,240,405,270)
LIG(405,270,375,270)
VLG   module full adder( A,B,C,carry,SUM);
VLG    input A,B,C;
VLG    output carry,SUM;
VLG    xor #(16) xor2(SUM,w3,C);
VLG    or #(19) or3(carry,w7,w8,w9);
VLG    and #(16) and2(w8,C,A);
VLG    and #(16) and2(w9,C,B);
VLG    and #(16) and2(w7,A,B);
VLG    xor #(16) xor2(w3,A,B);
VLG   endmodule
FSYM
CNC(525 160)
CNC(255 300)
CNC(495 145)
CNC(490 145)
CNC(290 160)
LIG(510,135,510,290)
LIG(440,300,505,300)
LIG(525,160,530,160)
LIG(380,200,520,200)
LIG(525,135,525,160)
LIG(520,135,520,200)
LIG(370,255,315,255)
LIG(440,290,510,290)
LIG(330,200,340,200)
LIG(330,185,330,200)
LIG(290,160,325,160)
LIG(515,135,515,245)
LIG(495,145,500,145)
LIG(505,135,505,300)
LIG(345,160,525,160)
LIG(365,245,370,245)
LIG(360,185,330,185)
LIG(345,170,360,170)
LIG(360,170,360,185)
LIG(380,210,395,210)
LIG(395,210,395,230)
LIG(395,230,365,230)
LIG(365,230,365,245)
LIG(410,245,515,245)
LIG(410,255,410,275)
LIG(410,275,395,275)
LIG(395,275,395,290)
LIG(395,290,400,290)
LIG(225,215,275,215)
LIG(275,170,325,170)
LIG(490,145,495,145)
LIG(275,170,275,215)
LIG(225,205,320,205)
LIG(320,205,320,220)
LIG(320,220,340,220)
LIG(225,195,265,195)
LIG(265,195,265,270)
LIG(500,135,500,145)
LIG(265,270,370,270)
LIG(370,265,370,270)
LIG(225,185,250,185)
LIG(250,185,250,315)
LIG(250,315,400,315)
LIG(400,310,400,315)
LIG(225,255,255,255)
LIG(255,255,255,300)
LIG(255,300,400,300)
LIG(255,300,255,305)
LIG(225,265,315,265)
LIG(315,255,315,265)
LIG(225,275,300,275)
LIG(300,210,300,275)
LIG(300,210,340,210)
LIG(225,285,290,285)
LIG(290,155,290,160)
LIG(495,135,495,145)
LIG(290,160,290,285)
LIG(455,145,490,145)
LIG(490,135,490,145)
FFIG D:\VLSI\BIN 4 BIT ADDER.sch
