# Design-and-Simulation-of-an-8-bit-Dadda-Multiplier-in-Verilog-
Implemented half and full adders as behaviourally described building blocks for unsigned 8-bit multiply operation. Implemented the design in Verilog and tested functionality with testbench using Icarus Verilog
