L. Benini , E. Macii , M. Poncino , G. De Micheli, Telescopic units: a new paradigm for performance optimization of VLSI designs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.3, p.220-232, November 2006[doi>10.1109/43.700720]
L. Benini , G. De Micheli , A. Lioy , E. Macii , G. Odasso , M. Poncino, Automatic Synthesis of Large Telescopic Units Based on Near-Minimum Timed Supersetting, IEEE Transactions on Computers, v.48 n.8, p.769-779, August 1999[doi>10.1109/12.795120]
Brynjolfson, I. and Zilic, Z. 2000. Dynamic clock management for low power applications in FPGAs. In Proceedings of the IEEE Custom Integrated Circuits Conference. IEEE Computer Society Press, Los Alamitos, CA, 139--142.
Burd, T., Pering, T. A., Stratakos, A. J., and Brodersen, R. W. 2000. A dynamic voltage scaled microprocessor system. IEEE J. Solid-State Circ. 35, 11 (Nov.), 1571--1580.
Jui-Ming Chang , Massoud Pedram, Energy minimization using multiple supply voltages, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.436-443, Dec. 1997[doi>10.1109/92.645070]
Fourer, R., Gay, D., and Kernighan, B. 2003. AMPL: A Modeling Language for Mathematical Programming. Thomson Brooks Cole.
Hsu, C. H., Kremer, U., and Hsiao, M. 2000. Compiler-directed dynamic frequency and voltage scheduling. In Proceedings of the Workshop on Power-Aware Computer Systems. 65--81.
Mark C. Johnson , Kaushik Roy, Datapath scheduling with multiple supply voltages and level converters, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.2 n.3, p.227-248, July 1997[doi>10.1145/264995.264997]
Kim, J. M. and Chae, S. I. 1996. New MPEG2 decoder architecture using frequency scaling. In Proceedings of the IEEE International Symposium on Circuits and Systems. IEEE Computer Society Press, Los Alamitos, CA, 253--256.
Paul E. Landman , Jan M. Rabaey, Architectural power analysis: the dual bit type method, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.2, p.173-187, June 1995[doi>10.1109/92.386219]
Ali Manzak , Chaitali Chakrabarti, A low power scheduling scheme with resources operating at multiple voltages, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.1, p.6-14, 2/1/2002[doi>10.1109/92.988725]
Raul San Martin , John P. Knight, Optimizing Power in ASIC Behavioral Synthesis, IEEE Design & Test, v.13 n.2, p.58-70, June 1996[doi>10.1109/54.500201]
McCarl, B. A. and Spreen, T. H. 1997. Applied Mathematical Programming using Algebric Systems. Online Book at : http://agecon.tamu.edu/faculty/mccarl/regbook.htm.
Saraju P. Mohanty , N. Ranganathan, A Framework for Energy and Transient Power Reduction during Behavioral Synthesis, Proceedings of the 16th International Conference on VLSI Design, p.539, January 04-08, 2003
Saraju P. Mohanty , N. Ranganathan, Energy Efficient Scheduling for Datapath Synthesis, Proceedings of the 16th International Conference on VLSI Design, p.446, January 04-08, 2003
Saraju P. Mohanty , N. Ranganathan , Sunil K. Chappidi, Peak Power Minimization Through Datapath Scheduling, Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03), p.121, February 20-21, 2003
Datapath Scheduling using Dynamic Frequency Clocking, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.65, April 25-26, 2002
Panik, M. J. 1996. Linear Programming: Mathematics, Theory and Practice. Kluwer Academic Publishers.
Christos A. Papachristou , Mehrdad Nourani , Mark Spining, A multiple clocking scheme for low-power RTL design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.2, p.266-276, June 1999[doi>10.1109/92.766754]
Sanghun Park , Kiyoung Choi, Performance-driven high-level synthesis with bit-level chaining and clock selection, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.2, p.199-212, November 2006[doi>10.1109/43.908436]
Johan Pouwelse , Koen Langendoen , Henk Sips, Energy priority scheduling for variable voltage processors, Proceedings of the 2001 international symposium on Low power electronics and design, p.28-33, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383089]
A. Raghunathan , N. K. Jha, SCALP: an iterative-improvement-based low-power data path synthesis system, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.11, p.1260-1277, November 2006[doi>10.1109/43.663817]
Vijay Raghunathan , Srivaths Ravi , Anand Raghunathan , Ganesh Lakshminarayana, Transient power management through high level synthesis, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
S. Ramprasad , N. R. Shanbha , I. N. Hajj, Analytical estimation of signal transition activity from word-level statistics, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.7, p.718-733, November 2006[doi>10.1109/43.644033]
N. Ranganathan , Narayanan Vijaykrishnan , N. Bhavanishankar, A VLSI array architecture with dynamic frequency clocking, Proceedings of the 1996 International Conference on Computer Design, VLSI in Computers and Processors, p.137-140, October 07-09, 1996
N. Ranganathan , N. Vijaykrishnan , N. Bhavanishankar, A linear array processor with dynamic frequency clocking for image processing applications, IEEE Transactions on Circuits and Systems for Video Technology, v.8 n.4, p.435-445, August 1998[doi>10.1109/76.709410]
Rao, S. S. 1996. Engineering Optimization: Theory and Practice. Addison-Wesley, Reading, MA.
Janardhan H. Satyanarayana , Keshab K. Parhi, Theoretical analysis of word-level switching activity in the presence of glitching and correlation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.2, p.148-159, April 2000[doi>10.1109/92.831435]
Wen-Tsong Shiue, High Level Synthesis for Peak Power Minimization Using ILP, Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors, p.103, July 10-12, 2000
Shiue, W. T. and Chakrabarti, C. 2000a. ILP based scheme for low power scheduling and resource binding. In Proceedings of the IEEE International Symposium on Circuits and Systems (Vol. 3). IEEE Computer Society Press, Los Alamitos, CA, 279--282.
Shiue, W. T. and Chakrabarti, C. 2000b. Low-power scheduling with resources operating at multiple voltages. IEEE Trans. Circ. Syst.-II : Anal. Digit. Sig. Proc. 47, 6 (June), 536--543.
Shiue, W. T., Denison, J., and Horak, A. 2000. A novel scheduler for low power real time systems. In Proceedings of the 43rd Midwest Symposium on Circuits and Systems. 312--315.
Singh, D., Rabaey, J. M., Pedram, M., Catthoor, F., Rajgopal, S., Sehgal, N., and Mozdzen, T. J. 1995. Power conscious CAD tools and methodologies: A perspective. Proceedings of the IEEE 83, 4 (Apr.), 570--594.
