{
  "processor": "Intel 80186",
  "year": 1982,
  "specifications": {
    "data_width_bits": 16,
    "clock_mhz": 8.0,
    "transistors": 55000,
    "technology": "NMOS",
    "package": "68-pin LCC"
  },
  "timing": {
    "cycles_per_instruction_range": [2, 40],
    "typical_cpi": 8.0
  },
  "validated_performance": {
    "ips_min": 800000,
    "ips_max": 1500000,
    "mips_typical": 0.8
  },
  "notes": "Embedded 8086 with peripherals",
  "model_accuracy": {
    "target_error_pct": 15,
    "confidence": "Medium"
  },
  "sources": [
    {
      "type": "wikichip",
      "name": "WikiChip",
      "url": "https://en.wikichip.org/wiki/intel/80186",
      "verified": false
    },
    {
      "type": "datasheet",
      "name": "Intel 80186 Datasheet",
      "url": "http://datasheets.chipdb.org/Intel/x86/80186/",
      "verified": false
    }
  ],
  "validation_date": "2026-01-28",
  "timing_tests": [
    {
      "name": "MOV_reg_reg",
      "category": "data_transfer",
      "expected_cycles": 2,
      "source": "datasheet",
      "notes": "Register to register transfer"
    },
    {
      "name": "MOV_reg_imm",
      "category": "data_transfer",
      "expected_cycles": 3,
      "source": "datasheet",
      "notes": "Immediate to register"
    },
    {
      "name": "MOV_reg_mem",
      "category": "memory",
      "expected_cycles": 6,
      "source": "datasheet",
      "notes": "Memory to register"
    },
    {
      "name": "MOV_mem_reg",
      "category": "memory",
      "expected_cycles": 6,
      "source": "datasheet",
      "notes": "Register to memory"
    },
    {
      "name": "ADD_reg_reg",
      "category": "alu",
      "expected_cycles": 2,
      "source": "datasheet",
      "notes": "Faster than 8086"
    },
    {
      "name": "ADD_reg_imm",
      "category": "alu",
      "expected_cycles": 3,
      "source": "datasheet",
      "notes": "Register plus immediate"
    },
    {
      "name": "SUB_reg_reg",
      "category": "alu",
      "expected_cycles": 2,
      "source": "datasheet"
    },
    {
      "name": "CMP_reg_reg",
      "category": "alu",
      "expected_cycles": 2,
      "source": "datasheet"
    },
    {
      "name": "AND_reg_reg",
      "category": "alu",
      "expected_cycles": 2,
      "source": "datasheet"
    },
    {
      "name": "OR_reg_reg",
      "category": "alu",
      "expected_cycles": 2,
      "source": "datasheet"
    },
    {
      "name": "XOR_reg_reg",
      "category": "alu",
      "expected_cycles": 2,
      "source": "datasheet"
    },
    {
      "name": "MUL_reg16",
      "category": "mul_div",
      "expected_cycles": 36,
      "source": "datasheet",
      "notes": "Faster than 8086 (118-133 cycles)"
    },
    {
      "name": "IMUL_reg16",
      "category": "mul_div",
      "expected_cycles": 36,
      "source": "datasheet"
    },
    {
      "name": "DIV_reg16",
      "category": "mul_div",
      "expected_cycles": 38,
      "source": "datasheet"
    },
    {
      "name": "IDIV_reg16",
      "category": "mul_div",
      "expected_cycles": 44,
      "source": "datasheet"
    },
    {
      "name": "JMP_near",
      "category": "control",
      "expected_cycles": 9,
      "source": "datasheet"
    },
    {
      "name": "JMP_short",
      "category": "control",
      "expected_cycles": 9,
      "source": "datasheet"
    },
    {
      "name": "Jcc_taken",
      "category": "control",
      "expected_cycles": 9,
      "source": "datasheet",
      "notes": "Conditional jump taken"
    },
    {
      "name": "Jcc_not_taken",
      "category": "control",
      "expected_cycles": 4,
      "source": "datasheet",
      "notes": "Conditional jump not taken"
    },
    {
      "name": "CALL_near",
      "category": "control",
      "expected_cycles": 11,
      "source": "datasheet"
    },
    {
      "name": "RET",
      "category": "control",
      "expected_cycles": 12,
      "source": "datasheet"
    },
    {
      "name": "PUSH_reg",
      "category": "memory",
      "expected_cycles": 5,
      "source": "datasheet"
    },
    {
      "name": "POP_reg",
      "category": "memory",
      "expected_cycles": 5,
      "source": "datasheet"
    },
    {
      "name": "NOP",
      "category": "control",
      "expected_cycles": 3,
      "source": "datasheet"
    },
    {
      "name": "INC_reg",
      "category": "alu",
      "expected_cycles": 2,
      "source": "datasheet"
    }
  ],
  "cross_validation": {
    "family": "Intel 80x86",
    "position_in_family": "Enhanced 8086 with integrated peripherals",
    "predecessor": {
      "processor": "Intel 8086",
      "year": 1978,
      "key_differences": [
        "80186 has faster instruction timing (optimized microcode)",
        "80186 integrates DMA controller, timers, interrupt controller",
        "80186 adds ENTER/LEAVE, BOUND, INS/OUTS instructions",
        "80186 MUL/DIV significantly faster (36 vs 118-133 cycles)"
      ]
    },
    "successor": {
      "processor": "Intel 80286",
      "year": 1982,
      "key_differences": [
        "80286 adds protected mode with memory protection",
        "80286 has 24-bit addressing (16MB vs 1MB)",
        "80286 adds descriptor tables and privilege levels",
        "Both released same year, 80286 for PCs, 80186 for embedded"
      ]
    },
    "architectural_notes": [
      "80186/80188 targeted embedded market, not general-purpose PCs",
      "Integrated peripherals eliminated need for 8237/8253/8259 chips",
      "Same instruction set as 8086 but with improved timing",
      "80188 variant has 8-bit external bus like 8088"
    ],
    "expected_cpi_relationship": {
      "vs_8086": "Faster CPI due to optimized microcode",
      "vs_80286": "Similar CPI, but 80286 has protected mode overhead in PM"
    }
  },
  "accuracy": {
    "expected_cpi": 4.0,
    "expected_ipc": 0.25,
    "validated_workloads": ["typical", "compute", "memory", "control", "mixed"],
    "predicted_cpi": 3.85,
    "cpi_error_percent": 3.8,
    "ipc_error_percent": 3.8,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-28"
  }
}
