#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Aug 22 20:24:59 2021
# Process ID: 8040
# Current directory: C:/Users/seanj/Documents/New folder/Kent_0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21224 C:\Users\seanj\Documents\New folder\Kent_0\Kent_0.xpr
# Log file: C:/Users/seanj/Documents/New folder/Kent_0/vivado.log
# Journal file: C:/Users/seanj/Documents/New folder/Kent_0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/seanj/Documents/Kent_0' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'central_processing_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj central_processing_unit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sources_1/new/arithmetic_logic_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pc' is not allowed [C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:24]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'r_0' is not allowed [C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sources_1/new/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sources_1/new/mux_4_to_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_to_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
WARNING: [VRFC 10-3676] redeclaration of ansi port 'r_0' is not allowed [C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sources_1/new/register_file.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:16]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:17]
INFO: [VRFC 10-2458] undeclared symbol ir, assumed default net type wire [C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:18]
INFO: [VRFC 10-2458] undeclared symbol pc, assumed default net type wire [C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:19]
INFO: [VRFC 10-2458] undeclared symbol r_0, assumed default net type wire [C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:21]
INFO: [VRFC 10-2458] undeclared symbol r_1, assumed default net type wire [C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:21]
INFO: [VRFC 10-2458] undeclared symbol r_2, assumed default net type wire [C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:21]
INFO: [VRFC 10-2458] undeclared symbol r_3, assumed default net type wire [C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:21]
INFO: [VRFC 10-2458] undeclared symbol r_4, assumed default net type wire [C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:21]
INFO: [VRFC 10-2458] undeclared symbol r_5, assumed default net type wire [C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:21]
INFO: [VRFC 10-2458] undeclared symbol r_6, assumed default net type wire [C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:21]
INFO: [VRFC 10-2458] undeclared symbol r_7, assumed default net type wire [C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:21]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 16 [C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:32]
WARNING: [VRFC 10-2938] 'rst' is already implicitly declared on line 17 [C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:33]
WARNING: [VRFC 10-2938] 'ir' is already implicitly declared on line 18 [C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:34]
WARNING: [VRFC 10-2938] 'pc' is already implicitly declared on line 19 [C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:35]
WARNING: [VRFC 10-2938] 'r_0' is already implicitly declared on line 21 [C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xelab -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot central_processing_unit_tb_behav xil_defaultlib.central_processing_unit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot central_processing_unit_tb_behav xil_defaultlib.central_processing_unit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv" Line 4. Module central_processing_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sources_1/new/program_counter.sv" Line 4. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sources_1/new/decode.sv" Line 4. Module decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sources_1/new/mux_4_to_1.sv" Line 4. Module mux_4_to_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sources_1/new/register_file.sv" Line 4. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sources_1/new/arithmetic_logic_unit.sv" Line 4. Module arithmetic_logic_unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.mux_4_to_1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.arithmetic_logic_unit
Compiling module xil_defaultlib.central_processing_unit
Compiling module xil_defaultlib.central_processing_unit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot central_processing_unit_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/seanj/Documents/New -notrace
couldn't read file "C:/Users/seanj/Documents/New": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Aug 22 20:25:20 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "central_processing_unit_tb_behav -key {Behavioral:sim_1:Functional:central_processing_unit_tb} -tclbatch {central_processing_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source central_processing_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading ROM.
pc: 00
ir: ff01
pc: 01
ir: ff05
pc: 02
ir: ff09
pc: 03
ir: ff0d
pc: 04
ir: 003d
pc: 04
ir: 003d
pc: 04
ir: 003d
pc: 04
ir: 003d
pc: 04
ir: 003d
pc: 04
ir: 003d
$finish called at time : 110 ns : File "C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'central_processing_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 912.473 ; gain = 2.586
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'central_processing_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj central_processing_unit_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xelab -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot central_processing_unit_tb_behav xil_defaultlib.central_processing_unit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot central_processing_unit_tb_behav xil_defaultlib.central_processing_unit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "central_processing_unit_tb_behav -key {Behavioral:sim_1:Functional:central_processing_unit_tb} -tclbatch {central_processing_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source central_processing_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading ROM.
pc: 00
ir: ff01
pc: 01
ir: ff05
pc: 02
ir: ff09
pc: 03
ir: ff0d
pc: 04
ir: 003d
pc: 04
ir: 003d
pc: 04
ir: 003d
pc: 04
ir: 003d
pc: 04
ir: 003d
pc: 04
ir: 003d
$finish called at time : 110 ns : File "C:/Users/seanj/Documents/New folder/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'central_processing_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug 22 20:26:11 2021...
