#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5639827c2e10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x563982795d90 .scope module, "fifo_tb" "fifo_tb" 3 4;
 .timescale -9 -12;
v0x5639827f3f10_0 .var "clk_in", 0 0;
v0x5639827f3fd0_0 .net "data_out", 31 0, v0x5639827f33a0_0;  1 drivers
v0x5639827f40a0_0 .var "deq", 0 0;
v0x5639827f41a0_0 .net "empty", 0 0, v0x5639827f3550_0;  1 drivers
v0x5639827f4270_0 .var "enq", 0 0;
v0x5639827f4360_0 .var "enq_data", 31 0;
v0x5639827f4430_0 .net "full", 0 0, v0x5639827f3800_0;  1 drivers
v0x5639827f4500_0 .var "rst_in", 0 0;
v0x5639827f45d0_0 .net "valid_out", 0 0, v0x5639827f3c00_0;  1 drivers
S_0x563982795f20 .scope module, "Q" "FIFO" 3 19, 4 4 0, S_0x563982795d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq";
    .port_info 3 /INPUT 32 "enq_data";
    .port_info 4 /INPUT 1 "enq";
    .port_info 5 /OUTPUT 1 "full";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x5639827c2520 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
P_0x5639827c2560 .param/l "DEPTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x5639827f3200 .array "Q", 0 7, 31 0;
v0x5639827f32e0_0 .net "clk_in", 0 0, v0x5639827f3f10_0;  1 drivers
v0x5639827f33a0_0 .var "data_out", 31 0;
v0x5639827f3490_0 .net "deq", 0 0, v0x5639827f40a0_0;  1 drivers
v0x5639827f3550_0 .var "empty", 0 0;
v0x5639827f3660_0 .net "enq", 0 0, v0x5639827f4270_0;  1 drivers
v0x5639827f3720_0 .net "enq_data", 31 0, v0x5639827f4360_0;  1 drivers
v0x5639827f3800_0 .var "full", 0 0;
v0x5639827f38c0_0 .var "read_ptr", 3 0;
v0x5639827f39a0_0 .net "rst_in", 0 0, v0x5639827f4500_0;  1 drivers
v0x5639827f3a60 .array "valid", 0 7, 0 0;
v0x5639827f3c00_0 .var "valid_out", 0 0;
v0x5639827f3cc0_0 .var "write_ptr", 3 0;
E_0x5639827d4640 .event posedge, v0x5639827f32e0_0;
v0x5639827f3a60_0 .array/port v0x5639827f3a60, 0;
v0x5639827f3a60_1 .array/port v0x5639827f3a60, 1;
E_0x5639827d67c0/0 .event edge, v0x5639827f38c0_0, v0x5639827f3cc0_0, v0x5639827f3a60_0, v0x5639827f3a60_1;
v0x5639827f3a60_2 .array/port v0x5639827f3a60, 2;
v0x5639827f3a60_3 .array/port v0x5639827f3a60, 3;
v0x5639827f3a60_4 .array/port v0x5639827f3a60, 4;
v0x5639827f3a60_5 .array/port v0x5639827f3a60, 5;
E_0x5639827d67c0/1 .event edge, v0x5639827f3a60_2, v0x5639827f3a60_3, v0x5639827f3a60_4, v0x5639827f3a60_5;
v0x5639827f3a60_6 .array/port v0x5639827f3a60, 6;
v0x5639827f3a60_7 .array/port v0x5639827f3a60, 7;
E_0x5639827d67c0/2 .event edge, v0x5639827f3a60_6, v0x5639827f3a60_7;
E_0x5639827d67c0 .event/or E_0x5639827d67c0/0, E_0x5639827d67c0/1, E_0x5639827d67c0/2;
S_0x5639827d3b10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 27, 4 27 0, S_0x563982795f20;
 .timescale -9 -12;
v0x5639827d3cf0_0 .var/2s "i", 31 0;
    .scope S_0x563982795f20;
T_0 ;
Ewait_0 .event/or E_0x5639827d67c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5639827f38c0_0;
    %load/vec4 v0x5639827f3cc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5639827f38c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5639827f3a60, 4;
    %nor/r;
    %and;
    %store/vec4 v0x5639827f3550_0, 0, 1;
    %load/vec4 v0x5639827f38c0_0;
    %load/vec4 v0x5639827f3cc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5639827f38c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5639827f3a60, 4;
    %and;
    %store/vec4 v0x5639827f3800_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x563982795f20;
T_1 ;
    %wait E_0x5639827d4640;
    %load/vec4 v0x5639827f39a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_1, S_0x5639827d3b10;
    %jmp t_0;
    .scope S_0x5639827d3b10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5639827d3cf0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5639827d3cf0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5639827d3cf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5639827f3200, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5639827d3cf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5639827f3a60, 0, 4;
    %load/vec4 v0x5639827d3cf0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5639827d3cf0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x563982795f20;
t_0 %join;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5639827f38c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5639827f3cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5639827f3c00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5639827f3490_0;
    %load/vec4 v0x5639827f3550_0;
    %nor/r;
    %and;
    %load/vec4 v0x5639827f38c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5639827f3a60, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5639827f38c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5639827f3200, 4;
    %assign/vec4 v0x5639827f33a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5639827f3c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5639827f38c0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5639827f3a60, 0, 4;
    %load/vec4 v0x5639827f38c0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.6, 8;
    %load/vec4 v0x5639827f38c0_0;
    %addi 1, 0, 4;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %assign/vec4 v0x5639827f38c0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5639827f3c00_0, 0;
T_1.5 ;
    %load/vec4 v0x5639827f3660_0;
    %load/vec4 v0x5639827f3800_0;
    %nor/r;
    %and;
    %load/vec4 v0x5639827f3cc0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5639827f3a60, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x5639827f3720_0;
    %load/vec4 v0x5639827f3cc0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5639827f3200, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5639827f3cc0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5639827f3a60, 0, 4;
    %load/vec4 v0x5639827f3cc0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.10, 8;
    %load/vec4 v0x5639827f3cc0_0;
    %addi 1, 0, 4;
    %jmp/1 T_1.11, 8;
T_1.10 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.11, 8;
 ; End of false expr.
    %blend;
T_1.11;
    %assign/vec4 v0x5639827f3cc0_0, 0;
T_1.8 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x563982795d90;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x5639827f3f10_0;
    %nor/r;
    %store/vec4 v0x5639827f3f10_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x563982795d90;
T_3 ;
    %vpi_call/w 3 40 "$dumpfile", "fifo_tb.vcd" {0 0 0};
    %vpi_call/w 3 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x563982795d90 {0 0 0};
    %vpi_call/w 3 42 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639827f3f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639827f4500_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639827f4500_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639827f4500_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639827f4270_0, 0, 1;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x5639827f4360_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639827f4270_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639827f4270_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5639827f4360_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639827f4270_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639827f40a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639827f40a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639827f40a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639827f40a0_0, 0, 1;
    %delay 500000, 0;
    %vpi_call/w 3 73 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 74 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/fifo_tb.sv";
    "hdl/fifo.sv";
