-- generated by newgenasym Thu Feb 12 15:14:22 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity lmx2531lq1910e is
    port (    
	CE:        IN     STD_LOGIC;    
	CLK:       IN     STD_LOGIC;    
	CPOUT:     OUT    STD_LOGIC;    
	DATA:      IN     STD_LOGIC;    
	FLOUT:     OUT    STD_LOGIC;    
	FOUT:      OUT    STD_LOGIC;    
	\ftest/ld\: OUT    STD_LOGIC;    
	GND_1:     IN     STD_LOGIC;    
	GND_2:     IN     STD_LOGIC;    
	GND_3:     IN     STD_LOGIC;    
	GND_4:     IN     STD_LOGIC;    
	LE:        IN     STD_LOGIC;    
	NC_1:      INOUT  STD_LOGIC;    
	NC_10:     INOUT  STD_LOGIC;    
	NC_2:      INOUT  STD_LOGIC;    
	NC_3:      INOUT  STD_LOGIC;    
	NC_4:      INOUT  STD_LOGIC;    
	NC_5:      INOUT  STD_LOGIC;    
	NC_6:      INOUT  STD_LOGIC;    
	NC_7:      INOUT  STD_LOGIC;    
	NC_8:      INOUT  STD_LOGIC;    
	NC_9:      INOUT  STD_LOGIC;    
	OUTPUTSCIN: IN     STD_LOGIC;    
	\outputscin#\: IN     STD_LOGIC;    
	PAD_GND_1: IN     STD_LOGIC;    
	PAD_GND_2: IN     STD_LOGIC;    
	PAD_NC:    INOUT  STD_LOGIC;    
	TEST:      OUT    STD_LOGIC;    
	VCCBUF:    IN     STD_LOGIC;    
	VCCDIG:    IN     STD_LOGIC;    
	VCCPLL:    IN     STD_LOGIC;    
	VCCVCO:    IN     STD_LOGIC;    
	VREFVCO:   IN     STD_LOGIC;    
	VREGBUF:   IN     STD_LOGIC;    
	VREGDIG:   IN     STD_LOGIC;    
	VREGPLL1:  IN     STD_LOGIC;    
	VREGPLL2:  IN     STD_LOGIC;    
	VREGVCO:   IN     STD_LOGIC;    
	VTUNE:     IN     STD_LOGIC);
end lmx2531lq1910e;
