Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tmp_open_list_queue_tb_behav xil_defaultlib.tmp_open_list_queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
WARNING: [XSIM 43-4455] File "/home/charlielinux/Workspace/hwpq_qw2246/systolic_array/tmp_open_list_queue_tb.sv" Line 112 : Unsupported feature in assertion/property/sequence 'Dynamic array inside concurrent assertion'. It will be ignored.
WARNING: [XSIM 43-4455] File "/home/charlielinux/Workspace/hwpq_qw2246/systolic_array/tmp_open_list_queue_tb.sv" Line 117 : Unsupported feature in assertion/property/sequence 'Sequence call/access in non-assertion region'. It will be ignored.
WARNING: [XSIM 43-4455] File "/home/charlielinux/Workspace/hwpq_qw2246/systolic_array/tmp_open_list_queue_tb.sv" Line 120 : Unsupported feature in assertion/property/sequence 'Property call/access in non-assertion region'. It will be ignored.
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/charlielinux/Workspace/hwpq_qw2246/systolic_array/vivado_systolic_array/vivado_systolic_array.sim/sim_2/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/charlielinux/Workspace/hwpq_qw2246/systolic_array/vivado_systolic_array/vivado_systolic_array.sim/sim_2/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tmp_open_list_queue(QUEUE_SIZE=4...
Compiling module xil_defaultlib.tmp_open_list_queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tmp_open_list_queue_tb_behav
