eval_4_isog_mem_C0_0.txt  
get_4_isog_mem_Z4_1.txt    
sage_get_4_isog_t5_0.txt  
sage_xDBL_t3_1.txt        
sim_get_4_isog_t5_0.txt  
sim_xDBL_t2_1.txt      
xDBLADD_mem_ZQ_0.txt
eval_4_isog_mem_C0_1.txt  
sage_eval_4_isog_t2_0.txt  
sage_get_4_isog_t5_1.txt  
sim_eval_4_isog_t2_0.txt  
sim_get_4_isog_t5_1.txt  
sim_xDBL_t3_0.txt      
xDBLADD_mem_ZQ_1.txt
eval_4_isog_mem_C1_0.txt  
sage_eval_4_isog_t2_1.txt  
sage_xDBLADD_t10_0.txt    
sim_eval_4_isog_t2_1.txt  
sim_xDBLADD_t0_0.txt     
sim_xDBL_t3_1.txt      
xDBL_mem_A24_0.txt
eval_4_isog_mem_C1_1.txt  
sage_eval_4_isog_t3_0.txt  
sage_xDBLADD_t10_1.txt    
sim_eval_4_isog_t3_0.txt  
sim_xDBLADD_t0_1.txt     
xDBLADD_mem_A24_0.txt  
xDBL_mem_A24_1.txt
eval_4_isog_mem_C2_0.txt  
sage_eval_4_isog_t3_1.txt  
sage_xDBLADD_t2_0.txt     
sim_eval_4_isog_t3_1.txt  
sim_xDBLADD_t10_0.txt    
xDBLADD_mem_A24_1.txt  
xDBL_mem_C24_0.txt
eval_4_isog_mem_C2_1.txt  
sage_get_4_isog_t1_0.txt   
sage_xDBLADD_t2_1.txt     
sim_get_4_isog_t1_0.txt   
sim_xDBLADD_t10_1.txt    
xDBLADD_mem_XP_0.txt   
xDBL_mem_C24_1.txt
eval_4_isog_mem_X_0.txt   
sage_get_4_isog_t1_1.txt   
sage_xDBLADD_t3_0.txt     
sim_get_4_isog_t1_1.txt   
sim_xDBLADD_t2_0.txt     
xDBLADD_mem_XP_1.txt   
xDBL_mem_X_0.txt
eval_4_isog_mem_X_1.txt   
sage_get_4_isog_t2_0.txt   
sage_xDBLADD_t3_1.txt     
sim_get_4_isog_t2_0.txt   
sim_xDBLADD_t2_1.txt     
xDBLADD_mem_xPQ_0.txt  
xDBL_mem_X_1.txt
eval_4_isog_mem_Z_0.txt   
sage_get_4_isog_t2_1.txt   
sage_xDBLADD_t4_0.txt     
sim_get_4_isog_t2_1.txt   
sim_xDBLADD_t3_0.txt     
xDBLADD_mem_xPQ_1.txt  
xDBL_mem_Z_0.txt
eval_4_isog_mem_Z_1.txt   
sage_get_4_isog_t3_0.txt   
sage_xDBLADD_t4_1.txt     
sim_get_4_isog_t3_0.txt   
sim_xDBLADD_t3_1.txt     
xDBLADD_mem_XQ_0.txt   
xDBL_mem_Z_1.txt
get_4_isog_mem_X4_0.txt   
sage_get_4_isog_t3_1.txt   
sage_xDBL_t2_0.txt        
sim_get_4_isog_t3_1.txt   
sim_xDBLADD_t4_0.txt     
xDBLADD_mem_XQ_1.txt
get_4_isog_mem_X4_1.txt   
sage_get_4_isog_t4_0.txt   
sage_xDBL_t2_1.txt        
sim_get_4_isog_t4_0.txt   
sim_xDBLADD_t4_1.txt     
xDBLADD_mem_ZP_0.txt
get_4_isog_mem_Z4_0.txt   
sage_get_4_isog_t4_1.txt   
sage_xDBL_t3_0.txt        
sim_get_4_isog_t4_1.txt   
sim_xDBL_t2_0.txt        
xDBLADD_mem_ZP_1.txt
mem_p_plus_one.mem
px2.mem
px4.mem
controller_tb
controller_tb.vcd
gen_test.sage.py
0-sage_t0_0.txt
0-sage_t0_1.txt
0-sage_t1_0.txt
0-sage_t1_1.txt
0-sage_t2_0.txt
0-sage_t2_1.txt
0-sage_t3_0.txt
0-sage_t3_1.txt
1-sage_t0_0.txt
1-sage_t0_1.txt
1-sage_t1_0.txt
1-sage_t1_1.txt
sage_xDBLADD_t5_0.txt
sage_xDBLADD_t5_1.txt
sim_xDBLADD_t5_0.txt
sim_xDBLADD_t5_1.txt
xDBLADD_mem_zPQ_0.txt
xDBLADD_mem_zPQ_1.txt