// Generated by CIRCT firtool-1.128.0
module AXI4LiteReadSlaveBridge(	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:10:7
  input         clock,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:10:7
                reset,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:10:7
  output        io_axi_ar_ready,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:11:14
  input         io_axi_ar_valid,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:11:14
  input  [31:0] io_axi_ar_bits_addr,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:11:14
  input         io_axi_r_ready,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:11:14
  output        io_axi_r_valid,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:11:14
  output [31:0] io_axi_r_bits_data,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:11:14
  output        io_req_valid,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:11:14
  output [31:0] io_req_bits_addr,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:11:14
  input         io_resp_valid,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:11:14
  input  [31:0] io_resp_bits_rdata	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:11:14
);

  wire _processingIdQueue_io_enq_ready;	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:37:33
  wire _arQueue_io_deq_valid;	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:22:23
  Queue1_AXI4BundleA arQueue (	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:22:23
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (io_axi_ar_ready),
    .io_enq_valid     (io_axi_ar_valid),
    .io_enq_bits_addr (io_axi_ar_bits_addr),
    .io_deq_ready     (_arQueue_io_deq_valid & _processingIdQueue_io_enq_ready),	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:22:23, :37:33, :41:35
    .io_deq_valid     (_arQueue_io_deq_valid),
    .io_deq_bits_addr (io_req_bits_addr)
  );	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:22:23
  Queue1_UInt1 processingIdQueue (	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:37:33
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_processingIdQueue_io_enq_ready),
    .io_enq_valid (_arQueue_io_deq_valid),	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:22:23
    .io_deq_ready (io_axi_r_ready & io_resp_valid)	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:55:30
  );	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:37:33
  assign io_axi_r_valid = io_resp_valid;	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:10:7
  assign io_axi_r_bits_data = io_resp_bits_rdata;	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:10:7
  assign io_req_valid = _arQueue_io_deq_valid;	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:10:7, :22:23
endmodule

