;redcode
;assert 1
	SPL 0, <501
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV 2, 0
	SUB #12, @102
	SUB #300, 90
	SPL 0, <501
	SUB -17, <10
	SUB #300, 90
	SPL 0, <501
	SUB #300, 90
	SPL 0, <501
	ADD 910, 60
	CMP 207, <-120
	CMP 207, <-120
	SUB 32, 6
	CMP #87, @180
	CMP -2, <-128
	SUB -17, <10
	SUB #0, -50
	SUB @0, @-2
	SUB #0, -50
	SUB @0, @-2
	SUB #72, 201
	SUB #72, 201
	SUB @137, <600
	SUB #0, -50
	SUB @137, <600
	CMP #27, @180
	SUB @127, <600
	SUB -30, 9
	SUB @121, 103
	SUB #0, -50
	SUB 32, 6
	SUB 207, <-120
	CMP @-127, 600
	MOV 2, 0
	MOV 2, 0
	SPL 0, <500
	CMP 207, <-120
	CMP #300, 90
	SUB #27, @180
	CMP #300, 90
	DJN -1, @-20
	CMP #300, 90
	MOV -34, <-20
	CMP #300, 90
	DJN -1, @-20
	MOV -4, <-20
