DRM_ERROR,FUNC_0
RB_BLKSZ,VAR_0
RB_BUFSZ,VAR_1
RB_NO_FETCH,VAR_2
RB_NO_UPDATE,VAR_3
RB_RPTR_WR_EN,VAR_4
REG_SET_FIELD,FUNC_1
RREG32_SOC15,FUNC_2
SOC15_REG_OFFSET,FUNC_3
UVD,VAR_5
UVD_JRBC_RB_CNTL__RB_NO_FETCH_MASK,VAR_6
UVD_JRBC_RB_CNTL__RB_RPTR_WR_EN_MASK,VAR_7
UVD_LMI_CTRL2__STALL_ARB_UMC_MASK,VAR_8
UVD_LMI_CTRL__DATA_COHERENCY_EN_MASK,VAR_9
UVD_LMI_CTRL__MASK_MC_URGENT_MASK,VAR_10
UVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK,VAR_11
UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK,VAR_12
UVD_MASTINT_EN__VCPU_EN_MASK,VAR_13
UVD_MPC_CNTL__REPLACEMENT_MODE_MASK,VAR_14
UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT,VAR_15
UVD_MPC_SET_MUXA0__VARA_1__SHIFT,VAR_16
UVD_MPC_SET_MUXA0__VARA_2__SHIFT,VAR_17
UVD_MPC_SET_MUXA0__VARA_3__SHIFT,VAR_18
UVD_MPC_SET_MUXA0__VARA_4__SHIFT,VAR_19
UVD_MPC_SET_MUXB0__VARB_1__SHIFT,VAR_20
UVD_MPC_SET_MUXB0__VARB_2__SHIFT,VAR_21
UVD_MPC_SET_MUXB0__VARB_3__SHIFT,VAR_22
UVD_MPC_SET_MUXB0__VARB_4__SHIFT,VAR_23
UVD_MPC_SET_MUX__SET_0__SHIFT,VAR_24
UVD_MPC_SET_MUX__SET_1__SHIFT,VAR_25
UVD_MPC_SET_MUX__SET_2__SHIFT,VAR_26
UVD_RBC_RB_CNTL,VAR_27
UVD_RBC_RB_CNTL__RB_NO_FETCH_MASK,VAR_28
UVD_SOFT_RESET__LMI_SOFT_RESET_MASK,VAR_29
UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK,VAR_30
UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK,VAR_31
UVD_STATUS__IDLE,VAR_32
UVD_STATUS__UVD_BUSY,VAR_33
UVD_SYS_INT_EN__UVD_JRBC_EN_MASK,VAR_34
UVD_VCPU_CNTL__CLK_EN_MASK,VAR_35
WREG32_P,FUNC_4
WREG32_SOC15,FUNC_5
amdgpu_sched_hw_submission,VAR_36
lower_32_bits,FUNC_6
mdelay,FUNC_7
mmUVD_JRBC_RB_CNTL,VAR_37
mmUVD_JRBC_RB_RPTR,VAR_38
mmUVD_JRBC_RB_WPTR,VAR_39
mmUVD_LMI_CTRL,VAR_40
mmUVD_LMI_CTRL2,VAR_41
mmUVD_LMI_JRBC_RB_64BIT_BAR_HIGH,VAR_42
mmUVD_LMI_JRBC_RB_64BIT_BAR_LOW,VAR_43
mmUVD_LMI_JRBC_RB_VMID,VAR_44
mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH,VAR_45
mmUVD_LMI_RBC_RB_64BIT_BAR_LOW,VAR_46
mmUVD_LMI_SWAP_CNTL,VAR_47
mmUVD_MASTINT_EN,VAR_48
mmUVD_MPC_CNTL,VAR_49
mmUVD_MPC_SET_MUX,VAR_50
mmUVD_MPC_SET_MUXA0,VAR_51
mmUVD_MPC_SET_MUXB0,VAR_52
mmUVD_RBC_RB_CNTL,VAR_53
mmUVD_RBC_RB_RPTR,VAR_54
mmUVD_RBC_RB_RPTR_ADDR,VAR_55
mmUVD_RBC_RB_WPTR,VAR_56
mmUVD_RBC_RB_WPTR_CNTL,VAR_57
mmUVD_RBC_XX_IB_REG_CHECK,VAR_58
mmUVD_RB_BASE_HI,VAR_59
mmUVD_RB_BASE_HI2,VAR_60
mmUVD_RB_BASE_LO,VAR_61
mmUVD_RB_BASE_LO2,VAR_62
mmUVD_RB_RPTR,VAR_63
mmUVD_RB_RPTR2,VAR_64
mmUVD_RB_SIZE,VAR_65
mmUVD_RB_SIZE2,VAR_66
mmUVD_RB_WPTR,VAR_67
mmUVD_RB_WPTR2,VAR_68
mmUVD_REG_XX_MASK,VAR_69
mmUVD_SCRATCH2,VAR_70
mmUVD_SOFT_RESET,VAR_71
mmUVD_STATUS,VAR_72
mmUVD_SYS_INT_EN,VAR_73
mmUVD_VCPU_CNTL,VAR_74
order_base_2,FUNC_8
upper_32_bits,FUNC_9
vcn_1_0_disable_static_power_gating,FUNC_10
vcn_v1_0_disable_clock_gating,FUNC_11
vcn_v1_0_jpeg_ring_set_patch_ring,FUNC_12
vcn_v1_0_mc_resume_spg_mode,FUNC_13
vcn_v1_0_start_spg_mode,FUNC_14
adev,VAR_75
ring,VAR_76
rb_bufsz,VAR_77
tmp,VAR_78
lmi_swap_cntl,VAR_79
i,VAR_80
j,VAR_81
r,VAR_82
status,VAR_83
