<rss version="2.0">
  <channel>
    <title>GitHub Systemverilog Languages Monthly Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Monthly Trending of Systemverilog Languages in GitHub</description>
    <pubDate>Sun, 31 Aug 2025 07:14:38 GMT</pubDate>
    <item>
      <title>lowRISC/opentitan</title>
      <link>https://github.com/lowRISC/opentitan</link>
      <description>OpenTitan: Open source silicon root of trust</description>
      <guid>https://github.com/lowRISC/opentitan</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>2,943</stars>
      <forks>887</forks>
      <addStars>38</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/104845?s=40&amp;v=4</avatar>
          <name>rswarbrick</name>
          <url>https://github.com/rswarbrick</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/41358501?s=40&amp;v=4</avatar>
          <name>msfschaffner</name>
          <url>https://github.com/msfschaffner</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11466553?s=40&amp;v=4</avatar>
          <name>cindychip</name>
          <url>https://github.com/cindychip</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5633066?s=40&amp;v=4</avatar>
          <name>timothytrippel</name>
          <url>https://github.com/timothytrippel</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20307557?s=40&amp;v=4</avatar>
          <name>vogelpi</name>
          <url>https://github.com/vogelpi</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>lowRISC/ibex</title>
      <link>https://github.com/lowRISC/ibex</link>
      <description>Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.</description>
      <guid>https://github.com/lowRISC/ibex</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,624</stars>
      <forks>642</forks>
      <addStars>31</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/471032?s=40&amp;v=4</avatar>
          <name>GregAC</name>
          <url>https://github.com/GregAC</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/104845?s=40&amp;v=4</avatar>
          <name>rswarbrick</name>
          <url>https://github.com/rswarbrick</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1159506?s=40&amp;v=4</avatar>
          <name>Atokulus</name>
          <url>https://github.com/Atokulus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20307557?s=40&amp;v=4</avatar>
          <name>vogelpi</name>
          <url>https://github.com/vogelpi</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2758621?s=40&amp;v=4</avatar>
          <name>atraber</name>
          <url>https://github.com/atraber</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/axi</title>
      <link>https://github.com/pulp-platform/axi</link>
      <description>AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication</description>
      <guid>https://github.com/pulp-platform/axi</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,358</stars>
      <forks>309</forks>
      <addStars>19</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3583291?s=40&amp;v=4</avatar>
          <name>andreaskurth</name>
          <url>https://github.com/andreaskurth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/65011851?s=40&amp;v=4</avatar>
          <name>thommythomaso</name>
          <url>https://github.com/thommythomaso</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6088584?s=40&amp;v=4</avatar>
          <name>micprog</name>
          <url>https://github.com/micprog</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6261373?s=40&amp;v=4</avatar>
          <name>suehtamacv</name>
          <url>https://github.com/suehtamacv</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>openhwgroup/cvw</title>
      <link>https://github.com/openhwgroup/cvw</link>
      <description>CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.</description>
      <guid>https://github.com/openhwgroup/cvw</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>405</stars>
      <forks>304</forks>
      <addStars>7</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/74973295?s=40&amp;v=4</avatar>
          <name>davidharrishmc</name>
          <url>https://github.com/davidharrishmc</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/568353?s=40&amp;v=4</avatar>
          <name>rosethompson</name>
          <url>https://github.com/rosethompson</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/25440394?s=40&amp;v=4</avatar>
          <name>jordancarlin</name>
          <url>https://github.com/jordancarlin</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/51968757?s=40&amp;v=4</avatar>
          <name>BBracker</name>
          <url>https://github.com/BBracker</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/76259960?s=40&amp;v=4</avatar>
          <name>kparry4</name>
          <url>https://github.com/kparry4</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>adam-maj/tiny-gpu</title>
      <link>https://github.com/adam-maj/tiny-gpu</link>
      <description>A minimal GPU design in Verilog to learn how GPUs work from the ground up</description>
      <guid>https://github.com/adam-maj/tiny-gpu</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>8,692</stars>
      <forks>678</forks>
      <addStars>89</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/64697628?s=40&amp;v=4</avatar>
          <name>adam-maj</name>
          <url>https://github.com/adam-maj</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/10238372?s=40&amp;v=4</avatar>
          <name>ashaltu</name>
          <url>https://github.com/ashaltu</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/38108242?s=40&amp;v=4</avatar>
          <name>xianbaoqian</name>
          <url>https://github.com/xianbaoqian</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>