# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/decoder_3to8.vhd" \
"../../../../project_1.srcs/sources_1/new/load_enable.vhd" \
"../../../../project_1.srcs/sources_1/new/mux8_16bit.vhd" \
"../../../../project_1.srcs/sources_1/new/register16.vhd" \
"../../../../project_1.srcs/sources_1/new/registerFile.vhd" \
"../../../../project_1.srcs/sim_1/new/test_simulation.vhd" \

# Do not sort compile order
nosort
