sim_seconds                                  0.054395                       # Number of seconds simulated
sim_ticks                                 54395147000                       # Number of ticks simulated
final_tick                               4184042530500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                9909300                       # Simulator instruction rate (inst/s)
host_op_rate                                 11173620                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              756586001                       # Simulator tick rate (ticks/s)
host_mem_usage                                1592980                       # Number of bytes of host memory used
host_seconds                                    71.90                       # Real time elapsed on the host
sim_insts                                   712434114                       # Number of instructions simulated
sim_ops                                     803333173                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst        20224                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data      1105664                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data      1110016                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst        14848                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data      1061632                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data      1100544                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          4431104                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst        20224                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst        14848                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        52224                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       153600                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        153600                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           79                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data         4319                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         4336                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           58                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data         4147                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         4299                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             17309                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          600                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              600                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst       371798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     20326519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst       112951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     20406526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst       272966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data     19517035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst       150602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data     20232393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        51769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data        18825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            81461385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst       371798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst       112951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst       272966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst       150602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        51769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         960086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       2823781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            2823781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       2823781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst       371798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     20326519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst       112951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     20406526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst       272966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data     19517035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst       150602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data     20232393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        51769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data        18825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           84285166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     17309                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      600                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  138472                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   4800                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              4423136                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                  7968                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                153344                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               4431104                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             153600                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                  249                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs        16253                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            8056                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            9649                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            8880                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            7184                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            7528                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            8408                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            8832                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            9384                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::8            8561                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::9           10393                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::10           8472                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::11           8680                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::12           8976                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::13           7233                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::14          10858                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::15           7129                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             216                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             344                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             288                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             320                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             336                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             264                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             344                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             344                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::8             272                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::9             329                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::10            248                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::11            256                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::12            319                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::13            256                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::14            304                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::15            352                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 54406630000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              138472                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               4800                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 17040                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 17048                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 17062                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 17080                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 17093                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 17116                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 17127                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 17141                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                   243                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                   228                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                  214                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                  196                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                  183                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                  160                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                  149                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                  135                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  200                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        18121                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   252.551184                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   248.729288                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    25.661421                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          215      1.19%      1.19% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           17      0.09%      1.28% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           12      0.07%      1.35% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159            2      0.01%      1.36% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           12      0.07%      1.42% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           17      0.09%      1.52% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          208      1.15%      2.67% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        17638     97.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        18121                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          201                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean   687.676617                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean   356.933197                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   663.803834                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-63           32     15.92%     15.92% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-127           21     10.45%     26.37% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-191           11      5.47%     31.84% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::192-255            7      3.48%     35.32% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-319            6      2.99%     38.31% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::320-383            5      2.49%     40.80% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::384-447            8      3.98%     44.78% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::448-511            3      1.49%     46.27% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-575           11      5.47%     51.74% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::576-639           10      4.98%     56.72% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::640-703            5      2.49%     59.20% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::704-767            6      2.99%     62.19% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-831            5      2.49%     64.68% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::832-895            5      2.49%     67.16% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::896-959            8      3.98%     71.14% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::960-1023            7      3.48%     74.63% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1087            4      1.99%     76.62% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1088-1151            6      2.99%     79.60% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1152-1215            2      1.00%     80.60% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1216-1279            2      1.00%     81.59% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1343            5      2.49%     84.08% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1344-1407            5      2.49%     86.57% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1408-1471            3      1.49%     88.06% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1472-1535            3      1.49%     89.55% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1536-1599            3      1.49%     91.04% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1600-1663            4      1.99%     93.03% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-1855            2      1.00%     94.03% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1856-1919            1      0.50%     94.53% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1920-1983            4      1.99%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1984-2047            1      0.50%     97.01% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2176-2239            1      0.50%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2240-2303            1      0.50%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3008-3071            1      0.50%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3072-3135            1      0.50%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3264-3327            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3328-3391            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          201                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          201                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    23.840796                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.816555                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     0.971868                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              1      0.50%      0.50% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::17              1      0.50%      1.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18              2      1.00%      1.99% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::22              2      1.00%      2.99% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              1      0.50%      3.48% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            194     96.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          201                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                 3614968450                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            5957848300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                442313600                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   26153.16                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              43103.16                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      81.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       2.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   81.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    2.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.84                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.81                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.09                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    30.82                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 120897                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  3997                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.27                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  3037949.08                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  51563575100                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    1182285000                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1651827400                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          6488294.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          6309273.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          6315926.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          6952780.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::4          6793718.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::5          6783436.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::6          6124204.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::7          6727795.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0               4377024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1               4256256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               4260744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               4690368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::4               4583064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::5               4576128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::6               4131408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::7               4538592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         34446796.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         33028569.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2             33181824                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3             36833472                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::4             36132096                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::5         35876505.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::6         32114035.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::7             35595456                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        5397995.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        5494210.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        5328322.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        5656780.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::4        5342008.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::5        5381406.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::6        5092761.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::7        5368135.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::4      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::5      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::6      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::7      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      1642866822.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      1641955625.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      1643358481.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      1654436928.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::4      1655790701.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::5      1656797713.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::6      1647641635.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::7      1655827856.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       73110621984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       73111421280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       73110190704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       73100472768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::4       73099285248                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::5       73098401904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::6       73106433552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::7       73099252656                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        80098913469.119995                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        80097179766.720001                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        80097350554.559998                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        80103757650.240005                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::4        80102641388.159988                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::5        80102531646.720001                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::6        80096252148.479996                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::7        80102025043.199997                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          64.464428                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          64.463032                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          64.463170                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          64.468326                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::4          64.467428                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::5          64.467340                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::6          64.462286                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::7          64.466932                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.dtb.walker         5120                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.inst        12288                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data      1105920                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker         5632                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst        12544                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data      1111808                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst        16896                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data      1101056                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data      1094656                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data         1536                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          4481280                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst        16896                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        55552                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       160000                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        160000                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.dtb.walker           20                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data         4320                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker           22                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         4343                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           66                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data         4301                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         4276                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             17505                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          625                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              625                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.dtb.walker        94126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.inst       225903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data     20331226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker       103539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst       230609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     20439470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst       310616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data     20241806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst       216490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data     20124148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst        37650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data        28238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            82383820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       225903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst       230609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst       310616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst       216490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst        37650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total        1021268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       2941439                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            2941439                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       2941439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.dtb.walker        94126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       225903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data     20331226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker       103539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst       230609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     20439470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst       310616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data     20241806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst       216490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data     20124148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst        37650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data        28238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           85325259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     17505                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      625                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  140040                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   5000                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              4476768                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  4512                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                160000                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               4481280                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             160000                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                  141                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs        11622                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            8449                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1           11112                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            9170                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            8192                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            8688                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            8144                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            8929                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            9496                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::8            9368                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::9            8647                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::10           9152                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::11           7984                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::12           6760                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::13           8208                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::14          10200                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::15           7400                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             272                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             384                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             424                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             360                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             320                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             273                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             264                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             360                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::8             288                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::9             368                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::10            360                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::11            335                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::12            240                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::13            224                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::14            240                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::15            288                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 54408225000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              140040                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               5000                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 17210                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 17216                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 17227                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 17241                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 17254                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 17274                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 17299                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 17305                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                   266                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                   258                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                  247                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                  233                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                  220                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                  202                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                  177                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                  170                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  205                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  205                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  206                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  207                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  207                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  207                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  207                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  207                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  209                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  208                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  208                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  208                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  208                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  208                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        18358                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   252.574790                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   248.814407                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    25.510713                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          212      1.15%      1.15% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           21      0.11%      1.27% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           11      0.06%      1.33% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159            4      0.02%      1.35% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           11      0.06%      1.41% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           22      0.12%      1.53% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          207      1.13%      2.66% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        17870     97.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        18358                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          210                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean   663.442857                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean   367.536677                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   606.851928                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-63           26     12.38%     12.38% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-127           27     12.86%     25.24% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-191            7      3.33%     28.57% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-255            5      2.38%     30.95% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-319            6      2.86%     33.81% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::320-383            6      2.86%     36.67% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::384-447           19      9.05%     45.71% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::448-511            7      3.33%     49.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-575            6      2.86%     51.90% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::576-639           14      6.67%     58.57% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::640-703            6      2.86%     61.43% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::704-767            8      3.81%     65.24% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-831            6      2.86%     68.10% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::832-895            5      2.38%     70.48% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::896-959            7      3.33%     73.81% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::960-1023            4      1.90%     75.71% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1087            6      2.86%     78.57% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1088-1151            5      2.38%     80.95% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1152-1215            4      1.90%     82.86% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1216-1279            6      2.86%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1343            4      1.90%     87.62% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1344-1407            3      1.43%     89.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1408-1471            3      1.43%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1472-1535            2      0.95%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1536-1599            1      0.48%     91.90% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1600-1663            1      0.48%     92.38% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1664-1727            1      0.48%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1728-1791            3      1.43%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1856-1919            2      0.95%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1920-1983            2      0.95%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1984-2047            1      0.48%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-2111            1      0.48%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2304-2367            1      0.48%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2560-2623            3      1.43%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2624-2687            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2944-3007            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          210                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          210                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.809524                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.777242                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.111878                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              3      1.43%      1.43% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18              1      0.48%      1.90% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19              1      0.48%      2.38% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::21              1      0.48%      2.86% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22              1      0.48%      3.33% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            203     96.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          210                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                 3658087050                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            6029375100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                447676800                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   26148.06                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              43098.06                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      82.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       2.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   82.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    2.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.85                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.82                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.09                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.04                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 122374                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  4167                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.34                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  3001005.24                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  51511617200                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    1182285000                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1703785300                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          7023542.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          6995116.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          6366124.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          6987859.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::4          6681225.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::5          6563894.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::6          6165331.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::7          6732028.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               4738104                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               4718928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               4294608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               4714032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::4               4507176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::5               4428024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::6               4159152                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::7               4541448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0             37647168                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1             36558912                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         33482342.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3             37522368                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::4             35692800                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::5         34250611.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::6         32080588.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::7             35568000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        5630238.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        6134538.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        5365232.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        5322101.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::4        5185658.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::5        5550612.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::6        5198929.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::7        5318369.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::4      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::5      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::6      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::7      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      1647020946.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      1653527646.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      1644393510.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      1654285847.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::4      1653031664.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::5      1655111024.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::6      1651819835.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::7      1660315170.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0       73106978016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       73101270384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       73109282784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       73100605296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::4       73101705456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::5       73099881456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::6       73102768464                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::7       73095316416                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        80103752567.040009                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        80103920077.440002                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        80097899154.240005                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        80104152055.679993                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::4        80101518532.800003                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::5        80100500174.399994                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::6        80096906853.120010                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::7         80102505984                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          64.468322                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          64.468457                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          64.463611                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          64.468644                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::4          64.466524                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::5          64.465705                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::6          64.462813                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::7          64.467319                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data      1092608                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst        11264                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data      1096704                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst        14848                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data      1038592                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data      1050880                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          4328704                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst        14848                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        48896                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       164352                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        164352                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data         4268                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         4284                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           58                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data         4057                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         4105                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             16909                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          642                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              642                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       221196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data     20086498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst       207077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     20161799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst       272966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data     19093468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst       169427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data     19319371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        28238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data        18825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            79578864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       221196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst       207077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst       272966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst       169427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        28238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         898904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       3021446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            3021446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       3021446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       221196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data     20086498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst       207077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     20161799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst       272966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data     19093468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst       169427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data     19319371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        28238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data        18825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           82600310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     16909                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      642                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  135272                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   5136                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              4323328                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  5376                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                164352                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               4328704                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             164352                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                  168                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs        16025                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            8408                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            7113                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            9049                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            7432                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            7496                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            8440                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            6512                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7           10040                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::8            7456                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::9            8704                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::10           7640                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::11           8314                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::12           9977                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::13          10281                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::14          10929                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::15           7313                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             232                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             360                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             424                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             216                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             400                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             288                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             401                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             288                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::8             344                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::9             240                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::10            360                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::11            360                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::12            312                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::13            336                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::14            215                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::15            360                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 54406991000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              135272                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               5136                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 16659                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 16667                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 16684                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 16692                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 16697                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 16717                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 16728                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 16742                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                   226                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                   210                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                  193                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                  185                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                  180                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                  160                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                  149                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                  135                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    8                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        17780                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   252.400450                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   248.401648                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    26.242665                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          220      1.24%      1.24% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           22      0.12%      1.36% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127            9      0.05%      1.41% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           10      0.06%      1.47% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           21      0.12%      1.59% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          211      1.19%      2.77% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        17287     97.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        17780                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          214                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean   631.327103                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean   319.176247                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   615.838430                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-63           40     18.69%     18.69% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-127           23     10.75%     29.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-191            9      4.21%     33.64% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::192-255           10      4.67%     38.32% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-319            5      2.34%     40.65% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::320-383           13      6.07%     46.73% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-447            5      2.34%     49.07% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::448-511            7      3.27%     52.34% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-575            7      3.27%     55.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::576-639            8      3.74%     59.35% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-703            3      1.40%     60.75% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::704-767           11      5.14%     65.89% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-831            4      1.87%     67.76% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::832-895            7      3.27%     71.03% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-959            5      2.34%     73.36% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::960-1023            4      1.87%     75.23% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1087            6      2.80%     78.04% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1088-1151            7      3.27%     81.31% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1215            3      1.40%     82.71% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1216-1279            6      2.80%     85.51% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1343            3      1.40%     86.92% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1344-1407            1      0.47%     87.38% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1408-1471            2      0.93%     88.32% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1472-1535            2      0.93%     89.25% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1599            4      1.87%     91.12% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1600-1663            1      0.47%     91.59% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1664-1727            3      1.40%     92.99% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1728-1791            4      1.87%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1792-1855            1      0.47%     95.33% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1856-1919            3      1.40%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1920-1983            2      0.93%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2176-2239            1      0.47%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2304-2367            2      0.93%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2752-2815            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3200-3263            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          214                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          214                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            214    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          214                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                 3538502900                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            5828515700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                432332800                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   26190.96                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              43140.96                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      79.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       3.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   79.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    3.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.83                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.07                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    30.71                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 118171                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  4289                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.51                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  3099936.81                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  51555243550                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    1182285000                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1660158950                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          6317740.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          6566313.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          6587481.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          6439910.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::4          6174403.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::5               6123600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::6               7417872                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::7          6950361.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0               4261968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               4429656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               4443936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               4344384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::4               4165272                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::5               4131000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::6               5004120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::7               4688736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0             33099456                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         34582579.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         34285555.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         33454886.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::4             32295744                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::5         32046643.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::6         39567590.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::7         37114521.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        5507896.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        5540659.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        5752995.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        5697008.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::4        5275238.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::5        5135892.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::6        5624017.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::7        5265285.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::4      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::5      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::6      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::7      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0        1640716272                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      1645999925.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      1652773222.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      1649122850.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::4      1643428797.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::5      1643514543.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::6      1664868421.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::7      1659176337.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       73112508432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1       73107873648                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       73101932160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       73105134240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::4       73110129024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::5       73110053808                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::6       73091322336                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::7       73096315392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        80097126316.800003                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        80099707333.440002                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        80100489902.400009                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3         80098907832                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::4        80096183030.399994                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::5        80095720038.720001                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::6        80108518909.440002                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::7        80104225185.600006                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          64.462989                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          64.465066                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          64.465696                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          64.464423                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::4          64.462230                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::5          64.461857                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::6          64.472158                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::7          64.468703                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.inst        13312                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data      1066496                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst        15360                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data      1089536                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst        18432                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data      1044480                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data      1036032                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          4296960                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst        13312                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst        18432                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        58112                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       162048                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        162048                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           52                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         4166                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           60                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         4256                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           72                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data         4080                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         4047                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             16785                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          633                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              633                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.dtb.walker         4706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.inst       244728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     19606455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst       282378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     20030022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.dtb.walker        14119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst       338854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data     19201713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker        23532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst       145895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data     19046405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        56476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            78995282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       244728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst       282378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst       338854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst       145895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        56476                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total        1068331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       2979089                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            2979089                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       2979089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.dtb.walker         4706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       244728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     19606455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst       282378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     20030022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.dtb.walker        14119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst       338854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data     19201713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker        23532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst       145895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data     19046405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        56476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           81974372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     16785                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      633                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  134280                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   5064                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              4290144                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  6816                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                162048                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               4296960                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             162048                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                  213                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs         5553                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            9369                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            7227                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            8809                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            8304                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            7520                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            7760                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            8625                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            8570                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::8            9520                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::9            9618                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::10           8176                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::11           6576                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::12           8913                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::13           8896                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::14           7808                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::15           8376                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             279                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             288                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             384                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             209                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             360                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             264                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             344                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             392                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::8             472                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::9             272                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::10            296                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::11            248                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::12            320                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::13            352                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::14            256                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::15            328                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 54395732000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              134280                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               5064                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 16520                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 16527                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 16538                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 16550                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 16561                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 16575                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 16588                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 16600                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                   235                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                   217                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                  207                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                  195                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                  185                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                  171                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                  162                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                  151                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                   10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                   10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                   10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                   10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  209                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  209                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  209                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  209                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  209                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  212                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  212                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  212                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  212                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  212                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  212                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  212                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  212                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  212                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  212                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  212                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  212                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  212                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  212                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  212                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  212                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  209                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  209                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  209                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        17648                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   252.277425                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   248.092657                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    26.761494                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          232      1.31%      1.31% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           19      0.11%      1.42% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127            4      0.02%      1.44% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159            6      0.03%      1.48% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191            4      0.02%      1.50% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           19      0.11%      1.61% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          221      1.25%      2.86% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        17143     97.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        17648                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          212                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean   633.636792                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean   336.199951                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   624.360947                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-63           30     14.15%     14.15% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-127           33     15.57%     29.72% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-191            5      2.36%     32.08% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-255            6      2.83%     34.91% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-319           15      7.08%     41.98% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::320-383           11      5.19%     47.17% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-447            5      2.36%     49.53% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::448-511            6      2.83%     52.36% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-575            9      4.25%     56.60% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::576-639            5      2.36%     58.96% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-703            4      1.89%     60.85% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::704-767            8      3.77%     64.62% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-831            2      0.94%     65.57% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::832-895            9      4.25%     69.81% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-959            7      3.30%     73.11% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::960-1023            8      3.77%     76.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1087            6      2.83%     79.72% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1088-1151            5      2.36%     82.08% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1215            5      2.36%     84.43% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1216-1279            4      1.89%     86.32% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1343            3      1.42%     87.74% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1344-1407            1      0.47%     88.21% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1408-1471            8      3.77%     91.98% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1472-1535            1      0.47%     92.45% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1536-1599            1      0.47%     92.92% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1600-1663            2      0.94%     93.87% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1664-1727            3      1.42%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1728-1791            1      0.47%     95.75% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1920-1983            1      0.47%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2048-2111            1      0.47%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2112-2175            1      0.47%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2176-2239            1      0.47%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2304-2367            1      0.47%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2432-2495            2      0.94%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3072-3135            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3712-3775            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          212                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          212                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.886792                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.871317                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     0.782762                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              1      0.47%      0.47% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::19              2      0.94%      1.42% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::21              2      0.94%      2.36% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            207     97.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          212                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                 3502610250                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            5775045900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                429014400                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   26125.82                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              43075.82                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      78.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       2.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   79.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    2.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.82                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.07                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.37                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 117264                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  4219                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.31                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  3122960.85                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  51574212250                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    1182285000                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1641190250                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          6151420.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1               6553008                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          6124204.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3               6580224                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::4          6835449.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::5          5841763.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::6          6802790.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::7          6623164.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               4149768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               4420680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               4131408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               4439040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::4               4611216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::5               3940872                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::6               4589184                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::7               4468008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         32448998.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         34700390.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         32014195.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         34491724.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::4         36249907.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::5         30125721.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::6             35880000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::7         34599052.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        5205565.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        5537756.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        5298462.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        5547294.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::4        5464350.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::5        5142942.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::6        5421219.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::7        5470986.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::4      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::5      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::6      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::7      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      1638313899.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      1642013847.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      1641527222.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      1649233221.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::4      1651531898.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::5      1650327456.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::6      1660903574.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::7      1657979282.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       73114615776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       73111370208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       73111797072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       73105037424                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::4       73103021040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::5       73104077568                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::6       73094800272                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::7       73097365440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        80095599980.160004                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        80099310441.600006                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        80095607116.799988                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        80100043480.319992                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::4        80102428414.080002                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::5        80094170876.160004                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::6        80103111592.319992                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::7        80101220486.400009                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          64.461761                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          64.464747                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          64.461767                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          64.465337                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::4          64.467256                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::5          64.460611                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::6          64.467806                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::7          64.466284                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.inst        13824                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data      1089280                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data      1115904                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker         5376                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst        17664                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data      1033984                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker         3584                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst        12288                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data      1065472                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          4366848                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        52736                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       152064                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        152064                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           54                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data         4255                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         4359                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker           21                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           69                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data         4039                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker           14                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         4162                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             17058                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          594                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              594                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.inst       254140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data     20025316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst       136483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     20514771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker        98832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst       324735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data     19008755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker        65888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst       225903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data     19587630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        28238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data         9413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            80280103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst       254140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst       136483                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst       324735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst       225903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        28238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         969498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       2795544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            2795544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       2795544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst       254140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data     20025316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst       136483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     20514771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker        98832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst       324735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data     19008755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker        65888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst       225903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data     19587630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        28238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data         9413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           83075646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     17058                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      594                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  136464                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   4752                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              4360928                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  5920                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                152320                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               4366848                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             152064                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  185                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs         3059                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            9537                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            8072                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            8697                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            8936                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            9056                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            8585                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            8664                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            8120                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::8            8377                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::9            8496                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::10           7016                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::11           8169                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::12           7056                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::13           9912                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::14           8562                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::15           9024                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             200                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             408                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             304                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             312                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             328                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             304                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             280                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             192                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::8             328                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::9             272                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::10            240                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::11            384                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::12            352                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::13            272                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::14            264                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::15            320                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 54422304000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              136464                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               4752                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 16825                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 16831                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 16840                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 16850                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 16856                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 16873                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 16882                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 16894                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                   212                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                   199                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                  190                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                  180                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                  174                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                  157                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                  148                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                  136                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  192                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  192                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  192                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  193                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  193                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  193                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  194                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  195                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  201                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  201                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  201                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  201                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  201                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  201                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  201                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  201                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  201                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  201                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  201                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  200                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  200                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  200                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  199                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  198                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        17868                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   252.588314                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   248.810845                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    25.524912                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          208      1.16%      1.16% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           21      0.12%      1.28% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127            9      0.05%      1.33% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159            2      0.01%      1.34% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191            9      0.05%      1.39% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           21      0.12%      1.51% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          201      1.12%      2.64% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        17397     97.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        17868                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          201                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean   689.512438                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean   365.592783                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   644.062094                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-63           28     13.93%     13.93% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-127           24     11.94%     25.87% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-191            6      2.99%     28.86% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::192-255           10      4.98%     33.83% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-319           11      5.47%     39.30% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::320-383            6      2.99%     42.29% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::384-447            9      4.48%     46.77% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::448-511            7      3.48%     50.25% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-575            3      1.49%     51.74% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::576-639           12      5.97%     57.71% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::640-703            9      4.48%     62.19% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::704-767            2      1.00%     63.18% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-831            7      3.48%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::832-895            4      1.99%     68.66% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::896-959            4      1.99%     70.65% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::960-1023            1      0.50%     71.14% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1087            5      2.49%     73.63% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1088-1151            3      1.49%     75.12% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1152-1215            5      2.49%     77.61% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1216-1279            4      1.99%     79.60% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1343            8      3.98%     83.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1344-1407            2      1.00%     84.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1408-1471            6      2.99%     87.56% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1472-1535            5      2.49%     90.05% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1599            2      1.00%     91.04% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1600-1663            3      1.49%     92.54% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1792-1855            1      0.50%     93.03% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1856-1919            3      1.49%     94.53% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1920-1983            1      0.50%     95.02% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1984-2047            2      1.00%     96.02% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2112-2175            1      0.50%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2240-2303            3      1.49%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2496-2559            1      0.50%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2560-2623            1      0.50%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2688-2751            2      1.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          201                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          201                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    23.681592                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.626041                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.455373                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              5      2.49%      2.49% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::17              1      0.50%      2.99% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::18              1      0.50%      3.48% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::19              1      0.50%      3.98% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::21              1      0.50%      4.48% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::22              1      0.50%      4.98% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::23              1      0.50%      5.47% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            190     94.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          201                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                 3564359350                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            5874288400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                436092800                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   26154.87                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              43104.87                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      80.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       2.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   80.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    2.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.83                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.07                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    30.92                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 119198                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  3973                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.61                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  3083067.30                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  51587066400                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    1182285000                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1628336100                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          7197724.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          7079788.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          6744729.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3               6562080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::4          6471964.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::5          5901638.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::6          6647356.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::7          6493737.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               4855608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1               4776048                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               4550016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               4426800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::4               4366008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::5          3981264.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::6               4484328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::7               4380696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         38293132.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         37495411.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         35754700.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         34658956.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::4         34056422.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::5         30744729.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::6         34987929.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::7         34048934.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        6008463.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        5792808.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        5524485.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        5344911.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::4             5391360                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::5        5062901.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::6        5318369.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::7        5222154.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::4      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::5      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::6      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::7      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0        1647768312                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      1654148828.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      1647207650.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      1651359202.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::4      1648759893.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::5      1641194798.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::6      1658139831.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::7      1658644240.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       73106322432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       73100725488                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2       73106814240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       73103172528                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::4       73105452624                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::5       73112088672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::6       73097224608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::7       73096782144                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        80105160224.639999                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        80104732924.800003                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        80101310374.080002                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        80100239030.399994                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::4         80099212824                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::5        80093688555.839996                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::6        80101516974.720001                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::7        80100286458.240005                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          64.469455                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          64.469111                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          64.466357                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          64.465494                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::4          64.464669                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::5          64.460223                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::6          64.466523                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::7          64.465533                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.inst        12288                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data      1052672                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data      1089024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst        15360                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data      1069824                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data      1069056                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          4325120                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        44544                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       153600                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        153600                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data         4112                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         4254                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           60                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data         4179                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         4176                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             16895                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          600                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              600                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.inst       225903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data     19352315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst       122364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     20020610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst       282378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data     19667637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst       169427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data     19653518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        18825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            79512976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst       225903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst       122364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst       282378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst       169427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        18825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         818897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       2823781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            2823781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       2823781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst       225903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data     19352315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst       122364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     20020610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst       282378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data     19667637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst       169427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data     19653518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        18825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           82336757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     16895                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      600                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  135160                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   4800                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              4320480                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  4640                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                153344                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               4325120                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             153600                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                  145                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs         3524                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            8488                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            7568                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            8296                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            8784                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            6912                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            8634                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6           10282                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            9928                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::8            8425                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::9            9088                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::10           6112                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::11           8064                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::12           7104                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::13          10736                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::14           8994                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::15           7600                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             232                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             352                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             344                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             248                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             320                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             376                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             360                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             272                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::8             359                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::9             352                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::10            280                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::11            224                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::12            152                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::13            385                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::14            280                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::15            256                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 54412096000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              135160                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               4800                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 16678                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 16685                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 16694                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 16701                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 16712                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 16725                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 16736                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 16744                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                   204                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                   190                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                  181                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                  174                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                  163                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                  150                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                  139                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                  131                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  199                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  199                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  199                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  199                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  199                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  199                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  199                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  199                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        17712                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   252.587173                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   248.804463                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    25.523658                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          209      1.18%      1.18% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           13      0.07%      1.25% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           13      0.07%      1.33% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            4      0.02%      1.35% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           13      0.07%      1.42% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           13      0.07%      1.50% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          202      1.14%      2.64% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        17245     97.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        17712                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          200                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean   675.235000                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean   370.526514                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   587.357912                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-63           33     16.50%     16.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-127           24     12.00%     28.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-191            6      3.00%     31.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::192-255            6      3.00%     34.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-319            3      1.50%     36.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::320-383            8      4.00%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::384-447            3      1.50%     41.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::448-511            5      2.50%     44.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-575            9      4.50%     48.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::576-639            8      4.00%     52.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::640-703            8      4.00%     56.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::704-767            6      3.00%     59.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-831            5      2.50%     62.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::832-895            8      4.00%     66.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::896-959            9      4.50%     70.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::960-1023            9      4.50%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1087            5      2.50%     77.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1088-1151            7      3.50%     81.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1152-1215            5      2.50%     83.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1216-1279            3      1.50%     85.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1343            3      1.50%     86.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1408-1471            4      2.00%     88.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1472-1535            3      1.50%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1536-1599            1      0.50%     90.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1600-1663            3      1.50%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1664-1727            4      2.00%     94.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1728-1791            3      1.50%     95.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1792-1855            1      0.50%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1920-1983            1      0.50%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1984-2047            1      0.50%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2048-2111            1      0.50%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2112-2175            1      0.50%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2176-2239            1      0.50%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2240-2303            2      1.00%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2624-2687            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          200                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          200                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.960000                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.955983                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     0.411395                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::19              1      0.50%      0.50% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::21              1      0.50%      1.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            198     99.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          200                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                 3518030050                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            5806534300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                432048000                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   26056.59                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              43006.59                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      79.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       2.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   79.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    2.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.82                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.06                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    30.60                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 118096                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  3999                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.45                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  3110151.24                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  51574928750                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    1182285000                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1640791250                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          6617116.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          6709046.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          6179241.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3               7408800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::4               6704208                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::5               6159888                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::6               6979392                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::7          6387897.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               4463928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               4525944                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2          4168536.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3               4998000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::4               4522680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::5               4155480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::6               4708320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::7               4309296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         34645478.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         35876505.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2             32165952                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         39689894.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::4         35269977.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::5         31808524.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::6         36904857.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::7         33610137.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        5786173.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        5301780.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        5480939.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        5653463.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::4        5553930.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::5        5427855.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::6             5567616                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::7        5155799.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::4      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::5      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::6      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::7      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      1647527762.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      1641922738.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      1644602650.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      1663088817.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::4      1654435342.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::5      1652819515.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::6      1660824285.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::7      1652670840.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       73106533440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       73111450128                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2       73109099328                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       73092883392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::4       73100474160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::5       73101891552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::6       73094869824                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::7       73102021968                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        80100288451.200012                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        80100500694.720001                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        80096411199.360001                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        80108436918.720001                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::4        80101674849.600006                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::5        80096977367.039993                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::6        80104568846.399994                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::7        80098870490.880005                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          64.465534                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          64.465705                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          64.462414                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          64.472092                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::4          64.466650                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::5          64.462869                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::6          64.468979                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::7          64.464393                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data      1063680                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data      1044992                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst        13056                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data      1018368                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data      1020928                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          4184320                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst        13056                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        33536                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       152576                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        152576                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data         4155                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         4082                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data         3978                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         3988                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             16345                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          596                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              596                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker         4706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst       164721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data     19554686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker        14119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst       103539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data     19211126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker        14119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst       240021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data     18721670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        61182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data     18768733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker         4706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        47063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data        14119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            76924509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst       164721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst       103539                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst       240021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        61182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        47063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         616526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       2804956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            2804956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       2804956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker         4706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst       164721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data     19554686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker        14119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst       103539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data     19211126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker        14119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst       240021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data     18721670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        61182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data     18768733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker         4706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        47063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data        14119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           79729466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     16345                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      596                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  130760                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   4768                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              4178752                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  5568                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                152320                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               4184320                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             152576                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                  174                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs         4081                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            6992                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            7768                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            9072                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            7633                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            8736                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            8449                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            6769                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            7576                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::8            8936                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::9            9441                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::10           8400                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::11           7656                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::12           7912                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::13           8880                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::14           7189                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::15           9177                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             264                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             376                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             304                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             288                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             327                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             288                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             305                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             360                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::8             264                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::9             320                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::10            400                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::11            288                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::12            216                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::13            280                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::14            240                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::15            240                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 54428333000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              130760                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               4768                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 16124                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 16128                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 16142                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 16150                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 16158                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 16174                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 16182                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 16196                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                   196                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                   186                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                  172                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                  164                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                  155                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                  139                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                  131                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                  117                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  195                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  195                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  195                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  195                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  195                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  195                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  195                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  197                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  200                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  200                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  200                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  200                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  200                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  200                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  200                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  201                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  201                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  201                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  201                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  201                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  201                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  201                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  201                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  198                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        17150                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   252.540641                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   248.650077                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    25.790803                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          210      1.22%      1.22% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           14      0.08%      1.31% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127            7      0.04%      1.35% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            3      0.02%      1.36% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191            7      0.04%      1.41% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           14      0.08%      1.49% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          204      1.19%      2.68% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        16691     97.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        17150                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          200                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean   650.490000                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean   360.670274                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   566.146447                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-63           30     15.00%     15.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-127           24     12.00%     27.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-191           10      5.00%     32.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::192-255            3      1.50%     33.50% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-319            2      1.00%     34.50% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::320-383            8      4.00%     38.50% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::384-447            6      3.00%     41.50% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::448-511            8      4.00%     45.50% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-575           10      5.00%     50.50% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::576-639            3      1.50%     52.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::640-703            8      4.00%     56.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::704-767            8      4.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-831           10      5.00%     65.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::832-895           10      5.00%     70.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::896-959           14      7.00%     77.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::960-1023            4      2.00%     79.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1087            2      1.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1088-1151            7      3.50%     83.50% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1152-1215            3      1.50%     85.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1216-1279            4      2.00%     87.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1343            1      0.50%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1408-1471            7      3.50%     91.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1472-1535            2      1.00%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1536-1599            4      2.00%     94.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1600-1663            2      1.00%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1664-1727            2      1.00%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1792-1855            1      0.50%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1856-1919            1      0.50%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1920-1983            1      0.50%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1984-2047            1      0.50%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2112-2175            2      1.00%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2624-2687            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2944-3007            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          200                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          200                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.800000                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.748252                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.438872                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              4      2.00%      2.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::17              2      1.00%      3.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23              2      1.00%      4.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            191     95.50%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::32              1      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          200                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                 3420519300                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            5633952000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                417875200                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   26193.61                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              43143.61                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      76.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       2.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   76.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    2.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.80                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    30.90                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 114226                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  3970                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.26                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  3212817.01                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  51639122100                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    1182285000                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1576784900                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          6106060.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          6836659.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          6430233.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          6106060.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::4          6563289.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::5          6458054.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::6          6274195.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::7               6465312                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               4119168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               4612032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               4337856                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               4119168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::4               4427616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::5               4356624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::6               4232592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::7               4361520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         31975756.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         36016281.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         33847756.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         31739635.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::4             34891584                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::5         33539251.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::6         32907763.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::7         33980044.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        5388042.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        5769584.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        5394677.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        5292241.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::4        5291827.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::5        5547294.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::6        5086126.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::7        5255331.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::4      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::5      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::6      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::7      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      1636944860.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      1649623265.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      1644561008.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      1648562025.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::4      1644610420.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::5      1655786980.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::6      1654901720.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::7      1653878073.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       73115816688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       73104695280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       73109135856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       73105626192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::4       73109092512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::5       73099288512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::6       73100065056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::7       73100962992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        80095065127.680008                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        80102267654.399994                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        80098421940.479996                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        80096159875.200012                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::4        80099591801.279999                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::5        80099691268.800003                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::6        80098182004.800003                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::7        80099617825.920013                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          64.461330                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          64.467127                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          64.464032                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          64.462211                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::4          64.464974                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::5          64.465054                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::6          64.463839                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::7          64.464994                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst        18688                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data      1078016                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data      1057024                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst        14336                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data      1015552                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst        12544                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data      1057536                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          4266752                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst        18688                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        58112                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       164864                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        164864                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           73                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data         4211                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         4129                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data         3967                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         4131                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             16667                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          644                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              644                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst       343560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data     19818239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst       197665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     19432322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst       263553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data     18669901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst       230609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data     19441734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        32944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data         9413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            78439939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst       343560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst       197665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst       263553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst       230609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        32944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total        1068331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       3030859                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            3030859                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       3030859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst       343560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data     19818239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst       197665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     19432322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst       263553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data     18669901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst       230609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data     19441734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        32944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data         9413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           81470797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     16667                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      644                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  133336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   5152                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              4261120                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                  5632                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                164864                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               4266752                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             164864                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                  176                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs         5932                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            7441                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            7736                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            7984                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            9072                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            7313                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            9720                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            7321                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            8057                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::8            9560                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::9            8290                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::10           7761                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::11           9256                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::12           8896                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::13           7856                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::14           8072                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::15           8825                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             240                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             344                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             280                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             528                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             240                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             425                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             256                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             264                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::8             256                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::9             392                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::10            288                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::11            328                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::12            248                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::13            424                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::14            295                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::15            344                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 54401749000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              133336                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               5152                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 16414                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 16419                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 16429                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 16436                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 16446                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 16452                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 16470                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 16479                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                   225                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                   212                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                  202                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                  195                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                  185                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                  179                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                  161                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                  152                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  211                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  211                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  212                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  213                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  213                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  213                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  214                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  214                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  216                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  216                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  216                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  217                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  217                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  217                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  217                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  217                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  217                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  217                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  216                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  214                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  214                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  214                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  213                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  213                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        17540                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   252.336602                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   248.268625                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    26.466968                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          221      1.26%      1.26% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           22      0.13%      1.39% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127            9      0.05%      1.44% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191            9      0.05%      1.49% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           22      0.13%      1.61% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          213      1.21%      2.83% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        17044     97.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        17540                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          216                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean   614.925926                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean   348.107558                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   529.163125                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-63           33     15.28%     15.28% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-127           20      9.26%     24.54% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-191            7      3.24%     27.78% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::192-255           11      5.09%     32.87% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-319           10      4.63%     37.50% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::320-383            8      3.70%     41.20% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::384-447            6      2.78%     43.98% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::448-511           13      6.02%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-575           10      4.63%     54.63% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::576-639            9      4.17%     58.80% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::640-703           10      4.63%     63.43% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::704-767            6      2.78%     66.20% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-831            6      2.78%     68.98% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::832-895            4      1.85%     70.83% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::896-959            9      4.17%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::960-1023            8      3.70%     78.70% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1087            7      3.24%     81.94% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1088-1151            3      1.39%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1152-1215            3      1.39%     84.72% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1216-1279            5      2.31%     87.04% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1343            6      2.78%     89.81% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1344-1407            2      0.93%     90.74% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1408-1471            4      1.85%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1472-1535            2      0.93%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1600-1663            4      1.85%     95.37% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1728-1791            1      0.46%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1792-1855            4      1.85%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1920-1983            2      0.93%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2112-2175            1      0.46%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2176-2239            2      0.93%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          216                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          216                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.851852                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.818492                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.183725                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              2      0.93%      0.93% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18              2      0.93%      1.85% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19              1      0.46%      2.31% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21              1      0.46%      2.78% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22              2      0.93%      3.70% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            207     95.83%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32              1      0.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          216                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                 3492615500                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            5749677500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                426112000                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   26228.71                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              43178.71                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      78.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       3.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   78.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    3.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.81                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.09                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    30.85                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 116470                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  4302                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.50                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  3142611.58                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  51562061400                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    1182285000                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1653341100                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          6340118.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1               6816096                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          6322579.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3               6072192                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::4          6741705.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::5          6372172.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::6               6553008                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::7          6647961.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0               4277064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               4598160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               4265232                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               4096320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::4               4547976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::5               4298688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::6               4420680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::7               4484736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         33247219.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1             35922432                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         33134899.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         31739635.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::4         35667340.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::5         33439910.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::6         34321497.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::7         34841164.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        5567201.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        5796126.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        5345326.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        5222154.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::4        5451079.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::5        5242060.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::6             5391360                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::7        5378088.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::4      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::5      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::6      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::7      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      1638814095.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      1650097742.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      1648971933.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      1640350742.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::4      1653638126.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::5      1653379027.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::6      1658667441.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::7      1662063364.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       73114177008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1       73104279072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       73105266624                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       73112829072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::4       73101173472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::5       73101400752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::6       73096761792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::7       73093782912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        80097137257.919998                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        80102224180.799988                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        80098021145.279999                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        80095024667.519989                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::4        80101934252.159988                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::5        80098847162.880005                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::6        80100830330.880005                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::7        80101912779.839996                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          64.462998                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          64.467092                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          64.463709                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          64.461298                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::4          64.466859                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::5          64.464374                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::6          64.465970                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::7          64.466841                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst        16640                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data      1081344                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data      1092608                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data      1062912                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data      1059328                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          4344576                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst        16640                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        47360                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       146944                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        146944                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           65                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data         4224                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         4268                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data         4152                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         4138                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             16971                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          574                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              574                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       305910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data     19879420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst       188252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     20086498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst       216490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data     19540567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst       131776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data     19474679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        28238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data        18825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            79870655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       305910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst       188252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst       216490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst       131776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        28238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         870666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       2701417                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            2701417                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       2701417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       305910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data     19879420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst       188252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     20086498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst       216490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data     19540567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst       131776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data     19474679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        28238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data        18825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           82572072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     16971                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      574                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  135768                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   4592                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              4338464                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  6112                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                146944                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               4344576                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             146944                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                  191                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs         7260                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            7697                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            7177                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            7904                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            9576                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            8624                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            9264                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            9009                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            7824                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::8            8737                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::9            9258                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::10           8146                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::11           8320                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::12           9449                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::13           8288                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::14           8336                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::15           7968                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             264                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             248                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             248                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             288                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             288                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             248                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             320                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             280                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::8             463                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::9             344                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::10            224                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::11            240                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::12            296                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::13            296                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::14            313                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::15            232                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 54384343000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              135768                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               4592                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 16730                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 16745                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 16757                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 16768                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 16779                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 16794                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 16806                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 16822                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                   223                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                   199                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                  187                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                  177                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                  166                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                  151                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                  139                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                  123                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  188                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  188                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  189                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  189                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  191                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  191                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  193                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  193                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  193                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  193                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  193                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  193                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  193                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  193                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  193                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  193                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  192                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  192                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  191                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  191                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        17766                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   252.471462                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   248.598435                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    25.899278                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          212      1.19%      1.19% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           18      0.10%      1.29% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           15      0.08%      1.38% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            2      0.01%      1.39% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           15      0.08%      1.47% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           18      0.10%      1.58% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          203      1.14%      2.72% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        17283     97.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        17766                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          193                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean   708.523316                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean   358.072896                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   690.070574                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-63           32     16.58%     16.58% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-127           22     11.40%     27.98% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-191           11      5.70%     33.68% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::192-255            6      3.11%     36.79% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-319            4      2.07%     38.86% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::320-383            5      2.59%     41.45% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::384-447            7      3.63%     45.08% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::448-511            7      3.63%     48.70% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-575            6      3.11%     51.81% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::576-639            6      3.11%     54.92% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::640-703            5      2.59%     57.51% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::704-767            6      3.11%     60.62% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-831            8      4.15%     64.77% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::832-895            4      2.07%     66.84% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::896-959            4      2.07%     68.91% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::960-1023            5      2.59%     71.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1087            4      2.07%     73.58% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1088-1151            5      2.59%     76.17% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1152-1215            3      1.55%     77.72% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1216-1279            8      4.15%     81.87% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1343            3      1.55%     83.42% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1344-1407            5      2.59%     86.01% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1408-1471            2      1.04%     87.05% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1472-1535            1      0.52%     87.56% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1664-1727            4      2.07%     89.64% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1728-1791            3      1.55%     91.19% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1792-1855            4      2.07%     93.26% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1856-1919            1      0.52%     93.78% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1920-1983            3      1.55%     95.34% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1984-2047            1      0.52%     95.85% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2048-2111            1      0.52%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2112-2175            1      0.52%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2368-2431            1      0.52%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2432-2495            1      0.52%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2624-2687            1      0.52%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2688-2751            1      0.52%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2944-3007            1      0.52%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3648-3711            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          193                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          193                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.792746                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.761816                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.098555                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              2      1.04%      1.04% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::18              2      1.04%      2.07% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::20              2      1.04%      3.11% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::22              2      1.04%      4.15% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            185     95.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          193                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                 3536211250                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            5834241400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                433846400                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   26082.68                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              43032.68                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      79.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       2.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   79.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    2.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.82                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.00                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 118572                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  3831                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.43                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  3099706.07                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  51581142000                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    1182285000                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1634260500                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          6100617.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1               6831216                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          6644937.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          6436886.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::4          6839683.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::5          6404227.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::6          6830611.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::7          6592924.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0          4115496.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               4608360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               4482696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               4342344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::4               4614072                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::5               4320312                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::6               4607952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::7               4447608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         32011699.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1             36773568                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         35494118.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         33648076.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::4         36137587.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::5         33690009.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::6         35970355.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::7             34135296                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        5407948.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        5298462.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        5261967.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        5441126.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::4        5544391.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::5        5268602.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::6        5527388.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::7        5560980.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::4      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::5      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::6      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::7      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      1632975252.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      1643241873.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      1651289434.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      1647963607.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::4      1655627198.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::5      1650379878.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::6      1658630779.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::7      1664422836.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       73119298800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       73110292992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       73103233728                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       73106151120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::4       73099428672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::5       73104031584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::6       73096793952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::7       73091713200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        80094624365.759995                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1         80101761024                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        80101121433.599991                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        80098697712.959991                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::4        80102906156.159988                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::5        80098809166.080002                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::6        80103075589.440002                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::7        80101587397.440002                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          64.460976                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          64.466719                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          64.466205                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          64.464254                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::4          64.467641                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::5          64.464344                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::6          64.467777                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::7          64.466580                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker         2560                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst        18944                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data      1053696                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data      1063936                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker         3840                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst        14592                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data      1021952                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data      1061376                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          4265216                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst        18944                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst        14592                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        53760                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       166400                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        166400                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker           10                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           74                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data         4116                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         4156                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker           15                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           57                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data         3992                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         4146                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             16661                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          650                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              650                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker        47063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst       348266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     19371140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker        42357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst       160014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     19559392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker        70595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst       268259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data     18787558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker        32944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst       164721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data     19512329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        47063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            78411701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst       348266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst       160014                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst       268259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst       164721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        47063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         988323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       3059096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            3059096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       3059096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker        47063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst       348266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     19371140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker        42357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst       160014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     19559392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker        70595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst       268259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data     18787558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker        32944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst       164721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data     19512329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        47063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           81470797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     16661                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      650                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  133288                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   5200                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              4252640                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                 12576                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                166400                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               4265216                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             166400                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                  393                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            8520                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            8458                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            7712                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            8138                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            8416                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            9714                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            9984                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            8225                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::8            7665                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::9            7028                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::10           7680                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::11           8873                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::12           6808                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::13          10249                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::14           7856                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::15           7569                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             264                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             368                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             328                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             400                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             352                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             448                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             296                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             423                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::8             280                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::9             385                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::10            200                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::11            296                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::12            344                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::13            448                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::14            200                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::15            168                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 54377547000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              133288                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               5200                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 16397                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 16397                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 16404                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 16418                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 16432                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 16443                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 16453                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 16465                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                   228                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                   213                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                  206                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                  192                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                  178                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                  167                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                  157                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                  145                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  213                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  214                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  215                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  215                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  215                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  215                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  215                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  216                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  217                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  217                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  217                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  217                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  217                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  216                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        17520                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   252.228311                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   247.997429                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    26.919332                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          235      1.34%      1.34% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           10      0.06%      1.40% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           13      0.07%      1.47% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            4      0.02%      1.50% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           13      0.07%      1.57% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           10      0.06%      1.63% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          220      1.26%      2.88% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        17015     97.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        17520                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          217                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean   611.276498                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean   343.051729                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   541.972757                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-63           30     13.82%     13.82% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-127           27     12.44%     26.27% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-191            9      4.15%     30.41% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192-255            6      2.76%     33.18% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-319            7      3.23%     36.41% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::320-383           11      5.07%     41.47% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::384-447           10      4.61%     46.08% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::448-511           13      5.99%     52.07% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-575            9      4.15%     56.22% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::576-639           11      5.07%     61.29% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::640-703            6      2.76%     64.06% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::704-767            7      3.23%     67.28% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-831            8      3.69%     70.97% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::832-895            7      3.23%     74.19% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::896-959            7      3.23%     77.42% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::960-1023            4      1.84%     79.26% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1087            5      2.30%     81.57% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1088-1151            1      0.46%     82.03% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1152-1215            5      2.30%     84.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1216-1279            2      0.92%     85.25% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1343            4      1.84%     87.10% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1344-1407            2      0.92%     88.02% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1408-1471            7      3.23%     91.24% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1472-1535            4      1.84%     93.09% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1536-1599            1      0.46%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1600-1663            1      0.46%     94.01% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1664-1727            3      1.38%     95.39% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1728-1791            1      0.46%     95.85% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1792-1855            1      0.46%     96.31% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1856-1919            2      0.92%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1920-1983            1      0.46%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1984-2047            2      0.92%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2112-2175            2      0.92%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2176-2239            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          217                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          217                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.963134                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.932409                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.173995                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              2      0.92%      0.92% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::18              1      0.46%      1.38% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::22              1      0.46%      1.84% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::23              1      0.46%      2.30% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            209     96.31%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::25              1      0.46%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32              2      0.92%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          217                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                 3481727650                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            5734297900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                425264000                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   26199.09                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              43149.09                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      78.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       3.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   78.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    3.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.81                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    30.82                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 116236                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  4339                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.44                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  3141213.51                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  51569089750                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    1182285000                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1646312750                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          6633446.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1               6392736                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          6710860.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          6945523.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::4               5815152                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::5          6207062.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::6               6680016                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::7               6011712                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0               4474944                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1               4312560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2               4527168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               4685472                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::4               3922920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::5          4187304.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::6               4506360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::7               4055520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         35187609.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         33801331.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         35240025.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3             37010688                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::4         29670950.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::5         32573798.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::6         35069798.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::7         31441113.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        5524070.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        5278556.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        5670051.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        5484257.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::4        5398410.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::5             5142528                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::6        5444444.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::7        4966686.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::4      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::5      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::6      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::7      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0        1646471448                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      1645291520.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      1656572978.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      1654367325.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::4      1640733672.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::5      1648091488.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::6      1660714571.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::7      1651315700.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       73107460032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       73108495056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       73098599040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       73100533824                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::4       73112493168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::5       73106038944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::6       73094966064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::7       73103210688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        80100466102.080002                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        80098286311.679993                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        80102034676.800003                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        80103741641.279999                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::4        80092748825.280014                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::5        80096955676.800003                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::6        80102095805.760010                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::7        80095715972.160004                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          64.465677                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          64.463923                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          64.466940                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          64.468313                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::4          64.459466                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::5          64.462852                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::6          64.466989                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::7          64.461854                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst        13568                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data      1044736                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data      1050624                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst        13568                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data      1046016                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data      1062912                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          4250368                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        45824                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       177920                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        177920                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         4081                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         4104                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data         4086                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         4152                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             16603                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          695                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              695                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst       249434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data     19206419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst       160014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     19314664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst       249434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data     19229951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst       155308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data     19540567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        28238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data         4706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            78138735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst       249434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst       160014                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst       249434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst       155308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        28238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         842428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       3270880                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            3270880                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       3270880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst       249434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data     19206419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst       160014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     19314664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst       249434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data     19229951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst       155308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data     19540567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        28238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data         4706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           81409615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     16603                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      695                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  132824                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   5560                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              4241696                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                  8672                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                177408                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               4250368                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             177920                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                  271                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs         7538                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            8864                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1            7928                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            8080                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            9424                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            7952                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            8761                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            9578                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            7544                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::8            8504                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::9            8162                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::10           7944                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::11           7313                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::12           8880                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::13           7016                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::14           8321                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::15           8282                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             280                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             384                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             232                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             496                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             344                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             512                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             391                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             232                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::8             264                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::9             472                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::10            304                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::11            297                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::12            296                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::13            456                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::14            336                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::15            248                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 54402331000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              132824                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               5560                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 16347                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 16351                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 16364                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 16375                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 16384                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 16402                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 16413                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 16424                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                   218                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                   205                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                  192                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                  181                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                  172                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                  154                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                  143                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                  132                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  229                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  230                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  231                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  231                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  232                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  232                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  232                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  232                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  233                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  233                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  233                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  233                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  233                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  233                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  233                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  233                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  232                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  232                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  231                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  231                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  230                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  230                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  230                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  230                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        17517                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   252.275161                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   248.012433                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    26.880401                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          239      1.36%      1.36% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           13      0.07%      1.44% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127            4      0.02%      1.46% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191            4      0.02%      1.48% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           13      0.07%      1.56% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          230      1.31%      2.87% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        17014     97.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        17517                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          232                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean   568.797414                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean   311.979723                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   566.239901                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-63           34     14.66%     14.66% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-127           32     13.79%     28.45% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-191           11      4.74%     33.19% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-255            8      3.45%     36.64% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-319           10      4.31%     40.95% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::320-383           12      5.17%     46.12% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::384-447           10      4.31%     50.43% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::448-511           15      6.47%     56.90% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-575            4      1.72%     58.62% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::576-639            9      3.88%     62.50% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::640-703           10      4.31%     66.81% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::704-767           10      4.31%     71.12% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-831           11      4.74%     75.86% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::832-895            9      3.88%     79.74% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::896-959            5      2.16%     81.90% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::960-1023            8      3.45%     85.34% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1087            3      1.29%     86.64% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1088-1151            2      0.86%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1152-1215            2      0.86%     88.36% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1216-1279            2      0.86%     89.22% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1343            2      0.86%     90.09% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1344-1407            3      1.29%     91.38% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1408-1471            6      2.59%     93.97% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1536-1599            1      0.43%     94.40% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1600-1663            1      0.43%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1664-1727            1      0.43%     95.26% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1728-1791            2      0.86%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1792-1855            3      1.29%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2240-2303            1      0.43%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2304-2367            1      0.43%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2624-2687            1      0.43%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2688-2751            1      0.43%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3072-3135            2      0.86%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          232                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          232                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.896552                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.881685                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     0.765934                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              1      0.43%      0.43% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18              1      0.43%      0.86% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::20              2      0.86%      1.72% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::22              1      0.43%      2.16% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              1      0.43%      2.59% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            225     96.98%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::25              1      0.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          232                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                 3472914350                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            5719687700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                424169600                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   26200.19                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              43150.19                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      77.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       3.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   78.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    3.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.81                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.07                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.46                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 115952                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  4628                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.48                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.24                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  3145007.00                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  51554618700                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    1182285000                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1660783800                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          6539097.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          6722956.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          6294758.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          6976972.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::4          6263308.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::5               6168960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::6          6361286.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::7          6445958.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               4411296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               4535328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               4246464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3               4706688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::4               4225248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::5               4161600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::6               4291344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::7               4348464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0             34622016                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         35638387.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         32799436.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3             36726144                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::4         32917747.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::5         31984742.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::6         32746022.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::7             33733440                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        5457715.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        5543976.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        5583790.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        5772902.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::4        5198929.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::5        5371868.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::6        5577154.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::7        5232107.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::4      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::5      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::6      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::7      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      1647203875.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      1645644957.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      1644053808.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      1657017852.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::4      1646591941.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::5      1649282961.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::6      1654939586.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::7      1659456011.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       73106817552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       73108185024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       73109580768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       73098208800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::4       73107354336                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::5       73104993792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::6       73100031840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::7       73096070064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        80099766103.679993                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        80100985181.759995                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        80097273577.920013                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        80104123911.360001                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::4        80097266063.040009                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::5        80096678475.840012                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::6        80098661785.919998                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::7        80100000597.120010                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          64.465114                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          64.466095                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          64.463108                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          64.468621                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::4          64.463102                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::5          64.462629                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::6          64.464225                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::7          64.465303                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           18                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           18                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           18                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           18                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data      1101824                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data      1088256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data      1062144                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data      1082624                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          4381184                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        40704                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       180224                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        180224                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         4304                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         4251                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data         4149                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         4229                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             17114                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          704                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              704                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker        32944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst       197665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data     20255925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker        23532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst       127070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     20006491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker        23532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst       216490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data     19526448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker         9413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst       178839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data     19902952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.dtb.walker         4706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        28238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data         9413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            80543656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst       197665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst       127070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst       216490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst       178839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        28238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         748302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       3313237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            3313237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       3313237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker        32944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst       197665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data     20255925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker        23532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst       127070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     20006491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker        23532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst       216490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data     19526448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker         9413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst       178839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data     19902952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.dtb.walker         4706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        28238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data         9413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           83856893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     17114                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      704                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  136912                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   5632                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              4369632                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                 11552                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                179712                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               4381184                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             180224                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  361                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs         4897                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            8744                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            8352                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            8488                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3           11729                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            9236                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            7353                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            7024                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            9514                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::8            7648                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::9            8272                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::10           6952                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::11           7720                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::12           9034                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::13           7626                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::14           9075                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::15           9784                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             312                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             288                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             328                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             312                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             264                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             312                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             368                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::8             448                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::9             296                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::10            272                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::11            264                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::12            472                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::13            344                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::14            496                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::15            328                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 54416516000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              136912                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               5632                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 16839                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 16846                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 16856                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 16867                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 16879                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 16892                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 16913                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 16921                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                   239                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                   217                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                  207                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                  196                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                  184                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                  171                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                  150                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                  142                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  234                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  234                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  235                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  235                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  236                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  236                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  236                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  236                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  236                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  236                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  236                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  236                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  235                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  235                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  235                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  235                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  234                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  234                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  233                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  233                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  233                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  233                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  233                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  233                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        18047                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   252.083116                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   247.653306                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    27.492966                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          254      1.41%      1.41% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           15      0.08%      1.49% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127            8      0.04%      1.53% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159            2      0.01%      1.55% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191            8      0.04%      1.59% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           16      0.09%      1.68% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          237      1.31%      2.99% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        17507     97.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        18047                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          234                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean   579.688034                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   326.094126                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   532.036464                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-63           35     14.96%     14.96% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-127           32     13.68%     28.63% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-191           10      4.27%     32.91% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::192-255            7      2.99%     35.90% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-319            8      3.42%     39.32% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::320-383           10      4.27%     43.59% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-447            7      2.99%     46.58% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::448-511            8      3.42%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-575           10      4.27%     54.27% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::576-639            9      3.85%     58.12% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-703           14      5.98%     64.10% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::704-767            7      2.99%     67.09% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-831           16      6.84%     73.93% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::832-895            3      1.28%     75.21% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-959           10      4.27%     79.49% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::960-1023            7      2.99%     82.48% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1087            6      2.56%     85.04% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1088-1151            5      2.14%     87.18% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1215            9      3.85%     91.03% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1216-1279            3      1.28%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1280-1343            3      1.28%     93.59% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1344-1407            2      0.85%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1536-1599            3      1.28%     95.73% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1600-1663            1      0.43%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1664-1727            1      0.43%     96.58% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1792-1855            2      0.85%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1984-2047            2      0.85%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2176-2239            1      0.43%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2368-2431            1      0.43%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2560-2623            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3392-3455            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          234                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          234                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.991077                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.668096                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18              1      0.43%      0.43% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22              1      0.43%      0.85% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            231     98.72%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32              1      0.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          234                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                 3577603550                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            5892143000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                436963200                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   26199.76                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              43149.76                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      80.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       3.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   80.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    3.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.84                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    30.73                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 119436                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  4684                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  3054019.31                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  51469134500                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    1182285000                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1746268000                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          6635865.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          7803129.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          6720537.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          6880204.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::4          6521558.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::5               6341328                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::6          6319555.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::7          7194700.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               4476576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               5264016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               4533696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               4641408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::4               4399464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::5               4277880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::6               4263192                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::7               4853568                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         35131699.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         42507379.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         35233036.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         35922931.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::4         34168742.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::5         32346163.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::6         32853849.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::7         37561305.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        5580472.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        5752995.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        5643924.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        5988556.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::4        5560565.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::5        5849210.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::6        5301780.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::7        5892341.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::4      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::5      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::6      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::7      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      1642240497.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      1655742602.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      1656763076.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      1653276208.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::4      1650406144.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::5      1656831530.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::6      1655498332.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::7      1668980684.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       73111171392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       73099327440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       73098432288                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       73101490944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::4       73104008544                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::5       73098372240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::6       73099541712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::7       73087715088                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        80099951054.400009                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        80111112115.200012                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        80102041110.720001                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        80102914804.800003                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::4        80099779570.560013                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::5        80098732904.639999                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::6        80098492973.760010                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::7         80106912240                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          64.465263                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          64.474245                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          64.466945                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          64.467648                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::4          64.465125                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::5          64.464282                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::6          64.464089                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::7          64.470865                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data      1123840                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data      1137408                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst        16128                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data      1086976                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data      1093632                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          4490240                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst        16128                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        47360                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       173056                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        173056                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data         4390                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         4443                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           63                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data         4246                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         4272                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             17540                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          676                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              676                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.inst       216490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data     20660667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst       150602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     20910101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.itb.walker         4706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst       296497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data     19982959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst       183546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data     20105323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst        23532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data        14119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            82548541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst       216490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst       150602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst       296497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst       183546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst        23532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         870666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       3181460                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            3181460                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       3181460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst       216490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data     20660667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst       150602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     20910101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.itb.walker         4706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst       296497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data     19982959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst       183546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data     20105323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst        23532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data        14119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           85730001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     17540                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      676                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  140320                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   5408                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              4484608                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                  5632                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                172800                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               4490240                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             173056                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  176                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs         7342                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            8784                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            7801                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            8025                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3           10025                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4           10032                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            8032                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            7561                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            7696                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::8            8168                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::9            9160                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::10          12424                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::11           8664                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::12           8728                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::13           8722                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::14           8633                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::15           7689                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             280                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             392                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             448                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             408                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             224                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             336                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7             272                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::8             288                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::9             336                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::10            240                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::11            432                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::12            336                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::13            272                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::14            320                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::15            304                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 54390500000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              140320                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               5408                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 17228                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 17237                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 17254                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 17275                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 17289                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 17305                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 17324                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 17337                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                   284                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                   269                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                  252                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                  232                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                  219                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                  203                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                  184                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                  171                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    8                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  222                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  223                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  223                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  224                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  224                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  224                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  224                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  224                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  227                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  227                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  227                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  227                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  227                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  227                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  227                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  227                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  226                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  226                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  226                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  225                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  225                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  225                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  225                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  225                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        18454                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   252.379322                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   248.382874                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    26.267429                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          229      1.24%      1.24% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           17      0.09%      1.33% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           16      0.09%      1.42% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           17      0.09%      1.51% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           16      0.09%      1.60% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          220      1.19%      2.79% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        17939     97.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        18454                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          226                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean   629.137168                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean   357.870549                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   571.851095                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-63           23     10.18%     10.18% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-127           34     15.04%     25.22% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-191           10      4.42%     29.65% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::192-255            7      3.10%     32.74% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-319           10      4.42%     37.17% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::320-383            7      3.10%     40.27% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::384-447            9      3.98%     44.25% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::448-511           11      4.87%     49.12% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-575            8      3.54%     52.65% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::576-639           10      4.42%     57.08% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::640-703           11      4.87%     61.95% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::704-767           12      5.31%     67.26% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-831            6      2.65%     69.91% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::832-895           11      4.87%     74.78% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::896-959            7      3.10%     77.88% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::960-1023            7      3.10%     80.97% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1087            5      2.21%     83.19% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1088-1151            6      2.65%     85.84% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1152-1215            4      1.77%     87.61% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1216-1279            3      1.33%     88.94% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1343            4      1.77%     90.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1408-1471            1      0.44%     91.15% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1599            1      0.44%     91.59% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1600-1663            1      0.44%     92.04% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1664-1727            2      0.88%     92.92% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1728-1791            2      0.88%     93.81% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1792-1855            3      1.33%     95.13% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1920-1983            3      1.33%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1984-2047            1      0.44%     96.90% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2112-2175            1      0.44%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2176-2239            1      0.44%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2304-2367            3      1.33%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2560-2623            1      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2688-2751            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          226                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          226                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.893805                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.875036                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     0.847090                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              2      0.88%      0.88% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19              1      0.44%      1.33% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              1      0.44%      1.77% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::23              1      0.44%      2.21% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            220     97.35%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::25              1      0.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          226                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                 3667579900                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            6043020700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                448460800                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   26170.08                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              43120.08                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      82.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       3.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   82.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    3.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.86                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.82                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.09                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    30.95                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 122580                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  4510                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.39                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  2985864.08                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  51484668750                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    1182285000                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1730733750                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          6300201.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          7128172.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          6660057.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          6245164.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::4          6421766.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::5          7292678.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::6          6678806.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::7          6312297.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0               4250136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1               4808688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               4492896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               4213008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::4               4332144                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::5               4919664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::6               4505544                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::7               4258296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         33264691.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         37790937.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         35030860.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         32564313.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::4         33412953.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::5         39278553.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::6         35064307.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::7         33271180.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        5328322.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        5925934.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        5653463.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        5358182.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::4        5461032.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::5        5364817.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::6        5464350.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::7        5099397.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::4      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::5      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::6      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::7      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      1637998165.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      1653374321.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      1644884786.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      1647896466.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::4      1655499919.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::5      1658430832.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::6      1656468846.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::7      1650432519.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       73114892736                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       73101404880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       73108851840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3       73106210016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::4       73099540320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::5       73096969344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::6       73098690384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::7       73103985408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        80096748804.479996                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        80105147485.440002                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2         80100288456                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        80097201702.720001                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::4        80099382688.319992                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::5        80106970441.920013                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::6        80101586790.720001                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::7        80098073650.559998                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          64.462685                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          64.469445                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          64.465534                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          64.463050                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::4          64.464805                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::5          64.470912                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::6          64.466579                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::7          64.463752                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst        13056                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data      1137664                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst        13824                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data      1158144                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst        14336                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data      1099264                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data      1140992                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          4589824                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst        13056                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        53248                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       168192                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        168192                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         4444                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           54                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         4524                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data         4294                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         4457                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             17929                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          657                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              657                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       240021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data     20914807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst       254140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     21291311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst       263553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data     20208862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst       174133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data     20975989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        47063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data         9413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            84379292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       240021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst       254140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst       263553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst       174133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        47063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         978911                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       3092041                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            3092041                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       3092041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       240021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data     20914807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst       254140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     21291311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst       263553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data     20208862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst       174133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data     20975989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        47063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data         9413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           87471333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     17929                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      657                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  143432                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   5256                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              4583488                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  6336                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                168448                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               4589824                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             168192                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                  198                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs        16253                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            9432                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            7616                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            8576                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            7952                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            8449                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            9331                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            9648                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            8320                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::8            8648                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::9            7130                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::10           9002                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::11           9625                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::12           8992                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::13           9248                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::14          10592                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::15          10673                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             240                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             448                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             368                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             360                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             400                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             272                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             416                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             343                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::8             208                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::9             256                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::10            352                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::11            328                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::12            392                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::13            336                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::14            225                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::15            320                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 54390183000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              143432                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               5256                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 17632                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 17637                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 17653                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 17668                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 17677                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 17696                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 17716                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 17734                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                   265                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                   253                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                  238                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                  223                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                  214                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                  196                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                  175                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                  157                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   10                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  217                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  217                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  218                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  218                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  218                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  218                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  218                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  219                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  220                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  220                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  220                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  220                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  220                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  220                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  220                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  220                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  220                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  220                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  219                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  219                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  219                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  219                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  219                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  218                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        18818                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   252.520778                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   248.639647                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    25.833476                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          226      1.20%      1.20% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           23      0.12%      1.32% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127            8      0.04%      1.37% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            1      0.01%      1.37% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191            7      0.04%      1.41% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           22      0.12%      1.53% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          217      1.15%      2.68% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        18314     97.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        18818                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          220                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean   651.250000                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean   337.362908                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   647.254014                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-63           38     17.27%     17.27% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-127           21      9.55%     26.82% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-191            8      3.64%     30.45% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::192-255           14      6.36%     36.82% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-319            2      0.91%     37.73% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::320-383           10      4.55%     42.27% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::384-447            8      3.64%     45.91% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::448-511            7      3.18%     49.09% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-575           13      5.91%     55.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::576-639           11      5.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::640-703            8      3.64%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::704-767            7      3.18%     66.82% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-831            9      4.09%     70.91% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::832-895            5      2.27%     73.18% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::896-959            6      2.73%     75.91% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::960-1023            5      2.27%     78.18% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1087            2      0.91%     79.09% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1088-1151            3      1.36%     80.45% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1152-1215            3      1.36%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1216-1279            2      0.91%     82.73% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1343            5      2.27%     85.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1344-1407            5      2.27%     87.27% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1408-1471            6      2.73%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1472-1535            2      0.91%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1536-1599            1      0.45%     91.36% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1664-1727            1      0.45%     91.82% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1728-1791            4      1.82%     93.64% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1792-1855            2      0.91%     94.55% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1856-1919            5      2.27%     96.82% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2048-2111            1      0.45%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2112-2175            2      0.91%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2560-2623            1      0.45%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2816-2879            1      0.45%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3264-3327            1      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::4032-4095            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          220                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          220                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.927273                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.917006                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     0.636903                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17              1      0.45%      0.45% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18              1      0.45%      0.91% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22              1      0.45%      1.36% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              1      0.45%      1.82% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            216     98.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          220                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                 3746577650                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            6174393950                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                458348800                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   26157.04                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              43107.04                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      84.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       3.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   84.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    3.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.87                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.09                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.29                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 125281                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  4399                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.69                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  2926406.06                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  51516413100                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    1182285000                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1698989400                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          6716908.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          6822748.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          6698764.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          6753801.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::4          6197385.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::5               6553008                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::6          6965481.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::7          7495286.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0               4531248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               4602648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               4519008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               4556136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::4          4180776.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::5               4420680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::6               4698936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::7               5056344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         35494617.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1             36144576                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         35572492.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3             35465664                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::4             32700096                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::5         34448793.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::6         36889881.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::7         40304908.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        5769584.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        5650145.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        5461032.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3             5723136                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::4        5033041.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::5        5288509.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::6        5507481.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::7        5424952.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::4      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::5      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::6      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::7      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      1642035571.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      1647730719.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      1648024401.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      1655210396.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::4      1641334936.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::5      1655953165.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::6      1659595164.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::7      1666632047.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       73111351152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       73106355408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2       73106097792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       73099794288                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::4       73111965744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::5       73099142736                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::6       73095948000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::7       73089775296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        80100613633.919998                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        80102020797.119995                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        80101088043.840012                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        80102217973.440002                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::4        80096126531.520004                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::5        80100521444.160004                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::6        80104319496.959991                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::7        80109403386.239990                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          64.465796                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          64.466928                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          64.466178                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          64.467087                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::4          64.462185                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::5          64.465722                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::6          64.468778                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::7          64.472870                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst        20480                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data      1056256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data      1079296                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst        14592                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data      1020160                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data      1040896                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          4250368                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst        20480                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst        14592                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        53504                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       154624                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        154624                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           80                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         4126                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         4216                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           57                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data         3985                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         4066                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             16603                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          604                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              604                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst       376504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data     19418203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst       141189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     19841770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst       268259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data     18754614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst       150602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data     19135825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        47063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data         4706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            78138735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst       376504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst       141189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst       268259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst       150602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        47063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         983617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       2842607                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            2842607                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       2842607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst       376504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data     19418203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst       141189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     19841770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst       268259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data     18754614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst       150602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data     19135825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        47063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data         4706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           80981342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     16603                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      604                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  132824                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   4832                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              4244320                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  6048                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                154144                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               4250368                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             154624                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                  189                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                  15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            8272                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            8001                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            7584                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            8832                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            8032                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            8840                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            9288                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            8752                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::8            8681                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::9            7376                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::10           8952                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::11           7464                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::12           7472                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::13           6945                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::14           8912                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::15           9232                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             216                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             272                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             344                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             233                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             376                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             304                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             320                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             233                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::8             424                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::9             288                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::10            352                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::11            279                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::12            248                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::13            296                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::14            304                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::15            328                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 54433093000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              132824                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               4832                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 16347                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 16352                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 16369                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 16387                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 16398                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 16414                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 16428                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 16443                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                   225                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                   217                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                  200                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                  182                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                  171                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                  155                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                  141                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                  126                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  199                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  199                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  199                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  199                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  199                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  199                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  199                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  200                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  201                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  201                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  201                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  201                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  201                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  201                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  201                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  202                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  202                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  202                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  202                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  202                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  202                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  202                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  202                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  200                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        17429                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   252.364680                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   248.385296                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    26.269627                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          212      1.22%      1.22% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           24      0.14%      1.35% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           12      0.07%      1.42% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            1      0.01%      1.43% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           11      0.06%      1.49% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           24      0.14%      1.63% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          207      1.19%      2.82% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        16938     97.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        17429                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          201                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean   660.273632                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean   352.215029                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   621.983906                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-63           29     14.43%     14.43% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-127           28     13.93%     28.36% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-191            9      4.48%     32.84% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::192-255            4      1.99%     34.83% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-319            3      1.49%     36.32% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::320-383            6      2.99%     39.30% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-447            9      4.48%     43.78% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::448-511           13      6.47%     50.25% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-575            7      3.48%     53.73% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::576-639            4      1.99%     55.72% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-703            7      3.48%     59.20% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::704-767            7      3.48%     62.69% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-831            7      3.48%     66.17% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::832-895            6      2.99%     69.15% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-959            5      2.49%     71.64% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::960-1023            4      1.99%     73.63% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1087            8      3.98%     77.61% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1088-1151            4      1.99%     79.60% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1215            8      3.98%     83.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1216-1279            4      1.99%     85.57% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1343            6      2.99%     88.56% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1344-1407            2      1.00%     89.55% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1472-1535            2      1.00%     90.55% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1536-1599            3      1.49%     92.04% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1600-1663            5      2.49%     94.53% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1728-1791            1      0.50%     95.02% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1792-1855            2      1.00%     96.02% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1856-1919            1      0.50%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2112-2175            1      0.50%     97.01% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2176-2239            2      1.00%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2240-2303            1      0.50%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2368-2431            1      0.50%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2816-2879            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3904-3967            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          201                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          201                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.965174                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.944618                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     0.945400                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              1      0.50%      0.50% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::17              1      0.50%      1.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              1      0.50%      1.49% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            196     97.51%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::25              1      0.50%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32              1      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          201                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                 3470721550                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            5718884800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                424432000                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   26167.46                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              43117.46                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      78.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       2.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   78.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    2.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.81                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.09                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.16                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 116007                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  4016                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.37                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  3163427.27                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  51607963100                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    1182285000                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1607579900                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          6181660.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1               6622560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          6499180.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          6606230.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::4          6309273.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::5          6315926.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::6          5858092.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::7          6706022.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               4170168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1               4467600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               4384368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3               4456584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::4               4256256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::5               4260744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::6               3951888                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::7               4523904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         32544345.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         34722355.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         34405363.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         34919539.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::4         32685619.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::5             33069504                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::6         30425740.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::7             35206080                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        5305098.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        5663831.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        5328322.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        5414999.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::4        5500846.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::5        5259064.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::6        5072855.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::7        5464350.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::4      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::5      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::6      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::7      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      1637682868.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      1649053520.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      1645646981.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      1651382786.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::4      1649242906.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::5      1654518571.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::6      1643130518.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::7      1657297690.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       73115169312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       73105195056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       73108183248                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       73103151840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::4       73105028928                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::5       73100401152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::6       73110390672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::7       73097963328                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        80095768005.120010                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        80100439474.559998                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2         80099162016                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        80100646531.200012                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::4        80097738381.119995                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::5        80098539513.599991                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::6        80093544318.720001                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::7        80101875927.360001                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          64.461896                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          64.465656                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          64.464628                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          64.465822                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::4          64.463482                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::5          64.464127                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::6          64.460106                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::7          64.466812                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst        17408                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data      1050624                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data      1028352                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst        14080                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data      1005824                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data      1018112                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          4158720                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst        17408                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst        14080                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        55808                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       158464                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        158464                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           68                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data         4104                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         4017                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           55                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data         3929                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         3977                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             16245                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          619                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              619                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst       320029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     19314664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst       197665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     18905216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst       258847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data     18491061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst       216490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data     18716964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        32944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            76453879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst       320029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst       197665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst       258847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst       216490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        32944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total        1025974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       2913201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            2913201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       2913201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst       320029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     19314664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst       197665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     18905216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst       258847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data     18491061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst       216490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data     18716964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        32944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           79367080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     16245                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      619                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  129960                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   4952                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              4151296                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  7424                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                158464                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               4158720                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             158464                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                  232                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs        12304                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            9080                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            6968                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            7112                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            7545                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            7641                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            7064                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            8017                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            8449                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::8            9297                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::9            7466                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::10           8976                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::11           9632                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::12           8145                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::13           7160                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::14           9360                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::15           7816                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             256                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             336                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             304                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             296                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             336                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             376                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             296                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             336                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::8             273                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::9             416                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::10            192                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::11            336                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::12            288                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::13            272                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::14            336                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::15            303                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 54412398000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              129960                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               4952                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 16020                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 16026                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 16031                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 16043                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 16055                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 16073                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 16085                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 16091                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                   203                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                   189                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                  184                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                  172                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                  160                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                  142                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                  130                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                  124                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  203                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  203                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  205                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  205                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  206                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  206                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  206                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  206                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  208                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  208                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  208                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  208                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  208                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  208                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  208                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  208                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  208                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  208                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  206                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  206                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  205                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  205                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  205                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  205                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        17083                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   252.283557                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   248.122606                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    26.706068                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          224      1.31%      1.31% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           13      0.08%      1.39% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           12      0.07%      1.46% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159            1      0.01%      1.46% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           11      0.06%      1.53% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           14      0.08%      1.61% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          213      1.25%      2.86% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        16595     97.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        17083                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          208                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean   627.961538                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean   342.330693                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   618.548245                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-127           54     25.96%     25.96% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-255           20      9.62%     35.58% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-383           18      8.65%     44.23% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-511           12      5.77%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-639           18      8.65%     58.65% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-767           17      8.17%     66.83% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-895           12      5.77%     72.60% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::896-1023           15      7.21%     79.81% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1151            4      1.92%     81.73% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1279           11      5.29%     87.02% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1407            5      2.40%     89.42% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1408-1535            5      2.40%     91.83% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1663            6      2.88%     94.71% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1664-1791            2      0.96%     95.67% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1792-1919            3      1.44%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1920-2047            2      0.96%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2048-2175            2      0.96%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3200-3327            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::4480-4607            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          208                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          208                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.807692                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.778914                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.059367                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              2      0.96%      0.96% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::18              2      0.96%      1.92% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::20              2      0.96%      2.88% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::22              2      0.96%      3.85% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            200     96.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          208                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                 3395774300                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            5594663900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                415129600                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   26176.11                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              43126.11                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      76.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       2.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   76.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    2.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.79                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.07                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    30.65                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 113467                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  4130                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.40                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  3226541.63                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  51630797350                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    1182285000                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1584605150                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          6221577.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          6222787.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          6024412.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3               6489504                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::4          6592924.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::5          6862665.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::6          6101222.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::7               6734448                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               4197096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               4197912                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               4064088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               4377840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::4               4447608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::5               4629576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::6          4115904.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::7               4543080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         32941708.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         32089574.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         31115635.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3             33870720                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::4         34419340.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::5         36656755.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::6         31622822.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::7         35590963.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        5162434.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        5666734.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        5437808.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        5543976.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::4        5564298.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::5        5268602.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::6        5285191.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::7        5378088.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::4      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::5      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::6      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::7      5294714551.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      1637104040.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      1648774010.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      1640484915.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      1651814472.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::4      1659186515.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::5      1654033697.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::6      1648440109.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::7      1656264741.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       73115677056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       73105440240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       73112711376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       73102773168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::4       73096306464                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::5       73100826480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::6       73105733136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::7       73098869424                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        80096018465.279999                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        80097105810.240005                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        80094552788.160004                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        80099584233.600006                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::4        80101231703.040009                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::5        80102992328.639999                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::6        80096012937.600006                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::7        80102095296.959991                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          64.462098                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          64.462973                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          64.460918                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          64.464967                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::4          64.466293                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::5          64.467710                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::6          64.462093                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::7          64.466988                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              270093                       # Transaction distribution
system.membus.trans_dist::ReadResp             270093                       # Transaction distribution
system.membus.trans_dist::WriteReq                 35                       # Transaction distribution
system.membus.trans_dist::WriteResp                35                       # Transaction distribution
system.membus.trans_dist::Writeback             10113                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           142206                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          39191                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          121651                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11648                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1122                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave       865967                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       866187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 866187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     72000513                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     72000953                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                72000953                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    135046500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   4455356500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        35000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        17500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    166864500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq     71131942                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq     19622443                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp     60825500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq      5851943                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     18513000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq         2168                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp        18442                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           13                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            3                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          143                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq          492                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq           97                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp         5683                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           42                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp           82                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq      4902474                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp    140425988                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        34500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback        48481                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq      1538998                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq       137499                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     43990000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        37498                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp       722000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          2955                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                        24210                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime             6664950                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime          185172488                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                            70272                       # Total snoops (count)
system.membus.snoop_fanout::samples            473175                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  473175    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              473175                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy               72000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 110                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           363260500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              402904                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4534712500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              8.3                       # Layer utilization (%)
system.membus.respLayer3.succeeded             392901                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             270017                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            270017                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            10113                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq          109444                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq         12207                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp         121651                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             1122                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            1122                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port        11119                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port        12342                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port        11524                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         8463                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port        14430                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port        16709                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port        16595                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port        17094                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port        10230                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port        14650                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port        12579                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port        10181                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port        10661                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port        11524                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port        12265                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         8543                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       198909                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port        11081                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port        12288                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port        11238                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         8585                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port        14504                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port        17147                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port        16742                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port        17415                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port        10213                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port        14872                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port        12617                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port        10063                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         9986                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port        11387                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port        12320                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         8490                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       198948                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port        11143                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port        12006                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port        11198                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         8578                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port        14296                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port        16715                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port        16718                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port        17225                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port        10589                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port        14677                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port        12768                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port        10235                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port        10509                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port        11479                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port        12291                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         8469                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       198896                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port        11383                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port        12400                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port        11349                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         8200                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port        14487                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port        17153                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port        16455                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port        17287                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port        10416                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port        14680                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port        12476                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port        10349                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port        10282                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port        11452                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port        12101                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         8470                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys.s2p.slave            2                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       198942                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total                795695                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      1131264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      1130240                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      1138176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      1102080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      1086976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      1131264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      1114112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      1165824                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      1062400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      1164800                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      1171456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      1118720                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      1153280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      1116928                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      1120512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      1114880                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     18022912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      1126400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      1125632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      1115392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      1117952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      1079808                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      1166592                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      1117184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      1214464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      1070080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      1182208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      1148416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      1118464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      1065728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      1101568                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      1118976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      1103872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     17972736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      1133312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      1099008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      1093888                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      1118720                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      1064960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      1128448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      1143296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      1186560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      1108480                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      1148416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      1185792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      1140480                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      1135360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      1108992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      1111552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      1105408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     18012672                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      1170432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      1136640                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      1111552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      1066240                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      1085440                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      1158400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      1118464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      1191168                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      1095936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      1145856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      1157632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      1141248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      1124352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      1104128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      1077248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      1107456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     17992193                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               72000513                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq    377904200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   2670475000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback     95060200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq    153208000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq     17088200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp    170211751                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1557600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     11052750                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          299                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            5                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq           34                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            4                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            2                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           33                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       222600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         2000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq        36600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq         3600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp        12798                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        24200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          375                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           2                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             289000                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime             12798                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           37418200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              22715                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           39316600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              24805                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           37214600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              22971                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           28925000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              17215                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           45778800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              29168                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           52619600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              34162                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           52132400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              33576                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           54016600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              34839                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           34192400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              21022                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy           46637200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded              29752                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          41175200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded             25558                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          33740200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             20711                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          34223400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             21019                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          37680200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             23243                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          40317600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             24836                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          29430200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             17311                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         713581076                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             1.3                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded             98183                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         712257331                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             1.3                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded             98222                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         713069586                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             1.3                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded             98170                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         712833008                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             1.3                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded             98216                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.iocache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       270017                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       270017                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        10113                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq       109444                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq        12207                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp       121651                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         1122                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         1122                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       198909                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       198948                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       198896                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       198942                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total       795695                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     18022912                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     17972736                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     18012672                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     17992193                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     72000513                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    216013600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   1080068000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     40452000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq     87555200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq      9765600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp     97320800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq       897600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      4488000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp         4601                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp         1544                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           23                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp     12307000                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp      2785800                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp        79700                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                  6168                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime     15172500                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy     88718400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       100726                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy     88593600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       100726                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy     88760000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       100726                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy     88612900                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       100726                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1181877600                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          2.2                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       392791                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            2461537                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2461325                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate          211                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                35                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               35                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            67026                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          143061                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         39485                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         182546                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          380                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          380                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            28514                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           28514                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         8320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       518194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       738083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       526337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       736797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         8388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       513699                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side           70                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       713573                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         7382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       517995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       732465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         1008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5030670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1064960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     48941164                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1475476                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       971264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     48923220                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side      1472800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1073664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     47487340                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side          140                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side      1426224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       944896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     48820572                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side           92                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side      1463916                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       129024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        63537                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           24                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              204259337                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1232834750                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  24366542063                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        35000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        17500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   2178412859                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq     72083824                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq     19799879                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp     61437919                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq       190499                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     14405195                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    108979985                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq        81143                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         4298                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq            9                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         2313                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq         4931                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq         1596                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp          128                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq           17                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         1289                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp           57                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq   1029204855                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     55599940                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq        50500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     21183495                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq     66179974                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq     21909498                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp      1362498                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq       299000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     17116496                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp       442999                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                        91415                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        4483                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime         1155943818                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          57405437                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                          382379                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2739927                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               2739927    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2739927                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3517801006                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.5                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            2740038                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy         135341500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              4160                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        8238587634                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            15.1                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            296976                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy         369843704                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded            369214                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy         123427078                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              3794                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        8382703386                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            15.4                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            304031                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         369242667                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            368597                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy        136507814                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             4194                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy       8218550610                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           15.1                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           297844                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.occupancy            35000                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.succeeded               35                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy        357635225                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded           357017                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy        120110035                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             3691                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy       8157159727                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           15.0                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           296052                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.occupancy            23000                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.succeeded               23                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        367080779                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           366486                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy           227500                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded                7                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy            32500                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded                1                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy           228998                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded                9                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy           228999                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded                9                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         16383989                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              504                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy          8474495                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              361                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                6                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         5438                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         5438    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         5438                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         5438                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         5438    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         5438                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         5438                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         5438    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         5438                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         5438                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         5438    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         5438                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         5438                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             5438    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         5438                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         5438                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            5438    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         5438                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    271337                       # number of replacements
system.l2.tags.tagsinuse                  8182.380252                       # Cycle average of tags in use
system.l2.tags.total_refs                      514808                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    271337                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.897301                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      330.777837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     1.753850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.itb.walker     0.027404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    29.914151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  1962.924009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     1.670684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    18.778618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  2010.106684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     1.632749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.itb.walker     0.012861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    22.282291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data  1860.990357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     1.359660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    15.399713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data  1877.629645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     4.158216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    16.855484                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data    26.106039                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.040378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.003652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.239615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.002292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.245374                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.002720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.227172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.001880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.229203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.002058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.003187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998826                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          153                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3746                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3739                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001709                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.994019                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  19138059                       # Number of tag accesses
system.l2.tags.data_accesses                 19138059                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker       368814                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         2982                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data       105848                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       368146                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         2980                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data       105704                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker       356498                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.itb.walker           34                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst         2884                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data       103452                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       365938                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.itb.walker           23                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         2819                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data       106063                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            4                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          379                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data          115                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1892687                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            67026                       # number of Writeback hits
system.l2.Writeback_hits::total                 67026                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data          386                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data          333                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data          303                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data          350                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1376                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           79                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           79                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           58                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           77                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                294                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          482                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          365                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          317                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          535                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1710                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker       368814                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          2982                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data        106330                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       368146                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          2980                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data        106069                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker       356498                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.itb.walker           34                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst          2884                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data        103769                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       365938                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.itb.walker           23                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          2819                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data        106598                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data             1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data             1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data             1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            4                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           379                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data           126                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1894397                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker       368814                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         2982                       # number of overall hits
system.l2.overall_hits::system.cpu0.data       106330                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       368146                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         2980                       # number of overall hits
system.l2.overall_hits::system.cpu1.data       106069                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker       356498                       # number of overall hits
system.l2.overall_hits::system.cpu2.itb.walker           34                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst         2884                       # number of overall hits
system.l2.overall_hits::system.cpu2.data       103769                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       365938                       # number of overall hits
system.l2.overall_hits::system.cpu3.itb.walker           23                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         2819                       # number of overall hits
system.l2.overall_hits::system.cpu3.data       106598                       # number of overall hits
system.l2.overall_hits::system.cpu4.data            1                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst            1                       # number of overall hits
system.l2.overall_hits::system.cpu5.data            1                       # number of overall hits
system.l2.overall_hits::system.cpu6.data            1                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            4                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          379                       # number of overall hits
system.l2.overall_hits::system.cpu7.data          126                       # number of overall hits
system.l2.overall_hits::total                 1894397                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           55                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst         1178                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data        67439                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           54                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          815                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data        67838                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           58                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst         1310                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data        65402                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           41                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          872                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        66462                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          125                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           30                       # number of ReadReq misses
system.l2.ReadReq_misses::total                271682                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data        26581                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data        27664                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data        26930                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data        27695                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           53                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             108923                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data         2969                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data         3103                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data         3040                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data         3093                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            12207                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          438                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          375                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          397                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          428                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1643                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           55                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst         1178                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        67877                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           54                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          815                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        68213                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           58                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst         1310                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        65799                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           41                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          872                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        66890                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          125                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           35                       # number of demand (read+write) misses
system.l2.demand_misses::total                 273325                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           55                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst         1178                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        67877                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           54                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          815                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        68213                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           58                       # number of overall misses
system.l2.overall_misses::system.cpu2.itb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst         1310                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        65799                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           41                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          872                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        66890                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          125                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           35                       # number of overall misses
system.l2.overall_misses::total                273325                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      6881000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst    144576500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data   8516363914                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      6608000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     98562500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data   8565380426                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      7023000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.itb.walker       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst    159396000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data   8260596914                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      5101500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst    105233500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   8396973419                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       248500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     15811000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      3845000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     34292725173                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data      9652000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data      9652000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data      8308500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data     15561000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data        65500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     43239000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data      8864500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data      9320500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data      9364499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data      9466000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     37080499                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     45481999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     40919000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     45590500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     43127499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       561500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     175680498                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      6881000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst    144576500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   8561845913                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      6608000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     98562500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   8606299426                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      7023000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.itb.walker       124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst    159396000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   8306187414                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      5101500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst    105233500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   8440100918                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       248500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     15811000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      4406500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      34468405671                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      6881000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst    144576500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   8561845913                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      6608000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     98562500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   8606299426                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      7023000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.itb.walker       124000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst    159396000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   8306187414                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      5101500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst    105233500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   8440100918                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       248500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     15811000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      4406500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     34468405671                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker       368869                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         4160                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data       173287                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       368200                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         3795                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data       173542                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker       356556                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.itb.walker           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         4194                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data       168854                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       365979                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.itb.walker           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         3691                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data       172525                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          504                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          145                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2164369                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        67026                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             67026                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data        26967                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data        27997                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data        27233                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data        28045                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           110299                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data         3048                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data         3182                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data         3098                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data         3170                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          12501                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          920                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          963                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3353                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker       368869                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         4160                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data       174207                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       368200                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         3795                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data       174282                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker       356556                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.itb.walker           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         4194                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data       169568                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       365979                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.itb.walker           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         3691                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data       173488                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          504                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          161                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2167722                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker       368869                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         4160                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data       174207                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       368200                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         3795                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data       174282                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker       356556                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.itb.walker           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         4194                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data       169568                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       365979                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.itb.walker           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         3691                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data       173488                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          504                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          161                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2167722                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000149                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.283173                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.389175                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000147                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.214756                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.390902                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.000163                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.itb.walker     0.028571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.312351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.387329                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000112                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.236250                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.385231                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.333333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.248016                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.206897                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.125525                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.985686                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.988106                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.988874                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.987520                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.929825                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.987525                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.974081                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.975173                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.981278                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.975710                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.976482                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.476087                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.506757                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.556022                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.444444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.312500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.490009                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000149                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.283173                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.389634                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000147                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.214756                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.391394                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.000163                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.itb.walker     0.028571                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.312351                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.388039                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000112                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.236250                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.385560                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.248016                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.217391                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.126089                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000149                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.283173                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.389634                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000147                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.214756                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.391394                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.000163                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.itb.walker     0.028571                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.312351                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.388039                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000112                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.236250                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.385560                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.248016                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.217391                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.126089                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 125109.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 122730.475382                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 126282.476223                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 122370.370370                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 120935.582822                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 126262.278163                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 121086.206897                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.itb.walker       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 121676.335878                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 126304.958778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 124426.829268                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 120680.619266                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 126342.472676                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker       124250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst       126488                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 128166.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 126223.765921                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data   363.116512                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data   348.901099                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data   308.522094                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data   561.870374                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data  1235.849057                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   396.968501                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data  2985.685416                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data  3003.706091                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data  3080.427303                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data  3060.459101                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data        32500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3037.642254                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 103840.180365                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 109117.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 114837.531486                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 100765.184579                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data       112300                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106926.657334                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 125109.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 122730.475382                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 126137.659487                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 122370.370370                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 120935.582822                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 126168.024072                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 121086.206897                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.itb.walker       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 121676.335878                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 126235.769753                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 124426.829268                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 120680.619266                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 126178.814741                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker       124250                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst       126488                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data       125900                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 126107.767936                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 125109.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 122730.475382                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 126137.659487                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 122370.370370                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 120935.582822                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 126168.024072                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 121086.206897                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.itb.walker       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 121676.335878                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 126235.769753                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 124426.829268                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 120680.619266                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 126178.814741                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker       124250                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst       126488                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data       125900                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 126107.767936                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10113                       # number of writebacks
system.l2.writebacks::total                     10113                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          263                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data          112                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          226                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data           91                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker           11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          387                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data          140                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker           13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          293                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data           97                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               1665                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          263                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data          112                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          226                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data           91                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker           11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          387                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data          140                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          293                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data           97                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1665                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          263                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data          112                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          226                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data           91                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker           11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          387                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data          140                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          293                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data           97                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1665                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          915                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data        67327                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          589                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data        67747                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           47                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.itb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          923                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data        65262                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          579                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        66365                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          124                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           270017                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data        26581                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data        27664                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data        26930                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data        27695                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           53                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        108923                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data         2969                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data         3103                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data         3040                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data         3093                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        12207                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          438                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          375                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          397                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          428                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1643                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          915                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        67765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        68122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          923                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        65659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        66793                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            271660                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          915                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        67765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        68122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          923                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        65659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        66793                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           271660                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      4539000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst    106010500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data   7763920414                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      4634000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     67831000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data   7810494426                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      5308500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.itb.walker       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst    106656500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data   7527290915                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      3285500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     66951000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   7656202919                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       226500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     14349500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      3515000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  31141328674                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data   1456446681                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data   1515562237                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data   1475403711                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data   1518055259                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data      2903000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   5968370888                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data    162442479                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data    169801491                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data    166341483                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data    169493484                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       108500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    668187437                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     40663999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     36794000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     41223500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     38419499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       506500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    157607498                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      4539000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst    106010500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data   7804584413                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      4634000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     67831000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   7847288426                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      5308500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.itb.walker       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst    106656500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   7568514415                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      3285500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     66951000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   7694622418                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       226500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     14349500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      4021500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  31298936172                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      4539000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst    106010500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data   7804584413                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      4634000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     67831000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   7847288426                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      5308500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.itb.walker       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst    106656500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   7568514415                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      3285500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     66951000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   7694622418                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       226500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     14349500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      4021500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  31298936172                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       392500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       295500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       368000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       368500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       164500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      1589000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       181000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       140000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       188500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       120000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data       115000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       744500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data       573500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       435500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       556500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data       488500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       279500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2333500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000106                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.219952                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.388529                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000106                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.155204                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.390378                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.000132                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.itb.walker     0.028571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.220076                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.386500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000077                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.156868                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.384669                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.333333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.246032                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.206897                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.124756                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.985686                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.988106                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.988874                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.987520                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.929825                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.987525                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.974081                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.975173                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.981278                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.975710                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.976482                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.476087                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.506757                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.556022                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.444444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.312500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.490009                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.219952                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.388991                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.155204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.390872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.000132                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.itb.walker     0.028571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.220076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.387213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.156868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.385001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.246032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.217391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.125320                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.219952                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.388991                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.155204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.390872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.000132                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.itb.walker     0.028571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.220076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.387213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.156868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.385001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.246032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.217391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.125320                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 116384.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 115858.469945                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 115316.595333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 118820.512821                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 115162.988115                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 115289.155623                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 112946.808511                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.itb.walker       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 115554.171181                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 115339.568432                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 117339.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 115632.124352                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 115365.070730                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker       113250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 115721.774194                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 117166.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 115330.992767                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54792.772319                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54784.638411                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54786.621277                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54813.333057                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54773.584906                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54794.404194                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54712.859212                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54721.718015                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54717.593092                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54799.057226                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54738.054968                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 92840.180365                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 98117.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 103837.531486                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 89765.184579                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data       101300                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95926.657334                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 116384.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 115858.469945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 115171.318719                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 118820.512821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 115162.988115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 115194.627668                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 112946.808511                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.itb.walker       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 115554.171181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 115270.022617                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 117339.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 115632.124352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 115201.030318                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker       113250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 115721.774194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data       114900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 115213.635324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 116384.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 115858.469945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 115171.318719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 118820.512821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 115162.988115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 115194.627668                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 112946.808511                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.itb.walker       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 115554.171181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 115270.022617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 117339.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 115632.124352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 115201.030318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker       113250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 115721.774194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data       114900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 115213.635324                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       2955                       # Number of times sendTimingReq failed
system.l2.unaccounted_oskernel_rwmiss              62                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.Lmon0.readBurstLengthHist::samples        67859                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        67859    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         67859                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2543                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2543    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2543                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          5438                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     319402133.137183                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean    308721150.947643                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    80533728.752918                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07            4      0.07%      0.07% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08           45      0.83%      0.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08          207      3.81%      4.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08         1180     21.70%     26.41% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08         2098     38.58%     64.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08         1065     19.58%     84.57% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08          668     12.28%     96.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08          119      2.19%     99.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08           38      0.70%     99.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08            7      0.13%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08            1      0.02%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08            6      0.11%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            5438                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        319364960.995509      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  17371904                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         5438                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    11971460.095623                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   25952599.973682                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-1.67772e+07         3771     69.35%     69.35% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-3.35544e+07         1263     23.23%     92.57% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     92.57% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-6.71089e+07          240      4.41%     96.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-8.38861e+07           55      1.01%     98.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.17441e+08           33      0.61%     98.60% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.34218e+08           29      0.53%     99.14% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.14% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.67772e+08            6      0.11%     99.25% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-1.84549e+08           21      0.39%     99.63% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.63% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.18104e+08           12      0.22%     99.85% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.18104e+08-2.34881e+08            5      0.09%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+08-2.68435e+08            1      0.02%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.18767e+08            2      0.04%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           5438                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       11968126.494814      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 651008                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           67859                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       96086.200799                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      95719.115518                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      10206.118037                       # Read request-response latency
system.Lmon0.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-49151           66      0.10%      0.10% # Read request-response latency
system.Lmon0.readLatencyHist::49152-65535            1      0.00%      0.10% # Read request-response latency
system.Lmon0.readLatencyHist::65536-81919           37      0.05%      0.15% # Read request-response latency
system.Lmon0.readLatencyHist::81920-98303        65469     96.48%     96.63% # Read request-response latency
system.Lmon0.readLatencyHist::98304-114687          768      1.13%     97.76% # Read request-response latency
system.Lmon0.readLatencyHist::114688-131071          443      0.65%     98.42% # Read request-response latency
system.Lmon0.readLatencyHist::131072-147455          323      0.48%     98.89% # Read request-response latency
system.Lmon0.readLatencyHist::147456-163839          278      0.41%     99.30% # Read request-response latency
system.Lmon0.readLatencyHist::163840-180223          292      0.43%     99.73% # Read request-response latency
system.Lmon0.readLatencyHist::180224-196607           21      0.03%     99.76% # Read request-response latency
system.Lmon0.readLatencyHist::196608-212991            7      0.01%     99.77% # Read request-response latency
system.Lmon0.readLatencyHist::212992-229375          134      0.20%     99.97% # Read request-response latency
system.Lmon0.readLatencyHist::229376-245759           11      0.02%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::245760-262143            8      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::278528-294911            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             67859                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples               67859                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           801944.517308                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          724658.401162                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             67854     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value             24000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          25352000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 67859                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2543                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         21382160.440425                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        30053362.868320                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2543    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value          111000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       348554000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2543                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 70402                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             772977.372802                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            702210.490565                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 5      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 2      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 4      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 2      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               70386     99.98%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value               24000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            25352000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   70402                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         5438                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.125046                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.330801                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             4758     87.50%     87.50% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              680     12.50%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         5438                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         5438                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            5438    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         5438                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              5438                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            12.476646                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean           12.058657                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            3.152040                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                     1      0.02%      0.02% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                    10      0.18%      0.20% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                    36      0.66%      0.86% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                   209      3.84%      4.71% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                   621     11.42%     16.13% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                1206     22.18%     38.30% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                1455     26.76%     65.06% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                1057     19.44%     84.50% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                 533      9.80%     94.30% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                 215      3.95%     98.25% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                  60      1.10%     99.36% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                  21      0.39%     99.74% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                   7      0.13%     99.87% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                   0      0.00%     99.87% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   2      0.04%     99.91% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   5      0.09%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                5438                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             5438                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.467635                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           1.013773                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   3771     69.35%     69.35% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   1263     23.23%     92.57% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    240      4.41%     96.98% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     55      1.01%     98.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     33      0.61%     98.60% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     29      0.53%     99.14% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                      6      0.11%     99.25% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                     21      0.39%     99.63% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                     12      0.22%     99.85% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      5      0.09%     99.94% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     1      0.02%     99.96% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%     99.96% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     2      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               5438                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        67702                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        67702    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         67702                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2504                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         2504    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2504                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          5438                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     318658330.268481                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    81373526.518345                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07            4      0.07%      0.07% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08           54      0.99%      1.07% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08          222      4.08%      5.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08         1166     21.44%     26.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08         2048     37.66%     64.25% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08         1082     19.90%     84.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08          717     13.18%     97.33% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08           90      1.66%     98.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08           44      0.81%     99.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08            3      0.06%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08            1      0.02%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08            5      0.09%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08            2      0.04%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            5438                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        318626071.550096      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  17331712                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         5438                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    11787863.184994                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   25482015.277930                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-1.67772e+07         3793     69.75%     69.75% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-3.35544e+07         1246     22.91%     92.66% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     92.66% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-6.71089e+07          229      4.21%     96.87% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-8.38861e+07           60      1.10%     97.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     97.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.17441e+08           36      0.66%     98.64% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.34218e+08           29      0.53%     99.17% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.17% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.67772e+08           16      0.29%     99.47% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-1.84549e+08           14      0.26%     99.72% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.72% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.18104e+08            6      0.11%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.18104e+08-2.34881e+08            5      0.09%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+08-2.68435e+08            1      0.02%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-2.85213e+08            2      0.04%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.18767e+08            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           5438                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       11784580.709011      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 641024                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           67702                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       96106.312960                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      95723.066394                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      10452.411374                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535           77      0.11%      0.11% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303        65335     96.50%     96.62% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071         1200      1.77%     98.39% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839          618      0.91%     99.30% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607          305      0.45%     99.75% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375          150      0.22%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143           11      0.02%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911            2      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679            2      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             67702                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               67702                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           803651.649877                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          730309.614846                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              2      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             67696     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value             80000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          19303000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 67702                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2504                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         21734039.936102                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        29666828.763542                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2503     99.96%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           96000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       288356000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2504                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 70206                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             774988.234624                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            708179.241631                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 3      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                5      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               70192     99.98%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value               57000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            19303000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   70206                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         5438                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.129459                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.335739                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             4734     87.05%     87.05% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              704     12.95%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         5438                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         5438                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            5438    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         5438                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              5438                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            12.447591                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            3.173847                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                     2      0.04%      0.04% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                     7      0.13%      0.17% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                    51      0.94%      1.10% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                   226      4.16%      5.26% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                   617     11.35%     16.61% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                1187     21.83%     38.43% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                1408     25.89%     64.33% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                1107     20.36%     84.68% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                 548     10.08%     94.76% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                 186      3.42%     98.18% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                  67      1.23%     99.41% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                  21      0.39%     99.80% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                   3      0.06%     99.85% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                   1      0.02%     99.87% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   2      0.04%     99.91% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   3      0.06%     99.96% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   2      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                5438                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             5438                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.460463                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.995391                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   3793     69.75%     69.75% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   1246     22.91%     92.66% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    229      4.21%     96.87% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     60      1.10%     97.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     36      0.66%     98.64% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     29      0.53%     99.17% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     16      0.29%     99.47% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                     14      0.26%     99.72% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      6      0.11%     99.83% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      5      0.09%     99.93% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     1      0.02%     99.94% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     2      0.04%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               5438                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        67806                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        67806    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         67806                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2556                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2556    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2556                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          5438                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     319147922.030158                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean    308024273.652044                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    81927794.768008                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07            3      0.06%      0.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08           66      1.21%      1.27% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08          197      3.62%      4.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08         1187     21.83%     26.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08         2055     37.79%     64.51% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08         1073     19.73%     84.24% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08          695     12.78%     97.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08          101      1.86%     98.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08           41      0.75%     99.63% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08           13      0.24%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08            1      0.02%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08            5      0.09%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            5438                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        319115526.978905      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  17358336                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         5438                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    12032659.065833                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   27104001.225390                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-1.67772e+07         3778     69.47%     69.47% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-3.35544e+07         1264     23.24%     92.72% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     92.72% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-6.71089e+07          239      4.39%     97.11% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-8.38861e+07           53      0.97%     98.09% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.09% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.17441e+08           25      0.46%     98.55% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.34218e+08           19      0.35%     98.90% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     98.90% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.67772e+08           22      0.40%     99.30% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-1.84549e+08           13      0.24%     99.54% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.54% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.18104e+08            8      0.15%     99.69% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.18104e+08-2.34881e+08            6      0.11%     99.80% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.80% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+08-2.68435e+08            5      0.09%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-2.85213e+08            4      0.07%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.18767e+08            1      0.02%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.18767e+08-3.35544e+08            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           5438                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       12029308.423415      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 654336                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           67806                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       96116.666667                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      95737.598461                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      10346.696639                       # Read request-response latency
system.Lmon2.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-49151           74      0.11%      0.11% # Read request-response latency
system.Lmon2.readLatencyHist::49152-65535            0      0.00%      0.11% # Read request-response latency
system.Lmon2.readLatencyHist::65536-81919           27      0.04%      0.15% # Read request-response latency
system.Lmon2.readLatencyHist::81920-98303        65400     96.45%     96.60% # Read request-response latency
system.Lmon2.readLatencyHist::98304-114687          750      1.11%     97.71% # Read request-response latency
system.Lmon2.readLatencyHist::114688-131071          466      0.69%     98.39% # Read request-response latency
system.Lmon2.readLatencyHist::131072-147455          297      0.44%     98.83% # Read request-response latency
system.Lmon2.readLatencyHist::147456-163839          312      0.46%     99.29% # Read request-response latency
system.Lmon2.readLatencyHist::163840-180223          291      0.43%     99.72% # Read request-response latency
system.Lmon2.readLatencyHist::180224-196607           23      0.03%     99.76% # Read request-response latency
system.Lmon2.readLatencyHist::196608-212991            8      0.01%     99.77% # Read request-response latency
system.Lmon2.readLatencyHist::212992-229375          146      0.22%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::229376-245759            7      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::245760-262143            3      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::262144-278527            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::278528-294911            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             67806                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               67806                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           802411.600743                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          730743.458041                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               2      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             67800     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value             11000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          18828000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 67806                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2556                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         21239688.184664                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        28958787.507556                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2555     99.96%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           89000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       271975000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2556                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 70362                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             773262.854950                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            708501.548151                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 2      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 9      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 4      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                3      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               70341     99.97%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value               11000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            18828000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   70362                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         5438                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.117506                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.322052                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             4799     88.25%     88.25% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              639     11.75%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         5438                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         5438                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            5438    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         5438                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              5438                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            12.466716                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean           12.032871                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            3.197487                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                     1      0.02%      0.02% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                    11      0.20%      0.22% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                    57      1.05%      1.27% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                   195      3.59%      4.85% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                   600     11.03%     15.89% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11                1278     23.50%     39.39% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13                1371     25.21%     64.60% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15                1069     19.66%     84.26% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                 549     10.10%     94.35% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                 226      4.16%     98.51% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                  43      0.79%     99.30% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23                  19      0.35%     99.65% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25                   9      0.17%     99.82% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27                   3      0.06%     99.87% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                   2      0.04%     99.91% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                   4      0.07%     99.98% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                   1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                5438                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             5438                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.470026                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           1.058750                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   3778     69.47%     69.47% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   1264     23.24%     92.72% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    239      4.39%     97.11% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     53      0.97%     98.09% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     25      0.46%     98.55% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     19      0.35%     98.90% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                     22      0.40%     99.30% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                     13      0.24%     99.54% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      8      0.15%     99.69% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      6      0.11%     99.80% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     5      0.09%     99.89% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     4      0.07%     99.96% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     1      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               5438                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        67772                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        67772    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         67772                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2511                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean    255.898447                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   255.435285                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev     5.088817                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             1      0.04%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2510     99.96%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2511                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          5438                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     319006693.637367                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean    307976883.952498                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    81496934.405652                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07            2      0.04%      0.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08           56      1.03%      1.07% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08          217      3.99%      5.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08         1179     21.68%     26.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08         2062     37.92%     64.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08         1053     19.36%     84.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08          711     13.07%     97.09% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08           99      1.82%     98.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08           45      0.83%     99.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08            7      0.13%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08            1      0.02%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08            5      0.09%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            5438                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        318955512.704102      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  17349632                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         5438                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    11806693.637367                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   26283752.051694                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07         5036     92.61%     92.61% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07          246      4.52%     97.13% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08           56      1.03%     98.16% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08           46      0.85%     99.01% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08           16      0.29%     99.30% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08           17      0.31%     99.61% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08           15      0.28%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            2      0.04%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            3      0.06%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           5438                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       11812836.906204      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 642561                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           67772                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       96125.476598                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      95731.397095                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      10441.179635                       # Read request-response latency
system.Lmon3.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-49151           97      0.14%      0.14% # Read request-response latency
system.Lmon3.readLatencyHist::49152-65535            0      0.00%      0.14% # Read request-response latency
system.Lmon3.readLatencyHist::65536-81919           30      0.04%      0.19% # Read request-response latency
system.Lmon3.readLatencyHist::81920-98303        65298     96.35%     96.54% # Read request-response latency
system.Lmon3.readLatencyHist::98304-114687          759      1.12%     97.66% # Read request-response latency
system.Lmon3.readLatencyHist::114688-131071          453      0.67%     98.33% # Read request-response latency
system.Lmon3.readLatencyHist::131072-147455          322      0.48%     98.80% # Read request-response latency
system.Lmon3.readLatencyHist::147456-163839          324      0.48%     99.28% # Read request-response latency
system.Lmon3.readLatencyHist::163840-180223          302      0.45%     99.72% # Read request-response latency
system.Lmon3.readLatencyHist::180224-196607           31      0.05%     99.77% # Read request-response latency
system.Lmon3.readLatencyHist::196608-212991            6      0.01%     99.78% # Read request-response latency
system.Lmon3.readLatencyHist::212992-229375          141      0.21%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::229376-245759            4      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::245760-262143            3      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::262144-278527            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::278528-294911            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             67772                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon3.ittReadRead::samples               67772                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           802736.543115                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          728337.003466                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               3      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              3      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             67761     99.98%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value             24000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          26657000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 67772                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2511                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         21662742.731979                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        30158565.910428                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2511    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value          101000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       293130000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2511                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 70283                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             773944.581193                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            703301.687682                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 3      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 4      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 3      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 2      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                4      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               70262     99.97%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value               24000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            17809000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   70283                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         5438                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.114564                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.318525                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             4815     88.54%     88.54% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              623     11.46%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         5438                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         5438                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            5438    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         5438                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              5438                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            12.461199                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean           12.029550                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            3.187516                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                     1      0.02%      0.02% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                    10      0.18%      0.20% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                    51      0.94%      1.14% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                   206      3.79%      4.93% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                   614     11.29%     16.22% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                1217     22.38%     38.60% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13                1401     25.76%     64.36% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                1081     19.88%     84.24% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                 572     10.52%     94.76% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                 188      3.46%     98.22% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                  61      1.12%     99.34% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                  21      0.39%     99.72% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                   7      0.13%     99.85% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                   2      0.04%     99.89% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   0      0.00%     99.89% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   5      0.09%     99.98% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                5438                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             5438                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.461199                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           1.026709                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   3799     69.86%     69.86% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   1237     22.75%     92.61% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    246      4.52%     97.13% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     56      1.03%     98.16% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     27      0.50%     98.66% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     19      0.35%     99.01% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                     16      0.29%     99.30% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                     17      0.31%     99.61% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                     13      0.24%     99.85% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      2      0.04%     99.89% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     2      0.04%     99.93% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%     99.93% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     2      0.04%     99.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     1      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               5438                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       281665                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       281665    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         281665                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        10114                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.974787                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.859682                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.535588                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        10113     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         10114                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           5438                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      1276215079.073189                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     1241865235.903582                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     289123827.979884                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08            3      0.06%      0.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08           28      0.51%      0.57% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08          190      3.49%      4.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09          962     17.69%     21.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09         2119     38.97%     60.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09         1500     27.58%     88.30% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09          512      9.42%     97.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09           89      1.64%     99.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09           22      0.40%     99.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09            6      0.11%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09            1      0.02%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09            5      0.09%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             5438                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         1276062072.228613      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   69411584                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          5438                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     47598675.983818                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    86745681.056683                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-6.71089e+07         4438     81.61%     81.61% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.34218e+08          771     14.18%     95.79% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.01327e+08           66      1.21%     97.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.68435e+08           29      0.53%     97.54% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.35544e+08           24      0.44%     97.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-4.02653e+08           16      0.29%     98.27% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.69762e+08           19      0.35%     98.62% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.36871e+08           13      0.24%     98.86% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.0398e+08           18      0.33%     99.19% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.71089e+08           22      0.40%     99.60% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-7.38198e+08           11      0.20%     99.80% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::7.38198e+08-8.05306e+08            6      0.11%     99.91% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-8.72415e+08            1      0.02%     99.93% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.72415e+08-9.39524e+08            1      0.02%     99.94% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.00663e+09            2      0.04%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.14085e+09-1.20796e+09            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            5438                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        47594852.533444      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2588929                       # Number of bytes written
system.Hmon.readLatencyHist::samples           271139                       # Read request-response latency
system.Hmon.readLatencyHist::mean        105310.475439                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       104915.702932                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       10860.544005                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535          314      0.12%      0.12% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303          133      0.05%      0.16% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071       265394     97.88%     98.05% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839         2615      0.96%     99.01% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607         1883      0.69%     99.70% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375          182      0.07%     99.77% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143          588      0.22%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911           24      0.01%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679            3      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447            2      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             271139                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20000                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20000.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-1023                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::1024-2047             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-3071             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::3072-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-5119             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::5120-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-7167             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::7168-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-9215             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::11264-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-13311            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::13312-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-15359            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::15360-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-17407            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::17408-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-19455            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::19456-20479            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               281665                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            193166.777910                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           268303.248593                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                12      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                  5690      2.02%      2.02% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000              5680      2.02%      4.04% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000             4892      1.74%      5.78% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000             7523      2.67%      8.45% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000             5280      1.87%     10.32% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000             5496      1.95%     12.27% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000             4684      1.66%     13.94% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000             5787      2.05%     15.99% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000             4406      1.56%     17.56% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000             4495      1.60%     19.15% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             4297      1.53%     20.68% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             4535      1.61%     22.29% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             5037      1.79%     24.08% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             4158      1.48%     25.55% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             5196      1.84%     27.40% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             4150      1.47%     28.87% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             4718      1.68%     30.55% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             4005      1.42%     31.97% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             4804      1.71%     33.67% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            3957      1.40%     35.08% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             182863     64.92%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                  0                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value           13439500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 281665                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              10114                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          5378203.183706                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         7509512.837271                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            118      1.17%      1.17% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             28      0.28%      1.44% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             26      0.26%      1.70% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             24      0.24%      1.94% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             26      0.26%      2.19% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             29      0.29%      2.48% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             29      0.29%      2.77% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             19      0.19%      2.96% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             23      0.23%      3.18% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             20      0.20%      3.38% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             21      0.21%      3.59% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             30      0.30%      3.89% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             30      0.30%      4.18% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             30      0.30%      4.48% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             22      0.22%      4.70% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             18      0.18%      4.87% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            24      0.24%      5.11% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows             9597     94.89%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         84545000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                10114                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 291779                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              186425.846274                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             263141.059959                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                  12      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                    5936      2.03%      2.04% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                5869      2.01%      4.05% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000               5115      1.75%      5.80% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               8546      2.93%      8.73% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000               5675      1.94%     10.68% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000               5879      2.01%     12.69% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               5040      1.73%     14.42% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000               6334      2.17%     16.59% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000               4973      1.70%     18.29% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               4848      1.66%     19.96% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000               4653      1.59%     21.55% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               5046      1.73%     23.28% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               5297      1.82%     25.10% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               4540      1.56%     26.65% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               7665      2.63%     29.28% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               4323      1.48%     30.76% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               4918      1.69%     32.45% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               4254      1.46%     33.90% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               4970      1.70%     35.61% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              4201      1.44%     37.05% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               183685     62.95%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value             10928500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   291779                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         5438                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.534939                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.686031                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              3078     56.60%     56.60% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1              1863     34.26%     90.86% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2               447      8.22%     99.08% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                48      0.88%     99.96% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 2      0.04%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          5438                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         5438                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             5438    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         5438                       # Outstanding write transactions
system.Hmon.readTransHist::samples               5438                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             51.787790                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean            50.429684                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            11.496896                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                      1      0.02%      0.02% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                    10      0.18%      0.20% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                   32      0.59%      0.79% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                  126      2.32%      3.11% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                  540      9.93%     13.04% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                 1201     22.09%     35.12% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                 1574     28.94%     64.07% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                 1196     21.99%     86.06% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                  552     10.15%     96.21% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                  140      2.57%     98.79% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                   40      0.74%     99.52% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                   14      0.26%     99.78% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                   5      0.09%     99.87% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                  1      0.02%     99.89% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  1      0.02%     99.91% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  4      0.07%     99.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  1      0.02%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 5438                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              5438                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             1.859323                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            3.388503                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                  4949     91.01%     91.01% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                   326      5.99%     97.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                   35      0.64%     97.65% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                  34      0.63%     98.27% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                  27      0.50%     98.77% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                  23      0.42%     99.19% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                  26      0.48%     99.67% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                  13      0.24%     99.91% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                   2      0.04%     99.94% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                   2      0.04%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   0      0.00%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   1      0.02%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                5438                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     6774203                       # DTB read hits
system.cpu0.dtb.read_misses                    184651                       # DTB read misses
system.cpu0.dtb.write_hits                    1729064                       # DTB write hits
system.cpu0.dtb.write_misses                       64                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                    12                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 6958854                       # DTB read accesses
system.cpu0.dtb.write_accesses                1729128                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                          8503267                       # DTB hits
system.cpu0.dtb.misses                         184715                       # DTB misses
system.cpu0.dtb.accesses                      8687982                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    25843496                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                25843496                       # ITB inst accesses
system.cpu0.itb.hits                         25843496                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     25843496                       # DTB accesses
system.cpu0.numCycles                       108134835                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   23463716                       # Number of instructions committed
system.cpu0.committedOps                     23928716                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             20117956                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                     180340                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      2720499                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    20117956                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads           30316651                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          14861705                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads            92043149                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           13379508                       # number of times the CC registers were written
system.cpu0.num_mem_refs                      8523891                       # number of memory refs
system.cpu0.num_load_insts                    6774807                       # Number of load instructions
system.cpu0.num_store_insts                   1749084                       # Number of store instructions
system.cpu0.num_idle_cycles              679813.152465                       # Number of idle cycles
system.cpu0.num_busy_cycles              107455021.847535                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.993713                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.006287                       # Percentage of idle cycles
system.cpu0.Branches                          3527696                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 15425677     64.41%     64.41% # Class of executed instruction
system.cpu0.op_class::IntMult                     401      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                28      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     64.41% # Class of executed instruction
system.cpu0.op_class::MemRead                 6774807     28.29%     92.70% # Class of executed instruction
system.cpu0.op_class::MemWrite                1749084      7.30%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  23949997                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      21                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             4160                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           25968946                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             4160                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6242.535096                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         51691152                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        51691152                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     25839336                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       25839336                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     25839336                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        25839336                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     25839336                       # number of overall hits
system.cpu0.icache.overall_hits::total       25839336                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         4160                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4160                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         4160                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4160                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         4160                       # number of overall misses
system.cpu0.icache.overall_misses::total         4160                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    194796000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    194796000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    194796000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    194796000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    194796000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    194796000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     25843496                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     25843496                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     25843496                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     25843496                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     25843496                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     25843496                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000161                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000161                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000161                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000161                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000161                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000161                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 46825.961538                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46825.961538                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 46825.961538                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46825.961538                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 46825.961538                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46825.961538                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         4160                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         4160                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         4160                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         4160                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         4160                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         4160                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    186193000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    186193000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    186193000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    186193000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    186193000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    186193000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000161                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000161                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000161                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000161                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000161                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000161                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 44757.932692                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 44757.932692                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 44757.932692                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 44757.932692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 44757.932692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 44757.932692                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               315                       # Number of times sendTimingReq failed
system.cpu0.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu0.dcache.tags.replacements           184701                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          249.650483                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4213026                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           184701                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.809979                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   249.650483                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.975197                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.975197                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          237                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17259185                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17259185                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data      6487275                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6487275                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      1651052                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1651052                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          169                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          169                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data        39939                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        39939                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data        27740                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27740                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data      8138327                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8138327                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data      8138496                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8138496                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       244551                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       244551                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        40275                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        40275                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           75                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           75                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data         2175                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2175                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data         9951                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         9951                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       284826                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        284826                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       284901                       # number of overall misses
system.cpu0.dcache.overall_misses::total       284901                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data  11308834174                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11308834174                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data   1978862406                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1978862406                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data     83125384                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     83125384                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data    247719493                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    247719493                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data       527500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       527500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data  13287696580                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13287696580                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data  13287696580                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13287696580                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data      6731826                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      6731826                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      1691327                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1691327                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          244                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          244                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data        42114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        42114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data        37691                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        37691                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data      8423153                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8423153                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data      8423397                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8423397                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.036328                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036328                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.023813                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.023813                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.307377                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.307377                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.051646                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.051646                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.264015                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.264015                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.033815                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.033815                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.033823                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.033823                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 46243.254675                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46243.254675                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 49133.765512                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49133.765512                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 38218.567356                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 38218.567356                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 24893.929555                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 24893.929555                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 46651.979033                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46651.979033                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 46639.697930                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46639.697930                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16969                       # number of writebacks
system.cpu0.dcache.writebacks::total            16969                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           66                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           66                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       244551                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       244551                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        40275                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        40275                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           75                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           75                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data         2109                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         2109                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data         9939                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         9939                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       284826                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       284826                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       284901                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       284901                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data  10817744476                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10817744476                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data   1898223592                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1898223592                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      3744001                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      3744001                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data     75069613                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     75069613                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data    228006507                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    228006507                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data       355500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       355500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data  12715968068                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12715968068                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data  12719712069                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12719712069                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data       626491                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       626491                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       289000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       289000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data       915491                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       915491                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.036328                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.036328                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.023813                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023813                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.307377                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.307377                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.050078                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.050078                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.263697                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.263697                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.033815                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.033815                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.033823                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.033823                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 44235.126726                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 44235.126726                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 47131.560323                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47131.560323                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 49920.013333                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 49920.013333                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 35594.885254                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35594.885254                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 22940.588289                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 22940.588289                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 44644.688575                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 44644.688575                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 44646.077301                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 44646.077301                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry             10536                       # Number of times sendTimingReq failed
system.cpu0.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     6804183                       # DTB read hits
system.cpu1.dtb.read_misses                    184351                       # DTB read misses
system.cpu1.dtb.write_hits                    1725819                       # DTB write hits
system.cpu1.dtb.write_misses                       71                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 6988534                       # DTB read accesses
system.cpu1.dtb.write_accesses                1725890                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          8530002                       # DTB hits
system.cpu1.dtb.misses                         184422                       # DTB misses
system.cpu1.dtb.accesses                      8714424                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    25964047                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                25964047                       # ITB inst accesses
system.cpu1.itb.hits                         25964047                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     25964047                       # DTB accesses
system.cpu1.numCycles                       108790281                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   23586653                       # Number of instructions committed
system.cpu1.committedOps                     24050402                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             20199937                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                     178997                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      2746552                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    20199937                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads           30396173                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          14909008                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads            92496159                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           13484273                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      8550044                       # number of memory refs
system.cpu1.num_load_insts                    6804592                       # Number of load instructions
system.cpu1.num_store_insts                   1745452                       # Number of store instructions
system.cpu1.num_idle_cycles               5906.051294                       # Number of idle cycles
system.cpu1.num_busy_cycles              108784374.948706                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999946                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000054                       # Percentage of idle cycles
system.cpu1.Branches                          3559209                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 15520716     64.48%     64.48% # Class of executed instruction
system.cpu1.op_class::IntMult                     322      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     64.48% # Class of executed instruction
system.cpu1.op_class::MemRead                 6804592     28.27%     92.75% # Class of executed instruction
system.cpu1.op_class::MemWrite                1745452      7.25%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  24071083                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      38                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             3794                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           26068738                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3794                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6871.043226                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         51931888                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        51931888                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     25960252                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       25960252                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     25960252                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        25960252                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     25960252                       # number of overall hits
system.cpu1.icache.overall_hits::total       25960252                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         3795                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3795                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         3795                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3795                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         3795                       # number of overall misses
system.cpu1.icache.overall_misses::total         3795                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    146869578                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    146869578                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    146869578                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    146869578                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    146869578                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    146869578                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     25964047                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     25964047                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     25964047                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     25964047                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     25964047                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     25964047                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000146                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000146                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000146                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000146                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000146                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000146                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 38700.811067                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 38700.811067                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 38700.811067                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 38700.811067                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 38700.811067                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 38700.811067                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         3795                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3795                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         3795                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3795                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         3795                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3795                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst    139037422                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    139037422                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst    139037422                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    139037422                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst    139037422                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    139037422                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000146                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000146                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000146                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000146                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000146                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000146                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 36637.001845                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 36637.001845                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 36637.001845                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 36637.001845                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 36637.001845                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 36637.001845                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               263                       # Number of times sendTimingReq failed
system.cpu1.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dcache.tags.replacements           184107                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          249.378083                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12270383                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           184107                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            66.648107                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   249.378083                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.974133                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.974133                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          248                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17317036                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17317036                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data      6515539                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        6515539                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      1642607                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1642607                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          138                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          138                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data        39911                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        39911                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data        27653                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        27653                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data      8158146                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8158146                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data      8158284                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8158284                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       246323                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       246323                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        45515                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        45515                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           78                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           78                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data         2180                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2180                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data         9985                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         9985                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       291838                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        291838                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       291916                       # number of overall misses
system.cpu1.dcache.overall_misses::total       291916                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data  11402327387                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11402327387                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   2072257404                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2072257404                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data     83871381                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     83871381                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data    255149490                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    255149490                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data       668000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       668000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data  13474584791                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13474584791                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data  13474584791                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13474584791                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data      6761862                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6761862                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      1688122                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1688122                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          216                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          216                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data        42091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        42091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data        37638                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        37638                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data      8449984                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8449984                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data      8450200                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8450200                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.036428                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.036428                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.026962                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.026962                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.361111                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.361111                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.051793                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.051793                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.265290                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.265290                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.034537                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.034537                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.034545                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.034545                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 46290.145001                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 46290.145001                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 45529.109173                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 45529.109173                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 38473.110550                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38473.110550                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 25553.278918                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 25553.278918                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 46171.453995                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 46171.453995                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 46159.116975                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 46159.116975                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        16824                       # number of writebacks
system.cpu1.dcache.writebacks::total            16824                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           65                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           65                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       246323                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       246323                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        45515                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        45515                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           78                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           78                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data         2115                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2115                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data         9979                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         9979                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       291838                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       291838                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       291916                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       291916                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data  10907922181                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10907922181                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   1981140584                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1981140584                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      5295004                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      5295004                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data     74759611                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     74759611                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data    235383510                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    235383510                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data       466000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       466000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data  12889062765                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12889062765                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data  12894357769                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  12894357769                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data       465495                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       465495                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data       222500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       222500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data       687995                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       687995                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.036428                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036428                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.026962                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026962                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.361111                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.361111                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.050248                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.050248                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.265131                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.265131                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.034537                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.034537                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.034545                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.034545                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 44283.003134                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 44283.003134                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 43527.201670                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 43527.201670                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 67884.666667                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 67884.666667                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 35347.333806                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35347.333806                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 23587.885560                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 23587.885560                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 44165.128479                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 44165.128479                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 44171.466343                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 44171.466343                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry             10479                       # Number of times sendTimingReq failed
system.cpu1.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     6779120                       # DTB read hits
system.cpu2.dtb.read_misses                    178558                       # DTB read misses
system.cpu2.dtb.write_hits                    1699259                       # DTB write hits
system.cpu2.dtb.write_misses                       68                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 6957678                       # DTB read accesses
system.cpu2.dtb.write_accesses                1699327                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          8478379                       # DTB hits
system.cpu2.dtb.misses                         178626                       # DTB misses
system.cpu2.dtb.accesses                      8657005                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    25895091                       # ITB inst hits
system.cpu2.itb.inst_misses                        18                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                25895109                       # ITB inst accesses
system.cpu2.itb.hits                         25895091                       # DTB hits
system.cpu2.itb.misses                             18                       # DTB misses
system.cpu2.itb.accesses                     25895109                       # DTB accesses
system.cpu2.numCycles                       108100453                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   23577545                       # Number of instructions committed
system.cpu2.committedOps                     24043894                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             20146504                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu2.num_func_calls                     179465                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      2775369                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    20146504                       # number of integer instructions
system.cpu2.num_fp_insts                           64                       # number of float instructions
system.cpu2.num_int_register_reads           30205329                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          14823333                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads            92408772                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           13565313                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      8500337                       # number of memory refs
system.cpu2.num_load_insts                    6779815                       # Number of load instructions
system.cpu2.num_store_insts                   1720522                       # Number of store instructions
system.cpu2.num_idle_cycles              1181253.697806                       # Number of idle cycles
system.cpu2.num_busy_cycles              106919199.302194                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.989073                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.010927                       # Percentage of idle cycles
system.cpu2.Branches                          3595360                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 15565772     64.68%     64.68% # Class of executed instruction
system.cpu2.op_class::IntMult                     408      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 8      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     64.68% # Class of executed instruction
system.cpu2.op_class::MemRead                 6779815     28.17%     92.85% # Class of executed instruction
system.cpu2.op_class::MemWrite                1720522      7.15%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  24066525                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      30                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             4194                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           25945239                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4194                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          6186.275393                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         51794376                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        51794376                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     25890897                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       25890897                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     25890897                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        25890897                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     25890897                       # number of overall hits
system.cpu2.icache.overall_hits::total       25890897                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         4194                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4194                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         4194                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4194                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         4194                       # number of overall misses
system.cpu2.icache.overall_misses::total         4194                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    208863314                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    208863314                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    208863314                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    208863314                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    208863314                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    208863314                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     25895091                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     25895091                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     25895091                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     25895091                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     25895091                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     25895091                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000162                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000162                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000162                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000162                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000162                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000162                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 49800.504053                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49800.504053                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 49800.504053                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49800.504053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 49800.504053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49800.504053                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         4194                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         4194                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         4194                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         4194                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         4194                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         4194                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    200069686                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    200069686                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    200069686                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    200069686                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    200069686                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    200069686                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000162                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000162                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000162                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000162                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000162                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000162                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 47703.787792                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 47703.787792                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 47703.787792                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 47703.787792                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 47703.787792                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 47703.787792                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               364                       # Number of times sendTimingReq failed
system.cpu2.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dcache.tags.replacements           179072                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          249.199836                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            4330867                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           179072                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            24.185060                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   249.199836                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.973437                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.973437                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          225                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         17208755                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        17208755                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data      6495694                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        6495694                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      1617686                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1617686                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data          215                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          215                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data        39542                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        39542                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data        27258                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        27258                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data      8113380                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8113380                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data      8113595                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8113595                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       241414                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       241414                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        44361                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        44361                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          103                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          103                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data         2134                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2134                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data         9900                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         9900                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       285775                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        285775                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       285878                       # number of overall misses
system.cpu2.dcache.overall_misses::total       285878                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data  11079994678                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  11079994678                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data   2022903408                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2022903408                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data     81722872                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     81722872                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data    251988994                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    251988994                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data       626000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       626000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data  13102898086                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13102898086                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data  13102898086                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13102898086                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data      6737108                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      6737108                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      1662047                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1662047                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          318                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          318                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data        41676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        41676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data        37158                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        37158                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data      8399155                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8399155                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data      8399473                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8399473                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.035833                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.035833                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.026691                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.026691                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.323899                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.323899                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.051205                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.051205                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.266430                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.266430                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.034024                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.034024                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.034035                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.034035                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 45896.239149                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 45896.239149                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 45600.942449                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 45600.942449                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 38295.628866                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 38295.628866                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 25453.433737                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 25453.433737                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 45850.400091                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 45850.400091                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 45833.880487                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 45833.880487                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        15929                       # number of writebacks
system.cpu2.dcache.writebacks::total            15929                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           81                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           81                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       241414                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       241414                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        44361                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        44361                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          103                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          103                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data         2053                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         2053                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data         9886                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         9886                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       285775                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       285775                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       285878                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       285878                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data  10595168012                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  10595168012                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data   1934093590                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1934093590                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      5503500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      5503500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data     73018624                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     73018624                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data    232411006                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    232411006                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data       426000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       426000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data  12529261602                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  12529261602                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data  12534765102                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  12534765102                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       587987                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       587987                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data       309000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       309000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data       896987                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       896987                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.035833                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.035833                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.026691                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026691                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.323899                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.323899                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.049261                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.049261                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.266053                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.266053                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.034024                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.034024                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.034035                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.034035                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 43887.960151                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 43887.960151                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 43598.962828                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 43598.962828                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 53432.038835                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 53432.038835                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 35566.792012                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35566.792012                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 23509.104390                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 23509.104390                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 43843.098948                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 43843.098948                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 43846.553782                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 43846.553782                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry             10597                       # Number of times sendTimingReq failed
system.cpu2.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     6811602                       # DTB read hits
system.cpu3.dtb.read_misses                    183291                       # DTB read misses
system.cpu3.dtb.write_hits                    1713660                       # DTB write hits
system.cpu3.dtb.write_misses                       63                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 6994893                       # DTB read accesses
system.cpu3.dtb.write_accesses                1713723                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          8525262                       # DTB hits
system.cpu3.dtb.misses                         183354                       # DTB misses
system.cpu3.dtb.accesses                      8708616                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    25990280                       # ITB inst hits
system.cpu3.itb.inst_misses                        12                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                25990292                       # ITB inst accesses
system.cpu3.itb.hits                         25990280                       # DTB hits
system.cpu3.itb.misses                             12                       # DTB misses
system.cpu3.itb.accesses                     25990292                       # DTB accesses
system.cpu3.numCycles                       108112848                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   23630332                       # Number of instructions committed
system.cpu3.committedOps                     24089064                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             20213268                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu3.num_func_calls                     178362                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      2762104                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    20213268                       # number of integer instructions
system.cpu3.num_fp_insts                           64                       # number of float instructions
system.cpu3.num_int_register_reads           30368215                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          14905142                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads            92635527                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           13539199                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      8545473                       # number of memory refs
system.cpu3.num_load_insts                    6812003                       # Number of load instructions
system.cpu3.num_store_insts                   1733470                       # Number of store instructions
system.cpu3.num_idle_cycles              742832.172737                       # Number of idle cycles
system.cpu3.num_busy_cycles              107370015.827263                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.993129                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.006871                       # Percentage of idle cycles
system.cpu3.Branches                          3578143                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 15564010     64.55%     64.55% # Class of executed instruction
system.cpu3.op_class::IntMult                     360      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 8      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     64.56% # Class of executed instruction
system.cpu3.op_class::MemRead                 6812003     28.25%     92.81% # Class of executed instruction
system.cpu3.op_class::MemWrite                1733470      7.19%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  24109851                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      21                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             3691                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           25998328                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3691                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          7043.708480                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         51984251                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        51984251                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     25986589                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       25986589                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     25986589                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        25986589                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     25986589                       # number of overall hits
system.cpu3.icache.overall_hits::total       25986589                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         3691                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3691                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         3691                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3691                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         3691                       # number of overall misses
system.cpu3.icache.overall_misses::total         3691                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst    151530035                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    151530035                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst    151530035                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    151530035                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst    151530035                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    151530035                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     25990280                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     25990280                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     25990280                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     25990280                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     25990280                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     25990280                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000142                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000142                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000142                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000142                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000142                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000142                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 41053.924411                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 41053.924411                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 41053.924411                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 41053.924411                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 41053.924411                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 41053.924411                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         3691                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3691                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         3691                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3691                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         3691                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3691                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst    143842965                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    143842965                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst    143842965                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    143842965                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst    143842965                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    143842965                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 38971.272013                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 38971.272013                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 38971.272013                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 38971.272013                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 38971.272013                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 38971.272013                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               275                       # Number of times sendTimingReq failed
system.cpu3.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dcache.tags.replacements           183971                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          249.572448                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            8069762                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           183971                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            43.864316                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   249.572448                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.974892                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.974892                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          228                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          227                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         17300622                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        17300622                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data      6527158                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        6527158                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      1634980                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1634980                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data          113                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total          113                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data        39578                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        39578                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data        27231                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        27231                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data      8162138                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8162138                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data      8162251                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8162251                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       242520                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       242520                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        41325                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        41325                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data           86                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           86                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data         2130                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2130                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data        10064                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        10064                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       283845                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        283845                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       283931                       # number of overall misses
system.cpu3.dcache.overall_misses::total       283931                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data  11127928786                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  11127928786                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data   2050848907                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2050848907                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data     79424380                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     79424380                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data    256226492                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    256226492                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data       795500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       795500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data  13178777693                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  13178777693                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data  13178777693                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  13178777693                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data      6769678                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      6769678                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      1676305                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1676305                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          199                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          199                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data        41708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        41708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data        37295                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        37295                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data      8445983                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8445983                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data      8446182                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8446182                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.035824                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.035824                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.024652                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.024652                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.432161                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.432161                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.051069                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.051069                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.269849                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.269849                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.033607                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.033607                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.033616                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.033616                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 45884.581832                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 45884.581832                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 49627.317774                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 49627.317774                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 37288.441315                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 37288.441315                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 25459.707075                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 25459.707075                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 46429.486843                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 46429.486843                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 46415.423793                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 46415.423793                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        17217                       # number of writebacks
system.cpu3.dcache.writebacks::total            17217                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           77                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           77                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       242520                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       242520                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        41325                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        41325                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data           86                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           86                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data         2053                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         2053                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data        10045                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        10045                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       283845                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       283845                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       283931                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       283931                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data  10640974900                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  10640974900                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data   1968114085                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1968114085                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      3493500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      3493500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data     71752118                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     71752118                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data    236314508                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    236314508                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data       609500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       609500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data  12609088985                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  12609088985                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data  12612582485                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  12612582485                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data       602491                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       602491                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data       204500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       204500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data       806991                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       806991                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.035824                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.035824                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.024652                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.024652                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.432161                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.432161                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.049223                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.049223                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.269339                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.269339                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.033607                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.033607                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.033616                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.033616                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 43876.690170                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 43876.690170                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 47625.265215                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 47625.265215                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 40622.093023                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 40622.093023                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 34949.886995                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34949.886995                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 23525.585665                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 23525.585665                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 44422.445296                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 44422.445296                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 44421.294205                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 44421.294205                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry             10485                       # Number of times sendTimingReq failed
system.cpu3.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                         130                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                        126                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                     130                       # DTB read accesses
system.cpu4.dtb.write_accesses                    126                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                              256                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                          256                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                         574                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                     574                       # ITB inst accesses
system.cpu4.itb.hits                              574                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                          574                       # DTB accesses
system.cpu4.numCycles                      2100015123                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                        562                       # Number of instructions committed
system.cpu4.committedOps                          742                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                  684                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                         64                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts           50                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                         684                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads               1148                       # number of times the integer registers were read
system.cpu4.num_int_register_writes               496                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads                2686                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes                174                       # number of times the CC registers were written
system.cpu4.num_mem_refs                          268                       # number of memory refs
system.cpu4.num_load_insts                        136                       # Number of load instructions
system.cpu4.num_store_insts                       132                       # Number of store instructions
system.cpu4.num_idle_cycles              2099980570.036386                       # Number of idle cycles
system.cpu4.num_busy_cycles              34552.963614                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.000016                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.999984                       # Percentage of idle cycles
system.cpu4.Branches                              116                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                      490     64.64%     64.64% # Class of executed instruction
system.cpu4.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::MemRead                     136     17.94%     82.59% # Class of executed instruction
system.cpu4.op_class::MemWrite                    132     17.41%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                       758                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             1148                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            1148                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst          574                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total            574                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst          574                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total             574                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst          574                       # number of overall hits
system.cpu4.icache.overall_hits::total            574                       # number of overall hits
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst          574                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total          574                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst          574                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total          574                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst          574                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total          574                       # number of overall (read+write) accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu4.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          177.657920                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   177.657920                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.693976                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.693976                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          177                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          177                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses              519                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses             519                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data          117                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total            117                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data          120                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           120                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data            4                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            4                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data            4                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data            4                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data          237                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total             237                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data          241                       # number of overall hits
system.cpu4.dcache.overall_hits::total            241                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data            5                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total            5                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data            2                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data            7                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total             7                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data            7                       # number of overall misses
system.cpu4.dcache.overall_misses::total            7                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data        29000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total        29000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data         8000                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total         8000                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data        37000                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total        37000                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data        37000                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total        37000                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data          122                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total          122                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data          122                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          122                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data          244                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total          244                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data          248                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total          248                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.040984                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.040984                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.016393                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.028689                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.028689                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.028226                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.028226                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data         5800                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total         5800                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data         4000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total         4000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data  5285.714286                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total  5285.714286                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data  5285.714286                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total  5285.714286                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data            5                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total            5                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data            2                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data            7                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data            7                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data        19000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total        19000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data         4000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total         4000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data        23000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total        23000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data        23000                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total        23000                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.040984                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.040984                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.028689                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.028689                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.028226                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.028226                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data         3800                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total         3800                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data         2000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total         2000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data  3285.714286                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total  3285.714286                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data  3285.714286                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total  3285.714286                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu4.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                         130                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                        126                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                     130                       # DTB read accesses
system.cpu5.dtb.write_accesses                    126                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                              256                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                          256                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                         574                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                     574                       # ITB inst accesses
system.cpu5.itb.hits                              574                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                          574                       # DTB accesses
system.cpu5.numCycles                       499909051                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                        562                       # Number of instructions committed
system.cpu5.committedOps                          742                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                  684                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                         64                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts           50                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                         684                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads               1148                       # number of times the integer registers were read
system.cpu5.num_int_register_writes               496                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads                2686                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes                174                       # number of times the CC registers were written
system.cpu5.num_mem_refs                          268                       # number of memory refs
system.cpu5.num_load_insts                        136                       # Number of load instructions
system.cpu5.num_store_insts                       132                       # Number of store instructions
system.cpu5.num_idle_cycles              499900058.267498                       # Number of idle cycles
system.cpu5.num_busy_cycles               8992.732502                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.000018                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.999982                       # Percentage of idle cycles
system.cpu5.Branches                              116                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                      490     64.64%     64.64% # Class of executed instruction
system.cpu5.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::MemRead                     136     17.94%     82.59% # Class of executed instruction
system.cpu5.op_class::MemWrite                    132     17.41%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                       758                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements                1                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                176                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs                  176                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             1149                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            1149                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst          573                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total            573                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst          573                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total             573                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst          573                       # number of overall hits
system.cpu5.icache.overall_hits::total            573                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst            1                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst            1                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total             1                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst            1                       # number of overall misses
system.cpu5.icache.overall_misses::total            1                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst        13000                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total        13000                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst        13000                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total        13000                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst        13000                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total        13000                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst          574                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total          574                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst          574                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total          574                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst          574                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total          574                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.001742                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.001742                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.001742                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.001742                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.001742                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.001742                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst        13000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total        13000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst        13000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total        13000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst        13000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total        13000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst            1                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst            1                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst            1                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst        11000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total        11000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst        11000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total        11000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst        11000                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total        11000                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.001742                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.001742                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.001742                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.001742                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.001742                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.001742                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst        11000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total        11000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst        11000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total        11000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst        11000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total        11000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu5.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          193.807589                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   193.807589                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.757061                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.757061                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          193                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          193                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.753906                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses              519                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses             519                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data          115                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total            115                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data          120                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           120                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data            4                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            4                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data            4                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data            4                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data          235                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total             235                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data          239                       # number of overall hits
system.cpu5.dcache.overall_hits::total            239                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data            7                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total            7                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data            2                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data            9                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total             9                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data            9                       # number of overall misses
system.cpu5.dcache.overall_misses::total            9                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data        75998                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total        75998                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data        43000                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total        43000                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data       118998                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total       118998                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data       118998                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total       118998                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data          122                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total          122                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data          122                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          122                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data          244                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total          244                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data          248                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total          248                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.057377                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.057377                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.016393                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.036885                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.036885                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.036290                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.036290                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 10856.857143                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 10856.857143                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data        21500                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total        21500                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data        13222                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total        13222                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data        13222                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total        13222                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data            7                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data            2                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data            9                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total            9                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data            9                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total            9                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data        61002                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total        61002                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data        39000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total        39000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data       100002                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total       100002                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data       100002                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total       100002                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.057377                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.057377                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.036885                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.036885                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.036290                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.036290                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data  8714.571429                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  8714.571429                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data        19500                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        19500                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 11111.333333                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 11111.333333                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 11111.333333                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 11111.333333                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu5.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                         130                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                        126                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                     130                       # DTB read accesses
system.cpu6.dtb.write_accesses                    126                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              256                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          256                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                         574                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                     574                       # ITB inst accesses
system.cpu6.itb.hits                              574                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                          574                       # DTB accesses
system.cpu6.numCycles                      2100015612                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                        562                       # Number of instructions committed
system.cpu6.committedOps                          742                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                  684                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                         64                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts           50                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                         684                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads               1148                       # number of times the integer registers were read
system.cpu6.num_int_register_writes               496                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                2686                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                174                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          268                       # number of memory refs
system.cpu6.num_load_insts                        136                       # Number of load instructions
system.cpu6.num_store_insts                       132                       # Number of store instructions
system.cpu6.num_idle_cycles              2099979225.211409                       # Number of idle cycles
system.cpu6.num_busy_cycles              36386.788591                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000017                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.999983                       # Percentage of idle cycles
system.cpu6.Branches                              116                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      490     64.64%     64.64% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::MemRead                     136     17.94%     82.59% # Class of executed instruction
system.cpu6.op_class::MemWrite                    132     17.41%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                       758                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             1148                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            1148                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst          574                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            574                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst          574                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             574                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst          574                       # number of overall hits
system.cpu6.icache.overall_hits::total            574                       # number of overall hits
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst          574                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          574                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst          574                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          574                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst          574                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          574                       # number of overall (read+write) accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          170.667519                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   170.667519                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.666670                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.666670                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          170                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          170                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses              519                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses             519                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data          115                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            115                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data          120                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           120                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            4                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            4                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            4                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            4                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          235                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             235                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          239                       # number of overall hits
system.cpu6.dcache.overall_hits::total            239                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data            7                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total            7                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            2                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data            9                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total             9                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data            9                       # number of overall misses
system.cpu6.dcache.overall_misses::total            9                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data        78499                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total        78499                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data        43000                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total        43000                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data       121499                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total       121499                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data       121499                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total       121499                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data          122                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          122                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data          122                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          122                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          244                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          244                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          248                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          248                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.057377                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.057377                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.036885                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.036885                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.036290                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.036290                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 11214.142857                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 11214.142857                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data        21500                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total        21500                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 13499.888889                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 13499.888889                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 13499.888889                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 13499.888889                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data            7                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data            9                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total            9                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data            9                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total            9                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data        63501                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total        63501                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data        39000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total        39000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data       102501                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total       102501                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data       102501                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total       102501                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.057377                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.057377                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.036885                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.036885                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.036290                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.036290                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data  9071.571429                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  9071.571429                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data        19500                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        19500                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data        11389                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total        11389                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data        11389                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total        11389                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        4985                       # DTB read hits
system.cpu7.dtb.read_misses                         4                       # DTB read misses
system.cpu7.dtb.write_hits                       4392                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    4989                       # DTB read accesses
system.cpu7.dtb.write_accesses                   4392                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                             9377                       # DTB hits
system.cpu7.dtb.misses                              4                       # DTB misses
system.cpu7.dtb.accesses                         9381                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       22051                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   22051                       # ITB inst accesses
system.cpu7.itb.hits                            22051                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        22051                       # DTB accesses
system.cpu7.numCycles                       108790318                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      21661                       # Number of instructions committed
system.cpu7.committedOps                        26210                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                24235                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       1565                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         2369                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       24235                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              43655                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             16923                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads               96370                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes               8831                       # number of times the CC registers were written
system.cpu7.num_mem_refs                        10106                       # number of memory refs
system.cpu7.num_load_insts                       5159                       # Number of load instructions
system.cpu7.num_store_insts                      4947                       # Number of store instructions
system.cpu7.num_idle_cycles              108628276.674255                       # Number of idle cycles
system.cpu7.num_busy_cycles              162041.325745                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.001489                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.998511                       # Percentage of idle cycles
system.cpu7.Branches                             4017                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    16833     62.26%     62.26% # Class of executed instruction
system.cpu7.op_class::IntMult                      88      0.33%     62.58% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     62.58% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     62.58% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     62.58% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     62.58% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     62.58% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     62.58% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     62.58% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     62.58% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     62.58% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     62.58% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     62.58% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     62.58% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     62.58% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     62.58% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     62.58% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     62.58% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     62.58% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     62.58% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     62.58% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     62.58% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     62.58% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     62.58% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     62.58% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                10      0.04%     62.62% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     62.62% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     62.62% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     62.62% # Class of executed instruction
system.cpu7.op_class::MemRead                    5159     19.08%     81.70% # Class of executed instruction
system.cpu7.op_class::MemWrite                   4947     18.30%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     27037                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              504                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              36395                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              504                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            72.212302                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            44606                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           44606                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        21547                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          21547                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        21547                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           21547                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        21547                       # number of overall hits
system.cpu7.icache.overall_hits::total          21547                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          504                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          504                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          504                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           504                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          504                       # number of overall misses
system.cpu7.icache.overall_misses::total          504                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     22494489                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     22494489                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     22494489                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     22494489                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     22494489                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     22494489                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        22051                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        22051                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        22051                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        22051                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        22051                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        22051                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.022856                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.022856                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.022856                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.022856                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.022856                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.022856                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 44631.922619                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 44631.922619                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 44631.922619                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 44631.922619                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 44631.922619                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 44631.922619                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          504                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          504                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          504                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          504                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          504                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          504                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     21478511                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     21478511                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     21478511                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     21478511                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     21478511                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     21478511                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.022856                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.022856                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.022856                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.022856                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.022856                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.022856                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 42616.093254                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 42616.093254                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 42616.093254                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 42616.093254                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 42616.093254                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 42616.093254                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                66                       # Number of times sendTimingReq failed
system.cpu7.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dcache.tags.replacements              179                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          209.700068                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               5771                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              179                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            32.240223                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   209.700068                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.819141                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.819141                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          212                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          155                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            18987                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           18987                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         4563                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           4563                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         4187                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          4187                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           72                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           72                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data           89                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           89                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data           91                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           91                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data         8750                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            8750                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data         8822                       # number of overall hits
system.cpu7.dcache.overall_hits::total           8822                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          219                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          219                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           93                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           93                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           14                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           20                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           16                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          312                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           312                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          326                       # number of overall misses
system.cpu7.dcache.overall_misses::total          326                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      6426495                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      6426495                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      4697500                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      4697500                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       677500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       677500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       441000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       441000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data     11123995                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     11123995                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data     11123995                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     11123995                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         4782                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         4782                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         4280                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         4280                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data           86                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           86                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          107                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          107                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data         9062                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         9062                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data         9148                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         9148                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.045797                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.045797                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.021729                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.021729                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.162791                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.162791                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.183486                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.183486                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.149533                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.149533                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.034429                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.034429                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.035636                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.035636                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 29344.726027                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 29344.726027                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 50510.752688                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 50510.752688                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data        33875                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total        33875                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 27562.500000                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 27562.500000                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 35653.830128                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 35653.830128                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 34122.684049                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 34122.684049                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           87                       # number of writebacks
system.cpu7.dcache.writebacks::total               87                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           14                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           14                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          219                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          219                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           93                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           93                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           14                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           14                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            6                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           16                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          312                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          312                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          326                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          326                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      5984505                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      5984505                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      4511500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      4511500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       521000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       521000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data       145500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total       145500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       409000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       409000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data     10496005                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     10496005                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data     11017005                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     11017005                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       260500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       260500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       172500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       172500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       433000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       433000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.045797                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.045797                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.021729                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.021729                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.162791                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.162791                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.055046                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.055046                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.149533                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.149533                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.034429                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.034429                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.035636                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.035636                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 27326.506849                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 27326.506849                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 48510.752688                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 48510.752688                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 37214.285714                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 37214.285714                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data        24250                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total        24250                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 25562.500000                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 25562.500000                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 33641.041667                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 33641.041667                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 33794.493865                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 33794.493865                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                54                       # Number of times sendTimingReq failed
system.cpu7.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
sim_ticks.offload_task 54395147000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -667057507.200000
system.mem_ctrls.total_actEnergy                       839309385.600000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -449999112.000000
system.mem_ctrls.total_preEnergy                       566200776.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -3334845696.000000
system.mem_ctrls.total_readEnergy                       4415926195.199997
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -663498086.400000
system.mem_ctrls.total_writeEnergy                       697024465.920000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -648052851671.040405
system.mem_ctrls.total_refreshEnergy                       677723462615.040649
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -201066777276.479980
system.mem_ctrls.total_actBackEnergy                       211287157971.840057
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -8948473249968.000000
system.mem_ctrls.total_preBackEnergy                       9357282241440.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.054395
system.cpu.totalNumCycles                       5241868521.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       4811097935.263851
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       80703952.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       256.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       14264773.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       27176784.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       6953871.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       94281593.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       121333467.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       59517599.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       256.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       718921.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       80703952.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       256.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       103716717.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       30.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       103716687.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       16345.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       27005622.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       6722447.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       34778176.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       731121.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       975046.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       171575.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       3948859
system.mem_ctrls.total_reads                       271139.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       10113.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       284811.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       1894227.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       67453.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       270017.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
