
TP_autoradio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b4a8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000678  0800b638  0800b638  0000c638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bcb0  0800bcb0  0000d06c  2**0
                  CONTENTS
  4 .ARM          00000008  0800bcb0  0800bcb0  0000ccb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bcb8  0800bcb8  0000d06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bcb8  0800bcb8  0000ccb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bcbc  0800bcbc  0000ccbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800bcc0  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001944  2000006c  0800bd2c  0000d06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200019b0  0800bd2c  0000d9b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022caa  00000000  00000000  0000d09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005125  00000000  00000000  0002fd46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d50  00000000  00000000  00034e70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000016ba  00000000  00000000  00036bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c866  00000000  00000000  0003827a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000267b6  00000000  00000000  00064ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00105536  00000000  00000000  0008b296  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001907cc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000831c  00000000  00000000  00190810  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00198b2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b620 	.word	0x0800b620

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	0800b620 	.word	0x0800b620

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000576:	4b10      	ldr	r3, [pc, #64]	@ (80005b8 <MX_DMA_Init+0x48>)
 8000578:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800057a:	4a0f      	ldr	r2, [pc, #60]	@ (80005b8 <MX_DMA_Init+0x48>)
 800057c:	f043 0301 	orr.w	r3, r3, #1
 8000580:	6493      	str	r3, [r2, #72]	@ 0x48
 8000582:	4b0d      	ldr	r3, [pc, #52]	@ (80005b8 <MX_DMA_Init+0x48>)
 8000584:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000586:	f003 0301 	and.w	r3, r3, #1
 800058a:	607b      	str	r3, [r7, #4]
 800058c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 800058e:	2200      	movs	r2, #0
 8000590:	2105      	movs	r1, #5
 8000592:	2010      	movs	r0, #16
 8000594:	f001 fda8 	bl	80020e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000598:	2010      	movs	r0, #16
 800059a:	f001 fdc1 	bl	8002120 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 800059e:	2200      	movs	r2, #0
 80005a0:	2105      	movs	r1, #5
 80005a2:	2011      	movs	r0, #17
 80005a4:	f001 fda0 	bl	80020e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80005a8:	2011      	movs	r0, #17
 80005aa:	f001 fdb9 	bl	8002120 <HAL_NVIC_EnableIRQ>

}
 80005ae:	bf00      	nop
 80005b0:	3708      	adds	r7, #8
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	40021000 	.word	0x40021000

080005bc <write_MCP23017>:
#include "main.h"
extern SPI_HandleTypeDef hspi3;
extern LED_Driver_t led_driver;

void write_MCP23017(uint8_t registre, uint8_t value)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	4603      	mov	r3, r0
 80005c4:	460a      	mov	r2, r1
 80005c6:	71fb      	strb	r3, [r7, #7]
 80005c8:	4613      	mov	r3, r2
 80005ca:	71bb      	strb	r3, [r7, #6]
	uint8_t commande[3];
	commande[0]=0x40; //
 80005cc:	2340      	movs	r3, #64	@ 0x40
 80005ce:	733b      	strb	r3, [r7, #12]
	commande[1]=registre;
 80005d0:	79fb      	ldrb	r3, [r7, #7]
 80005d2:	737b      	strb	r3, [r7, #13]
	commande[2]=value;
 80005d4:	79bb      	ldrb	r3, [r7, #6]
 80005d6:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(GPIOA, VU_nRESET_Pin, GPIO_PIN_SET);
 80005d8:	2201      	movs	r2, #1
 80005da:	2101      	movs	r1, #1
 80005dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005e0:	f002 f9cc 	bl	800297c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, VU_nCS_Pin, GPIO_PIN_RESET); //SC=0 pour l'envoie
 80005e4:	2200      	movs	r2, #0
 80005e6:	2180      	movs	r1, #128	@ 0x80
 80005e8:	480b      	ldr	r0, [pc, #44]	@ (8000618 <write_MCP23017+0x5c>)
 80005ea:	f002 f9c7 	bl	800297c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, commande, 3, HAL_MAX_DELAY);
 80005ee:	f107 010c 	add.w	r1, r7, #12
 80005f2:	f04f 33ff 	mov.w	r3, #4294967295
 80005f6:	2203      	movs	r2, #3
 80005f8:	4808      	ldr	r0, [pc, #32]	@ (800061c <write_MCP23017+0x60>)
 80005fa:	f006 f988 	bl	800690e <HAL_SPI_Transmit>
	HAL_Delay(10);
 80005fe:	200a      	movs	r0, #10
 8000600:	f001 fc96 	bl	8001f30 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB,VU_nCS_Pin, GPIO_PIN_SET);
 8000604:	2201      	movs	r2, #1
 8000606:	2180      	movs	r1, #128	@ 0x80
 8000608:	4803      	ldr	r0, [pc, #12]	@ (8000618 <write_MCP23017+0x5c>)
 800060a:	f002 f9b7 	bl	800297c <HAL_GPIO_WritePin>



}
 800060e:	bf00      	nop
 8000610:	3710      	adds	r7, #16
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	48000400 	.word	0x48000400
 800061c:	20000a18 	.word	0x20000a18

08000620 <read_MCP23S17>:

uint8_t read_MCP23S17(uint8_t reg) {
 8000620:	b580      	push	{r7, lr}
 8000622:	b086      	sub	sp, #24
 8000624:	af02      	add	r7, sp, #8
 8000626:	4603      	mov	r3, r0
 8000628:	71fb      	strb	r3, [r7, #7]
	uint8_t data[3];

	data[0] = 0x41;
 800062a:	2341      	movs	r3, #65	@ 0x41
 800062c:	733b      	strb	r3, [r7, #12]
	data[1] = reg;
 800062e:	79fb      	ldrb	r3, [r7, #7]
 8000630:	737b      	strb	r3, [r7, #13]
	data[2] = 0x00;
 8000632:	2300      	movs	r3, #0
 8000634:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(GPIOB, VU_nCS_Pin, GPIO_PIN_RESET);
 8000636:	2200      	movs	r2, #0
 8000638:	2180      	movs	r1, #128	@ 0x80
 800063a:	480c      	ldr	r0, [pc, #48]	@ (800066c <read_MCP23S17+0x4c>)
 800063c:	f002 f99e 	bl	800297c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi3, data, data, 3, HAL_MAX_DELAY);
 8000640:	f107 020c 	add.w	r2, r7, #12
 8000644:	f107 010c 	add.w	r1, r7, #12
 8000648:	f04f 33ff 	mov.w	r3, #4294967295
 800064c:	9300      	str	r3, [sp, #0]
 800064e:	2303      	movs	r3, #3
 8000650:	4807      	ldr	r0, [pc, #28]	@ (8000670 <read_MCP23S17+0x50>)
 8000652:	f006 fad2 	bl	8006bfa <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOB, VU_nCS_Pin, GPIO_PIN_SET);
 8000656:	2201      	movs	r2, #1
 8000658:	2180      	movs	r1, #128	@ 0x80
 800065a:	4804      	ldr	r0, [pc, #16]	@ (800066c <read_MCP23S17+0x4c>)
 800065c:	f002 f98e 	bl	800297c <HAL_GPIO_WritePin>

	return data[2];
 8000660:	7bbb      	ldrb	r3, [r7, #14]
}
 8000662:	4618      	mov	r0, r3
 8000664:	3710      	adds	r7, #16
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	48000400 	.word	0x48000400
 8000670:	20000a18 	.word	0x20000a18

08000674 <init_MCP23017>:

void init_MCP23017(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
	write_MCP23017(0x00,0x00); // les oins A en sortie
 8000678:	2100      	movs	r1, #0
 800067a:	2000      	movs	r0, #0
 800067c:	f7ff ff9e 	bl	80005bc <write_MCP23017>
	write_MCP23017(0x01,0x00); // les pins B en sortie
 8000680:	2100      	movs	r1, #0
 8000682:	2001      	movs	r0, #1
 8000684:	f7ff ff9a 	bl	80005bc <write_MCP23017>
	write_MCP23017(0x12,0xFF);
 8000688:	21ff      	movs	r1, #255	@ 0xff
 800068a:	2012      	movs	r0, #18
 800068c:	f7ff ff96 	bl	80005bc <write_MCP23017>
	write_MCP23017(0x13,0x0FF);
 8000690:	21ff      	movs	r1, #255	@ 0xff
 8000692:	2013      	movs	r0, #19
 8000694:	f7ff ff92 	bl	80005bc <write_MCP23017>

}
 8000698:	bf00      	nop
 800069a:	bd80      	pop	{r7, pc}

0800069c <Blink_LEDs>:
void Blink_LEDs(void) {
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
	while (1) {
		write_MCP23017(0x13, 0xFF);
 80006a0:	21ff      	movs	r1, #255	@ 0xff
 80006a2:	2013      	movs	r0, #19
 80006a4:	f7ff ff8a 	bl	80005bc <write_MCP23017>
		write_MCP23017(0x12, 0xFF);
 80006a8:	21ff      	movs	r1, #255	@ 0xff
 80006aa:	2012      	movs	r0, #18
 80006ac:	f7ff ff86 	bl	80005bc <write_MCP23017>
		HAL_Delay(300);
 80006b0:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80006b4:	f001 fc3c 	bl	8001f30 <HAL_Delay>
		write_MCP23017(0x13, 0x00);
 80006b8:	2100      	movs	r1, #0
 80006ba:	2013      	movs	r0, #19
 80006bc:	f7ff ff7e 	bl	80005bc <write_MCP23017>
		write_MCP23017(0x12, 0x00);
 80006c0:	2100      	movs	r1, #0
 80006c2:	2012      	movs	r0, #18
 80006c4:	f7ff ff7a 	bl	80005bc <write_MCP23017>
		HAL_Delay(300);
 80006c8:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80006cc:	f001 fc30 	bl	8001f30 <HAL_Delay>
		write_MCP23017(0x13, 0xFF);
 80006d0:	bf00      	nop
 80006d2:	e7e5      	b.n	80006a0 <Blink_LEDs+0x4>

080006d4 <LED_Chenillard>:
	}
}
void LED_Chenillard(void) {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 8; i++) {
 80006da:	2300      	movs	r3, #0
 80006dc:	71fb      	strb	r3, [r7, #7]
 80006de:	e018      	b.n	8000712 <LED_Chenillard+0x3e>
		write_MCP23017(0x13, (1 << i));
 80006e0:	79fb      	ldrb	r3, [r7, #7]
 80006e2:	2201      	movs	r2, #1
 80006e4:	fa02 f303 	lsl.w	r3, r2, r3
 80006e8:	b2db      	uxtb	r3, r3
 80006ea:	4619      	mov	r1, r3
 80006ec:	2013      	movs	r0, #19
 80006ee:	f7ff ff65 	bl	80005bc <write_MCP23017>
		write_MCP23017(0x12, (1 << i));
 80006f2:	79fb      	ldrb	r3, [r7, #7]
 80006f4:	2201      	movs	r2, #1
 80006f6:	fa02 f303 	lsl.w	r3, r2, r3
 80006fa:	b2db      	uxtb	r3, r3
 80006fc:	4619      	mov	r1, r3
 80006fe:	2012      	movs	r0, #18
 8000700:	f7ff ff5c 	bl	80005bc <write_MCP23017>
		HAL_Delay(300);
 8000704:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000708:	f001 fc12 	bl	8001f30 <HAL_Delay>
	for (uint8_t i = 0; i < 8; i++) {
 800070c:	79fb      	ldrb	r3, [r7, #7]
 800070e:	3301      	adds	r3, #1
 8000710:	71fb      	strb	r3, [r7, #7]
 8000712:	79fb      	ldrb	r3, [r7, #7]
 8000714:	2b07      	cmp	r3, #7
 8000716:	d9e3      	bls.n	80006e0 <LED_Chenillard+0xc>
	}

}
 8000718:	bf00      	nop
 800071a:	bf00      	nop
 800071c:	3708      	adds	r7, #8
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
	...

08000724 <LED_Driver_Init>:

void LED_Driver_Init(LED_Driver_t *driver) {
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]

driver->init = init_MCP23017;
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	4a0a      	ldr	r2, [pc, #40]	@ (8000758 <LED_Driver_Init+0x34>)
 8000730:	601a      	str	r2, [r3, #0]
driver->write = write_MCP23017;
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	4a09      	ldr	r2, [pc, #36]	@ (800075c <LED_Driver_Init+0x38>)
 8000736:	605a      	str	r2, [r3, #4]
driver->read = read_MCP23S17;
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	4a09      	ldr	r2, [pc, #36]	@ (8000760 <LED_Driver_Init+0x3c>)
 800073c:	615a      	str	r2, [r3, #20]
driver->chenillard = LED_Chenillard;
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	4a08      	ldr	r2, [pc, #32]	@ (8000764 <LED_Driver_Init+0x40>)
 8000742:	60da      	str	r2, [r3, #12]
driver->blink_all = Blink_LEDs;
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	4a08      	ldr	r2, [pc, #32]	@ (8000768 <LED_Driver_Init+0x44>)
 8000748:	611a      	str	r2, [r3, #16]
driver->init();
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	4798      	blx	r3
}
 8000750:	bf00      	nop
 8000752:	3708      	adds	r7, #8
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}
 8000758:	08000675 	.word	0x08000675
 800075c:	080005bd 	.word	0x080005bd
 8000760:	08000621 	.word	0x08000621
 8000764:	080006d5 	.word	0x080006d5
 8000768:	0800069d 	.word	0x0800069d

0800076c <shell_control_led>:

int shell_control_led(h_shell_t *h_shell, int argc, char **argv) {
 800076c:	b5b0      	push	{r4, r5, r7, lr}
 800076e:	b08a      	sub	sp, #40	@ 0x28
 8000770:	af02      	add	r7, sp, #8
 8000772:	60f8      	str	r0, [r7, #12]
 8000774:	60b9      	str	r1, [r7, #8]
 8000776:	607a      	str	r2, [r7, #4]

	if (argc != 4) {
 8000778:	68bb      	ldr	r3, [r7, #8]
 800077a:	2b04      	cmp	r3, #4
 800077c:	d01b      	beq.n	80007b6 <shell_control_led+0x4a>
		snprintf(h_shell->print_buffer, BUFFER_SIZE, "Usage: l <port> <pin> <state>\r\n");
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000784:	4a5a      	ldr	r2, [pc, #360]	@ (80008f0 <shell_control_led+0x184>)
 8000786:	2128      	movs	r1, #40	@ 0x28
 8000788:	4618      	mov	r0, r3
 800078a:	f009 fead 	bl	800a4e8 <sniprintf>
		h_shell->drv.transmit(h_shell->print_buffer, strlen(h_shell->print_buffer));
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	f8d3 4354 	ldr.w	r4, [r3, #852]	@ 0x354
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	f503 7541 	add.w	r5, r3, #772	@ 0x304
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80007a0:	4618      	mov	r0, r3
 80007a2:	f7ff fd15 	bl	80001d0 <strlen>
 80007a6:	4603      	mov	r3, r0
 80007a8:	b29b      	uxth	r3, r3
 80007aa:	4619      	mov	r1, r3
 80007ac:	4628      	mov	r0, r5
 80007ae:	47a0      	blx	r4
		return -1;
 80007b0:	f04f 33ff 	mov.w	r3, #4294967295
 80007b4:	e098      	b.n	80008e8 <shell_control_led+0x17c>
	}


	char port = argv[1][0];
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	3304      	adds	r3, #4
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	77bb      	strb	r3, [r7, #30]
	int pin = atoi(argv[2]);
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	3308      	adds	r3, #8
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	4618      	mov	r0, r3
 80007c8:	f009 fcd4 	bl	800a174 <atoi>
 80007cc:	61b8      	str	r0, [r7, #24]
	int state = atoi(argv[3]);
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	330c      	adds	r3, #12
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	4618      	mov	r0, r3
 80007d6:	f009 fccd 	bl	800a174 <atoi>
 80007da:	6178      	str	r0, [r7, #20]


	if ((port != 'A' && port != 'B') || pin < 0 || pin > 7 || (state != 0 && state != 1)) {
 80007dc:	7fbb      	ldrb	r3, [r7, #30]
 80007de:	2b41      	cmp	r3, #65	@ 0x41
 80007e0:	d002      	beq.n	80007e8 <shell_control_led+0x7c>
 80007e2:	7fbb      	ldrb	r3, [r7, #30]
 80007e4:	2b42      	cmp	r3, #66	@ 0x42
 80007e6:	d10b      	bne.n	8000800 <shell_control_led+0x94>
 80007e8:	69bb      	ldr	r3, [r7, #24]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	db08      	blt.n	8000800 <shell_control_led+0x94>
 80007ee:	69bb      	ldr	r3, [r7, #24]
 80007f0:	2b07      	cmp	r3, #7
 80007f2:	dc05      	bgt.n	8000800 <shell_control_led+0x94>
 80007f4:	697b      	ldr	r3, [r7, #20]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d01e      	beq.n	8000838 <shell_control_led+0xcc>
 80007fa:	697b      	ldr	r3, [r7, #20]
 80007fc:	2b01      	cmp	r3, #1
 80007fe:	d01b      	beq.n	8000838 <shell_control_led+0xcc>
		snprintf(h_shell->print_buffer, BUFFER_SIZE, "Invalid arguments\r\n");
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000806:	4a3b      	ldr	r2, [pc, #236]	@ (80008f4 <shell_control_led+0x188>)
 8000808:	2128      	movs	r1, #40	@ 0x28
 800080a:	4618      	mov	r0, r3
 800080c:	f009 fe6c 	bl	800a4e8 <sniprintf>
		h_shell->drv.transmit(h_shell->print_buffer, strlen(h_shell->print_buffer));
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	f8d3 4354 	ldr.w	r4, [r3, #852]	@ 0x354
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	f503 7541 	add.w	r5, r3, #772	@ 0x304
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000822:	4618      	mov	r0, r3
 8000824:	f7ff fcd4 	bl	80001d0 <strlen>
 8000828:	4603      	mov	r3, r0
 800082a:	b29b      	uxth	r3, r3
 800082c:	4619      	mov	r1, r3
 800082e:	4628      	mov	r0, r5
 8000830:	47a0      	blx	r4
		return -1;
 8000832:	f04f 33ff 	mov.w	r3, #4294967295
 8000836:	e057      	b.n	80008e8 <shell_control_led+0x17c>
	}


	uint8_t reg = (port == 'A') ? 0x13 : 0x12;
 8000838:	7fbb      	ldrb	r3, [r7, #30]
 800083a:	2b41      	cmp	r3, #65	@ 0x41
 800083c:	d101      	bne.n	8000842 <shell_control_led+0xd6>
 800083e:	2313      	movs	r3, #19
 8000840:	e000      	b.n	8000844 <shell_control_led+0xd8>
 8000842:	2312      	movs	r3, #18
 8000844:	74fb      	strb	r3, [r7, #19]
	uint8_t current_state = 0;
 8000846:	2300      	movs	r3, #0
 8000848:	77fb      	strb	r3, [r7, #31]


	if (led_driver.read) {
 800084a:	4b2b      	ldr	r3, [pc, #172]	@ (80008f8 <shell_control_led+0x18c>)
 800084c:	695b      	ldr	r3, [r3, #20]
 800084e:	2b00      	cmp	r3, #0
 8000850:	d006      	beq.n	8000860 <shell_control_led+0xf4>
		current_state = led_driver.read(reg);
 8000852:	4b29      	ldr	r3, [pc, #164]	@ (80008f8 <shell_control_led+0x18c>)
 8000854:	695b      	ldr	r3, [r3, #20]
 8000856:	7cfa      	ldrb	r2, [r7, #19]
 8000858:	4610      	mov	r0, r2
 800085a:	4798      	blx	r3
 800085c:	4603      	mov	r3, r0
 800085e:	77fb      	strb	r3, [r7, #31]
	}


	if (state == 1) {
 8000860:	697b      	ldr	r3, [r7, #20]
 8000862:	2b01      	cmp	r3, #1
 8000864:	d10c      	bne.n	8000880 <shell_control_led+0x114>
		current_state &= ~(1 << pin);
 8000866:	2201      	movs	r2, #1
 8000868:	69bb      	ldr	r3, [r7, #24]
 800086a:	fa02 f303 	lsl.w	r3, r2, r3
 800086e:	b25b      	sxtb	r3, r3
 8000870:	43db      	mvns	r3, r3
 8000872:	b25a      	sxtb	r2, r3
 8000874:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000878:	4013      	ands	r3, r2
 800087a:	b25b      	sxtb	r3, r3
 800087c:	77fb      	strb	r3, [r7, #31]
 800087e:	e009      	b.n	8000894 <shell_control_led+0x128>
	} else {
		current_state |= (1 << pin);
 8000880:	2201      	movs	r2, #1
 8000882:	69bb      	ldr	r3, [r7, #24]
 8000884:	fa02 f303 	lsl.w	r3, r2, r3
 8000888:	b25a      	sxtb	r2, r3
 800088a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800088e:	4313      	orrs	r3, r2
 8000890:	b25b      	sxtb	r3, r3
 8000892:	77fb      	strb	r3, [r7, #31]
	}

	led_driver.write(reg, current_state);
 8000894:	4b18      	ldr	r3, [pc, #96]	@ (80008f8 <shell_control_led+0x18c>)
 8000896:	685b      	ldr	r3, [r3, #4]
 8000898:	7ff9      	ldrb	r1, [r7, #31]
 800089a:	7cfa      	ldrb	r2, [r7, #19]
 800089c:	4610      	mov	r0, r2
 800089e:	4798      	blx	r3


	snprintf(h_shell->print_buffer, BUFFER_SIZE, "LED %c%d %s\r\n", port, pin, state ? "ON" : "OFF");
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80008a6:	7fba      	ldrb	r2, [r7, #30]
 80008a8:	697b      	ldr	r3, [r7, #20]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <shell_control_led+0x146>
 80008ae:	4b13      	ldr	r3, [pc, #76]	@ (80008fc <shell_control_led+0x190>)
 80008b0:	e000      	b.n	80008b4 <shell_control_led+0x148>
 80008b2:	4b13      	ldr	r3, [pc, #76]	@ (8000900 <shell_control_led+0x194>)
 80008b4:	9301      	str	r3, [sp, #4]
 80008b6:	69bb      	ldr	r3, [r7, #24]
 80008b8:	9300      	str	r3, [sp, #0]
 80008ba:	4613      	mov	r3, r2
 80008bc:	4a11      	ldr	r2, [pc, #68]	@ (8000904 <shell_control_led+0x198>)
 80008be:	2128      	movs	r1, #40	@ 0x28
 80008c0:	f009 fe12 	bl	800a4e8 <sniprintf>
	h_shell->drv.transmit(h_shell->print_buffer, strlen(h_shell->print_buffer));
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	f8d3 4354 	ldr.w	r4, [r3, #852]	@ 0x354
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	f503 7541 	add.w	r5, r3, #772	@ 0x304
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80008d6:	4618      	mov	r0, r3
 80008d8:	f7ff fc7a 	bl	80001d0 <strlen>
 80008dc:	4603      	mov	r3, r0
 80008de:	b29b      	uxth	r3, r3
 80008e0:	4619      	mov	r1, r3
 80008e2:	4628      	mov	r0, r5
 80008e4:	47a0      	blx	r4

	return 0;
 80008e6:	2300      	movs	r3, #0
}
 80008e8:	4618      	mov	r0, r3
 80008ea:	3720      	adds	r7, #32
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bdb0      	pop	{r4, r5, r7, pc}
 80008f0:	0800b638 	.word	0x0800b638
 80008f4:	0800b658 	.word	0x0800b658
 80008f8:	200006dc 	.word	0x200006dc
 80008fc:	0800b66c 	.word	0x0800b66c
 8000900:	0800b670 	.word	0x0800b670
 8000904:	0800b674 	.word	0x0800b674

08000908 <drv_uart2_receive>:
#include <drv_uart2.h>
#include "usart.h"
#include "gpio.h"

uint8_t drv_uart2_receive(char * pData, uint16_t size)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b082      	sub	sp, #8
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
 8000910:	460b      	mov	r3, r1
 8000912:	807b      	strh	r3, [r7, #2]
	HAL_UART_Receive(&huart2, (uint8_t*)(pData), size, HAL_MAX_DELAY);
 8000914:	887a      	ldrh	r2, [r7, #2]
 8000916:	f04f 33ff 	mov.w	r3, #4294967295
 800091a:	6879      	ldr	r1, [r7, #4]
 800091c:	4803      	ldr	r0, [pc, #12]	@ (800092c <drv_uart2_receive+0x24>)
 800091e:	f007 f88c 	bl	8007a3a <HAL_UART_Receive>

	return 0;
 8000922:	2300      	movs	r3, #0
}
 8000924:	4618      	mov	r0, r3
 8000926:	3708      	adds	r7, #8
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	20000acc 	.word	0x20000acc

08000930 <drv_uart2_transmit>:

uint8_t drv_uart2_transmit(const char * pData, uint16_t size)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
 8000938:	460b      	mov	r3, r1
 800093a:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 800093c:	887a      	ldrh	r2, [r7, #2]
 800093e:	f04f 33ff 	mov.w	r3, #4294967295
 8000942:	6879      	ldr	r1, [r7, #4]
 8000944:	4803      	ldr	r0, [pc, #12]	@ (8000954 <drv_uart2_transmit+0x24>)
 8000946:	f006 ffef 	bl	8007928 <HAL_UART_Transmit>

	return 0;
 800094a:	2300      	movs	r3, #0
}
 800094c:	4618      	mov	r0, r3
 800094e:	3708      	adds	r7, #8
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}
 8000954:	20000acc 	.word	0x20000acc

08000958 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000958:	b480      	push	{r7}
 800095a:	b085      	sub	sp, #20
 800095c:	af00      	add	r7, sp, #0
 800095e:	60f8      	str	r0, [r7, #12]
 8000960:	60b9      	str	r1, [r7, #8]
 8000962:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	4a07      	ldr	r2, [pc, #28]	@ (8000984 <vApplicationGetIdleTaskMemory+0x2c>)
 8000968:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800096a:	68bb      	ldr	r3, [r7, #8]
 800096c:	4a06      	ldr	r2, [pc, #24]	@ (8000988 <vApplicationGetIdleTaskMemory+0x30>)
 800096e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	2280      	movs	r2, #128	@ 0x80
 8000974:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000976:	bf00      	nop
 8000978:	3714      	adds	r7, #20
 800097a:	46bd      	mov	sp, r7
 800097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000980:	4770      	bx	lr
 8000982:	bf00      	nop
 8000984:	2000008c 	.word	0x2000008c
 8000988:	2000012c 	.word	0x2000012c

0800098c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800098c:	b5b0      	push	{r4, r5, r7, lr}
 800098e:	b088      	sub	sp, #32
 8000990:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000992:	4b0a      	ldr	r3, [pc, #40]	@ (80009bc <MX_FREERTOS_Init+0x30>)
 8000994:	1d3c      	adds	r4, r7, #4
 8000996:	461d      	mov	r5, r3
 8000998:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800099a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800099c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80009a0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80009a4:	1d3b      	adds	r3, r7, #4
 80009a6:	2100      	movs	r1, #0
 80009a8:	4618      	mov	r0, r3
 80009aa:	f008 f971 	bl	8008c90 <osThreadCreate>
 80009ae:	4603      	mov	r3, r0
 80009b0:	4a03      	ldr	r2, [pc, #12]	@ (80009c0 <MX_FREERTOS_Init+0x34>)
 80009b2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80009b4:	bf00      	nop
 80009b6:	3720      	adds	r7, #32
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bdb0      	pop	{r4, r5, r7, pc}
 80009bc:	0800b690 	.word	0x0800b690
 80009c0:	20000088 	.word	0x20000088

080009c4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80009cc:	2001      	movs	r0, #1
 80009ce:	f008 f9ab 	bl	8008d28 <osDelay>
 80009d2:	e7fb      	b.n	80009cc <StartDefaultTask+0x8>

080009d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b08a      	sub	sp, #40	@ 0x28
 80009d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009da:	f107 0314 	add.w	r3, r7, #20
 80009de:	2200      	movs	r2, #0
 80009e0:	601a      	str	r2, [r3, #0]
 80009e2:	605a      	str	r2, [r3, #4]
 80009e4:	609a      	str	r2, [r3, #8]
 80009e6:	60da      	str	r2, [r3, #12]
 80009e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009ea:	4b38      	ldr	r3, [pc, #224]	@ (8000acc <MX_GPIO_Init+0xf8>)
 80009ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ee:	4a37      	ldr	r2, [pc, #220]	@ (8000acc <MX_GPIO_Init+0xf8>)
 80009f0:	f043 0304 	orr.w	r3, r3, #4
 80009f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009f6:	4b35      	ldr	r3, [pc, #212]	@ (8000acc <MX_GPIO_Init+0xf8>)
 80009f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009fa:	f003 0304 	and.w	r3, r3, #4
 80009fe:	613b      	str	r3, [r7, #16]
 8000a00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a02:	4b32      	ldr	r3, [pc, #200]	@ (8000acc <MX_GPIO_Init+0xf8>)
 8000a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a06:	4a31      	ldr	r2, [pc, #196]	@ (8000acc <MX_GPIO_Init+0xf8>)
 8000a08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a0e:	4b2f      	ldr	r3, [pc, #188]	@ (8000acc <MX_GPIO_Init+0xf8>)
 8000a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a16:	60fb      	str	r3, [r7, #12]
 8000a18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a1a:	4b2c      	ldr	r3, [pc, #176]	@ (8000acc <MX_GPIO_Init+0xf8>)
 8000a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a1e:	4a2b      	ldr	r2, [pc, #172]	@ (8000acc <MX_GPIO_Init+0xf8>)
 8000a20:	f043 0301 	orr.w	r3, r3, #1
 8000a24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a26:	4b29      	ldr	r3, [pc, #164]	@ (8000acc <MX_GPIO_Init+0xf8>)
 8000a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a2a:	f003 0301 	and.w	r3, r3, #1
 8000a2e:	60bb      	str	r3, [r7, #8]
 8000a30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a32:	4b26      	ldr	r3, [pc, #152]	@ (8000acc <MX_GPIO_Init+0xf8>)
 8000a34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a36:	4a25      	ldr	r2, [pc, #148]	@ (8000acc <MX_GPIO_Init+0xf8>)
 8000a38:	f043 0302 	orr.w	r3, r3, #2
 8000a3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a3e:	4b23      	ldr	r3, [pc, #140]	@ (8000acc <MX_GPIO_Init+0xf8>)
 8000a40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a42:	f003 0302 	and.w	r3, r3, #2
 8000a46:	607b      	str	r3, [r7, #4]
 8000a48:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nRESET_GPIO_Port, VU_nRESET_Pin, GPIO_PIN_SET);
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	2101      	movs	r1, #1
 8000a4e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a52:	f001 ff93 	bl	800297c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a56:	2200      	movs	r2, #0
 8000a58:	2120      	movs	r1, #32
 8000a5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a5e:	f001 ff8d 	bl	800297c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 8000a62:	2201      	movs	r2, #1
 8000a64:	2180      	movs	r1, #128	@ 0x80
 8000a66:	481a      	ldr	r0, [pc, #104]	@ (8000ad0 <MX_GPIO_Init+0xfc>)
 8000a68:	f001 ff88 	bl	800297c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a6c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a72:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a7c:	f107 0314 	add.w	r3, r7, #20
 8000a80:	4619      	mov	r1, r3
 8000a82:	4814      	ldr	r0, [pc, #80]	@ (8000ad4 <MX_GPIO_Init+0x100>)
 8000a84:	f001 fdd0 	bl	8002628 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = VU_nRESET_Pin|LD2_Pin;
 8000a88:	2321      	movs	r3, #33	@ 0x21
 8000a8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a90:	2300      	movs	r3, #0
 8000a92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a94:	2300      	movs	r3, #0
 8000a96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a98:	f107 0314 	add.w	r3, r7, #20
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aa2:	f001 fdc1 	bl	8002628 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VU_nCS_Pin;
 8000aa6:	2380      	movs	r3, #128	@ 0x80
 8000aa8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_nCS_GPIO_Port, &GPIO_InitStruct);
 8000ab6:	f107 0314 	add.w	r3, r7, #20
 8000aba:	4619      	mov	r1, r3
 8000abc:	4804      	ldr	r0, [pc, #16]	@ (8000ad0 <MX_GPIO_Init+0xfc>)
 8000abe:	f001 fdb3 	bl	8002628 <HAL_GPIO_Init>

}
 8000ac2:	bf00      	nop
 8000ac4:	3728      	adds	r7, #40	@ 0x28
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	40021000 	.word	0x40021000
 8000ad0:	48000400 	.word	0x48000400
 8000ad4:	48000800 	.word	0x48000800

08000ad8 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000adc:	4b1b      	ldr	r3, [pc, #108]	@ (8000b4c <MX_I2C2_Init+0x74>)
 8000ade:	4a1c      	ldr	r2, [pc, #112]	@ (8000b50 <MX_I2C2_Init+0x78>)
 8000ae0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 8000ae2:	4b1a      	ldr	r3, [pc, #104]	@ (8000b4c <MX_I2C2_Init+0x74>)
 8000ae4:	4a1b      	ldr	r2, [pc, #108]	@ (8000b54 <MX_I2C2_Init+0x7c>)
 8000ae6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000ae8:	4b18      	ldr	r3, [pc, #96]	@ (8000b4c <MX_I2C2_Init+0x74>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000aee:	4b17      	ldr	r3, [pc, #92]	@ (8000b4c <MX_I2C2_Init+0x74>)
 8000af0:	2201      	movs	r2, #1
 8000af2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000af4:	4b15      	ldr	r3, [pc, #84]	@ (8000b4c <MX_I2C2_Init+0x74>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000afa:	4b14      	ldr	r3, [pc, #80]	@ (8000b4c <MX_I2C2_Init+0x74>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b00:	4b12      	ldr	r3, [pc, #72]	@ (8000b4c <MX_I2C2_Init+0x74>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b06:	4b11      	ldr	r3, [pc, #68]	@ (8000b4c <MX_I2C2_Init+0x74>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b4c <MX_I2C2_Init+0x74>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000b12:	480e      	ldr	r0, [pc, #56]	@ (8000b4c <MX_I2C2_Init+0x74>)
 8000b14:	f001 ff4a 	bl	80029ac <HAL_I2C_Init>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000b1e:	f000 fa3f 	bl	8000fa0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b22:	2100      	movs	r1, #0
 8000b24:	4809      	ldr	r0, [pc, #36]	@ (8000b4c <MX_I2C2_Init+0x74>)
 8000b26:	f002 fc91 	bl	800344c <HAL_I2CEx_ConfigAnalogFilter>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d001      	beq.n	8000b34 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000b30:	f000 fa36 	bl	8000fa0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000b34:	2100      	movs	r1, #0
 8000b36:	4805      	ldr	r0, [pc, #20]	@ (8000b4c <MX_I2C2_Init+0x74>)
 8000b38:	f002 fcd3 	bl	80034e2 <HAL_I2CEx_ConfigDigitalFilter>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000b42:	f000 fa2d 	bl	8000fa0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000b46:	bf00      	nop
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	2000032c 	.word	0x2000032c
 8000b50:	40005800 	.word	0x40005800
 8000b54:	10d19ce4 	.word	0x10d19ce4

08000b58 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b0ac      	sub	sp, #176	@ 0xb0
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b60:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b64:	2200      	movs	r2, #0
 8000b66:	601a      	str	r2, [r3, #0]
 8000b68:	605a      	str	r2, [r3, #4]
 8000b6a:	609a      	str	r2, [r3, #8]
 8000b6c:	60da      	str	r2, [r3, #12]
 8000b6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b70:	f107 0314 	add.w	r3, r7, #20
 8000b74:	2288      	movs	r2, #136	@ 0x88
 8000b76:	2100      	movs	r1, #0
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f009 fdc1 	bl	800a700 <memset>
  if(i2cHandle->Instance==I2C2)
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	4a21      	ldr	r2, [pc, #132]	@ (8000c08 <HAL_I2C_MspInit+0xb0>)
 8000b84:	4293      	cmp	r3, r2
 8000b86:	d13b      	bne.n	8000c00 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000b88:	2380      	movs	r3, #128	@ 0x80
 8000b8a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b90:	f107 0314 	add.w	r3, r7, #20
 8000b94:	4618      	mov	r0, r3
 8000b96:	f003 fb87 	bl	80042a8 <HAL_RCCEx_PeriphCLKConfig>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d001      	beq.n	8000ba4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000ba0:	f000 f9fe 	bl	8000fa0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba4:	4b19      	ldr	r3, [pc, #100]	@ (8000c0c <HAL_I2C_MspInit+0xb4>)
 8000ba6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ba8:	4a18      	ldr	r2, [pc, #96]	@ (8000c0c <HAL_I2C_MspInit+0xb4>)
 8000baa:	f043 0302 	orr.w	r3, r3, #2
 8000bae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bb0:	4b16      	ldr	r3, [pc, #88]	@ (8000c0c <HAL_I2C_MspInit+0xb4>)
 8000bb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bb4:	f003 0302 	and.w	r3, r3, #2
 8000bb8:	613b      	str	r3, [r7, #16]
 8000bba:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000bbc:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000bc0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bc4:	2312      	movs	r3, #18
 8000bc6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bd0:	2303      	movs	r3, #3
 8000bd2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000bd6:	2304      	movs	r3, #4
 8000bd8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bdc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000be0:	4619      	mov	r1, r3
 8000be2:	480b      	ldr	r0, [pc, #44]	@ (8000c10 <HAL_I2C_MspInit+0xb8>)
 8000be4:	f001 fd20 	bl	8002628 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000be8:	4b08      	ldr	r3, [pc, #32]	@ (8000c0c <HAL_I2C_MspInit+0xb4>)
 8000bea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bec:	4a07      	ldr	r2, [pc, #28]	@ (8000c0c <HAL_I2C_MspInit+0xb4>)
 8000bee:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000bf2:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bf4:	4b05      	ldr	r3, [pc, #20]	@ (8000c0c <HAL_I2C_MspInit+0xb4>)
 8000bf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bf8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000bfc:	60fb      	str	r3, [r7, #12]
 8000bfe:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000c00:	bf00      	nop
 8000c02:	37b0      	adds	r7, #176	@ 0xb0
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	40005800 	.word	0x40005800
 8000c0c:	40021000 	.word	0x40021000
 8000c10:	48000400 	.word	0x48000400

08000c14 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) &chr, 1, HAL_MAX_DELAY);
 8000c1c:	1d39      	adds	r1, r7, #4
 8000c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c22:	2201      	movs	r2, #1
 8000c24:	4803      	ldr	r0, [pc, #12]	@ (8000c34 <__io_putchar+0x20>)
 8000c26:	f006 fe7f 	bl	8007928 <HAL_UART_Transmit>
	return chr;
 8000c2a:	687b      	ldr	r3, [r7, #4]
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	3708      	adds	r7, #8
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	20000acc 	.word	0x20000acc

08000c38 <init_shell>:

	return 0;
}*/

void init_shell(void *unused)
{
 8000c38:	b590      	push	{r4, r7, lr}
 8000c3a:	b085      	sub	sp, #20
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
	h_shell.drv.receive = drv_uart2_receive;
 8000c40:	4b10      	ldr	r3, [pc, #64]	@ (8000c84 <init_shell+0x4c>)
 8000c42:	4a11      	ldr	r2, [pc, #68]	@ (8000c88 <init_shell+0x50>)
 8000c44:	f8c3 2358 	str.w	r2, [r3, #856]	@ 0x358
	h_shell.drv.transmit = drv_uart2_transmit;
 8000c48:	4b0e      	ldr	r3, [pc, #56]	@ (8000c84 <init_shell+0x4c>)
 8000c4a:	4a10      	ldr	r2, [pc, #64]	@ (8000c8c <init_shell+0x54>)
 8000c4c:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354

	shell_init(&h_shell);
 8000c50:	480c      	ldr	r0, [pc, #48]	@ (8000c84 <init_shell+0x4c>)
 8000c52:	f000 fcc3 	bl	80015dc <shell_init>
	shell_add(&h_shell, 'l', shell_control_led, "Control LEDs: l <port> <pin> <state>");
 8000c56:	4b0e      	ldr	r3, [pc, #56]	@ (8000c90 <init_shell+0x58>)
 8000c58:	4a0e      	ldr	r2, [pc, #56]	@ (8000c94 <init_shell+0x5c>)
 8000c5a:	216c      	movs	r1, #108	@ 0x6c
 8000c5c:	4809      	ldr	r0, [pc, #36]	@ (8000c84 <init_shell+0x4c>)
 8000c5e:	f000 fce9 	bl	8001634 <shell_add>

	const char *startup_msg = "\r\nType commands:\r\n";
 8000c62:	4b0d      	ldr	r3, [pc, #52]	@ (8000c98 <init_shell+0x60>)
 8000c64:	60fb      	str	r3, [r7, #12]
	h_shell.drv.transmit(startup_msg, strlen(startup_msg));
 8000c66:	4b07      	ldr	r3, [pc, #28]	@ (8000c84 <init_shell+0x4c>)
 8000c68:	f8d3 4354 	ldr.w	r4, [r3, #852]	@ 0x354
 8000c6c:	68f8      	ldr	r0, [r7, #12]
 8000c6e:	f7ff faaf 	bl	80001d0 <strlen>
 8000c72:	4603      	mov	r3, r0
 8000c74:	b29b      	uxth	r3, r3
 8000c76:	4619      	mov	r1, r3
 8000c78:	68f8      	ldr	r0, [r7, #12]
 8000c7a:	47a0      	blx	r4
}
 8000c7c:	bf00      	nop
 8000c7e:	3714      	adds	r7, #20
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd90      	pop	{r4, r7, pc}
 8000c84:	20000380 	.word	0x20000380
 8000c88:	08000909 	.word	0x08000909
 8000c8c:	08000931 	.word	0x08000931
 8000c90:	0800b6ac 	.word	0x0800b6ac
 8000c94:	0800076d 	.word	0x0800076d
 8000c98:	0800b6d4 	.word	0x0800b6d4

08000c9c <Task_control_Led>:
void Task_control_Led(void *argument)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]

	LED_Driver_Init(&led_driver);
 8000ca4:	4806      	ldr	r0, [pc, #24]	@ (8000cc0 <Task_control_Led+0x24>)
 8000ca6:	f7ff fd3d 	bl	8000724 <LED_Driver_Init>
	init_shell(NULL);
 8000caa:	2000      	movs	r0, #0
 8000cac:	f7ff ffc4 	bl	8000c38 <init_shell>
	shell_run(&h_shell);
 8000cb0:	4804      	ldr	r0, [pc, #16]	@ (8000cc4 <Task_control_Led+0x28>)
 8000cb2:	f000 fd6b 	bl	800178c <shell_run>
}
 8000cb6:	bf00      	nop
 8000cb8:	3708      	adds	r7, #8
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	200006dc 	.word	0x200006dc
 8000cc4:	20000380 	.word	0x20000380

08000cc8 <Task_Chenillard>:


void Task_Chenillard(void *unused)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]

	LED_Driver_Init(&led_driver);
 8000cd0:	4804      	ldr	r0, [pc, #16]	@ (8000ce4 <Task_Chenillard+0x1c>)
 8000cd2:	f7ff fd27 	bl	8000724 <LED_Driver_Init>
	printf("\r\n Chenillard dans une task\r\n");
 8000cd6:	4804      	ldr	r0, [pc, #16]	@ (8000ce8 <Task_Chenillard+0x20>)
 8000cd8:	f009 fbfe 	bl	800a4d8 <puts>
	while(1){
		led_driver.chenillard();
 8000cdc:	4b01      	ldr	r3, [pc, #4]	@ (8000ce4 <Task_Chenillard+0x1c>)
 8000cde:	68db      	ldr	r3, [r3, #12]
 8000ce0:	4798      	blx	r3
 8000ce2:	e7fb      	b.n	8000cdc <Task_Chenillard+0x14>
 8000ce4:	200006dc 	.word	0x200006dc
 8000ce8:	0800b6e8 	.word	0x0800b6e8

08000cec <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b088      	sub	sp, #32
 8000cf0:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000cf2:	f001 f8dd 	bl	8001eb0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000cf6:	f000 f861 	bl	8000dbc <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 8000cfa:	f000 f8b0 	bl	8000e5e <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000cfe:	f7ff fe69 	bl	80009d4 <MX_GPIO_Init>
	MX_DMA_Init();
 8000d02:	f7ff fc35 	bl	8000570 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8000d06:	f001 f815 	bl	8001d34 <MX_USART2_UART_Init>
	MX_SPI3_Init();
 8000d0a:	f000 fdc9 	bl	80018a0 <MX_SPI3_Init>
	MX_I2C2_Init();
 8000d0e:	f7ff fee3 	bl	8000ad8 <MX_I2C2_Init>
	MX_SAI2_Init();
 8000d12:	f000 f94b 	bl	8000fac <MX_SAI2_Init>
	/* USER CODE BEGIN 2 */

	__HAL_SAI_ENABLE(&hsai_BlockA2);
 8000d16:	4b1f      	ldr	r3, [pc, #124]	@ (8000d94 <main+0xa8>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	681a      	ldr	r2, [r3, #0]
 8000d1c:	4b1d      	ldr	r3, [pc, #116]	@ (8000d94 <main+0xa8>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000d24:	601a      	str	r2, [r3, #0]
	sgtl5000_handle.hi2c = &hi2c2;
 8000d26:	4b1c      	ldr	r3, [pc, #112]	@ (8000d98 <main+0xac>)
 8000d28:	4a1c      	ldr	r2, [pc, #112]	@ (8000d9c <main+0xb0>)
 8000d2a:	601a      	str	r2, [r3, #0]
	sgtl5000_handle.i2c_address = SGTL5000_I2C_ADDR_WRITE;
 8000d2c:	4b1a      	ldr	r3, [pc, #104]	@ (8000d98 <main+0xac>)
 8000d2e:	2214      	movs	r2, #20
 8000d30:	809a      	strh	r2, [r3, #4]
	sgtl5000_init(&sgtl5000_handle);
 8000d32:	4819      	ldr	r0, [pc, #100]	@ (8000d98 <main+0xac>)
 8000d34:	f000 fb2c 	bl	8001390 <sgtl5000_init>

	// Start SAI DMA transfers
	HAL_SAI_Transmit_DMA(&hsai_BlockA2, (uint8_t*)audio_tx_buffer, AUDIO_BUFFER_SIZE);
 8000d38:	2260      	movs	r2, #96	@ 0x60
 8000d3a:	4919      	ldr	r1, [pc, #100]	@ (8000da0 <main+0xb4>)
 8000d3c:	4815      	ldr	r0, [pc, #84]	@ (8000d94 <main+0xa8>)
 8000d3e:	f004 ffd7 	bl	8005cf0 <HAL_SAI_Transmit_DMA>
	HAL_SAI_Receive_DMA(&hsai_BlockB2, (uint8_t*)audio_rx_buffer, AUDIO_BUFFER_SIZE);
 8000d42:	2260      	movs	r2, #96	@ 0x60
 8000d44:	4917      	ldr	r1, [pc, #92]	@ (8000da4 <main+0xb8>)
 8000d46:	4818      	ldr	r0, [pc, #96]	@ (8000da8 <main+0xbc>)
 8000d48:	f005 f882 	bl	8005e50 <HAL_SAI_Receive_DMA>
     {
     Error_Handler();
     }*/


	xTaskCreate(Task_Chenillard,"Task_Chenillard", 256, NULL, 1, NULL);
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	9301      	str	r3, [sp, #4]
 8000d50:	2301      	movs	r3, #1
 8000d52:	9300      	str	r3, [sp, #0]
 8000d54:	2300      	movs	r3, #0
 8000d56:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d5a:	4914      	ldr	r1, [pc, #80]	@ (8000dac <main+0xc0>)
 8000d5c:	4814      	ldr	r0, [pc, #80]	@ (8000db0 <main+0xc4>)
 8000d5e:	f008 f90b 	bl	8008f78 <xTaskCreate>
	xTaskCreate(Task_control_Led,"Task_control_led", 256, NULL, 2, NULL);
 8000d62:	2300      	movs	r3, #0
 8000d64:	9301      	str	r3, [sp, #4]
 8000d66:	2302      	movs	r3, #2
 8000d68:	9300      	str	r3, [sp, #0]
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d70:	4910      	ldr	r1, [pc, #64]	@ (8000db4 <main+0xc8>)
 8000d72:	4811      	ldr	r0, [pc, #68]	@ (8000db8 <main+0xcc>)
 8000d74:	f008 f900 	bl	8008f78 <xTaskCreate>
	//xTaskCreate(task_read_CHIP_ID,"task_read_CHIP_ID", 256, NULL, 3, NULL);
	vTaskStartScheduler();
 8000d78:	f008 fa84 	bl	8009284 <vTaskStartScheduler>
    h_shell.drv.transmit = drv_uart2_transmit;

    shell_init(&h_shell);
    shell_add(&h_shell, 'l', fonction, "loggle LEDs");
    shell_run(&h_shell);*/
	init_MCP23017();
 8000d7c:	f7ff fc7a 	bl	8000674 <init_MCP23017>
	LED_Driver_t led_driver;
	LED_Driver_Init(&led_driver);
 8000d80:	463b      	mov	r3, r7
 8000d82:	4618      	mov	r0, r3
 8000d84:	f7ff fcce 	bl	8000724 <LED_Driver_Init>


	/* USER CODE END 2 */

	/* Call init function for freertos objects (in cmsis_os2.c) */
	MX_FREERTOS_Init();
 8000d88:	f7ff fe00 	bl	800098c <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 8000d8c:	f007 ff79 	bl	8008c82 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8000d90:	bf00      	nop
 8000d92:	e7fd      	b.n	8000d90 <main+0xa4>
 8000d94:	2000087c 	.word	0x2000087c
 8000d98:	200006f4 	.word	0x200006f4
 8000d9c:	2000032c 	.word	0x2000032c
 8000da0:	200006fc 	.word	0x200006fc
 8000da4:	200007bc 	.word	0x200007bc
 8000da8:	20000900 	.word	0x20000900
 8000dac:	0800b708 	.word	0x0800b708
 8000db0:	08000cc9 	.word	0x08000cc9
 8000db4:	0800b718 	.word	0x0800b718
 8000db8:	08000c9d 	.word	0x08000c9d

08000dbc <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b096      	sub	sp, #88	@ 0x58
 8000dc0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dc2:	f107 0314 	add.w	r3, r7, #20
 8000dc6:	2244      	movs	r2, #68	@ 0x44
 8000dc8:	2100      	movs	r1, #0
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f009 fc98 	bl	800a700 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dd0:	463b      	mov	r3, r7
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	601a      	str	r2, [r3, #0]
 8000dd6:	605a      	str	r2, [r3, #4]
 8000dd8:	609a      	str	r2, [r3, #8]
 8000dda:	60da      	str	r2, [r3, #12]
 8000ddc:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000dde:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000de2:	f002 fbd9 	bl	8003598 <HAL_PWREx_ControlVoltageScaling>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <SystemClock_Config+0x34>
	{
		Error_Handler();
 8000dec:	f000 f8d8 	bl	8000fa0 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000df0:	2302      	movs	r3, #2
 8000df2:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000df4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000df8:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dfa:	2310      	movs	r3, #16
 8000dfc:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dfe:	2302      	movs	r3, #2
 8000e00:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e02:	2302      	movs	r3, #2
 8000e04:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8000e06:	2301      	movs	r3, #1
 8000e08:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 10;
 8000e0a:	230a      	movs	r3, #10
 8000e0c:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000e0e:	2307      	movs	r3, #7
 8000e10:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000e12:	2302      	movs	r3, #2
 8000e14:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000e16:	2302      	movs	r3, #2
 8000e18:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e1a:	f107 0314 	add.w	r3, r7, #20
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f002 fc10 	bl	8003644 <HAL_RCC_OscConfig>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <SystemClock_Config+0x72>
	{
		Error_Handler();
 8000e2a:	f000 f8b9 	bl	8000fa0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e2e:	230f      	movs	r3, #15
 8000e30:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e32:	2303      	movs	r3, #3
 8000e34:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e36:	2300      	movs	r3, #0
 8000e38:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e42:	463b      	mov	r3, r7
 8000e44:	2104      	movs	r1, #4
 8000e46:	4618      	mov	r0, r3
 8000e48:	f002 ffd8 	bl	8003dfc <HAL_RCC_ClockConfig>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <SystemClock_Config+0x9a>
	{
		Error_Handler();
 8000e52:	f000 f8a5 	bl	8000fa0 <Error_Handler>
	}
}
 8000e56:	bf00      	nop
 8000e58:	3758      	adds	r7, #88	@ 0x58
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}

08000e5e <PeriphCommonClock_Config>:
/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void)
{
 8000e5e:	b580      	push	{r7, lr}
 8000e60:	b0a2      	sub	sp, #136	@ 0x88
 8000e62:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e64:	463b      	mov	r3, r7
 8000e66:	2288      	movs	r2, #136	@ 0x88
 8000e68:	2100      	movs	r1, #0
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f009 fc48 	bl	800a700 <memset>

	/** Initializes the peripherals clock
	 */
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8000e70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e74:	603b      	str	r3, [r7, #0]
	PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8000e76:	2300      	movs	r3, #0
 8000e78:	66bb      	str	r3, [r7, #104]	@ 0x68
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000e7a:	2302      	movs	r3, #2
 8000e7c:	607b      	str	r3, [r7, #4]
	PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.PLLSAI1.PLLSAI1N = 13;
 8000e82:	230d      	movs	r3, #13
 8000e84:	60fb      	str	r3, [r7, #12]
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 8000e86:	2311      	movs	r3, #17
 8000e88:	613b      	str	r3, [r7, #16]
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000e8a:	2302      	movs	r3, #2
 8000e8c:	617b      	str	r3, [r7, #20]
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000e8e:	2302      	movs	r3, #2
 8000e90:	61bb      	str	r3, [r7, #24]
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8000e92:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e96:	61fb      	str	r3, [r7, #28]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e98:	463b      	mov	r3, r7
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f003 fa04 	bl	80042a8 <HAL_RCCEx_PeriphCLKConfig>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d001      	beq.n	8000eaa <PeriphCommonClock_Config+0x4c>
	{
		Error_Handler();
 8000ea6:	f000 f87b 	bl	8000fa0 <Error_Handler>
	}
}
 8000eaa:	bf00      	nop
 8000eac:	3788      	adds	r7, #136	@ 0x88
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}

08000eb2 <HAL_SAI_TxHalfCpltCallback>:
	}
}

// SAI Transmit Half-Complete Callback
void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8000eb2:	b480      	push	{r7}
 8000eb4:	b083      	sub	sp, #12
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	6078      	str	r0, [r7, #4]

			audio_tx_buffer[(2 * i)] = output_sample; // Left Channel
			audio_tx_buffer[(2 * i) + 1] = output_sample; // Right Channel
		}
	}*/
}
 8000eba:	bf00      	nop
 8000ebc:	370c      	adds	r7, #12
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr

08000ec6 <HAL_SAI_TxCpltCallback>:

// SAI Transmit Complete Callback
void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8000ec6:	b480      	push	{r7}
 8000ec8:	b083      	sub	sp, #12
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	6078      	str	r0, [r7, #4]

			audio_tx_buffer[AUDIO_BLOCK_SIZE * 2 + (2 * i)] = output_sample;
			audio_tx_buffer[AUDIO_BLOCK_SIZE * 2 + (2 * i) + 1] = output_sample;
		}
	}*/
}
 8000ece:	bf00      	nop
 8000ed0:	370c      	adds	r7, #12
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr
	...

08000edc <HAL_SAI_RxHalfCpltCallback>:


void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b085      	sub	sp, #20
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
	if (hsai->Instance == SAI2_Block_B)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a0c      	ldr	r2, [pc, #48]	@ (8000f1c <HAL_SAI_RxHalfCpltCallback+0x40>)
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d110      	bne.n	8000f10 <HAL_SAI_RxHalfCpltCallback+0x34>
	{
		// Process the first half of the RX buffer
		// Copy first half of RX buffer to first half of TX buffer
		for (int i = 0; i < AUDIO_BLOCK_SIZE * 2; i++) {
 8000eee:	2300      	movs	r3, #0
 8000ef0:	60fb      	str	r3, [r7, #12]
 8000ef2:	e00a      	b.n	8000f0a <HAL_SAI_RxHalfCpltCallback+0x2e>
			audio_tx_buffer[i] = audio_rx_buffer[i];
 8000ef4:	4a0a      	ldr	r2, [pc, #40]	@ (8000f20 <HAL_SAI_RxHalfCpltCallback+0x44>)
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000efc:	4a09      	ldr	r2, [pc, #36]	@ (8000f24 <HAL_SAI_RxHalfCpltCallback+0x48>)
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int i = 0; i < AUDIO_BLOCK_SIZE * 2; i++) {
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	3301      	adds	r3, #1
 8000f08:	60fb      	str	r3, [r7, #12]
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	2b2f      	cmp	r3, #47	@ 0x2f
 8000f0e:	ddf1      	ble.n	8000ef4 <HAL_SAI_RxHalfCpltCallback+0x18>
		}
	}
}
 8000f10:	bf00      	nop
 8000f12:	3714      	adds	r7, #20
 8000f14:	46bd      	mov	sp, r7
 8000f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1a:	4770      	bx	lr
 8000f1c:	40015824 	.word	0x40015824
 8000f20:	200007bc 	.word	0x200007bc
 8000f24:	200006fc 	.word	0x200006fc

08000f28 <HAL_SAI_RxCpltCallback>:

// SAI Receive Complete Callback
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b085      	sub	sp, #20
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
	if (hsai->Instance == SAI2_Block_B)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a0e      	ldr	r2, [pc, #56]	@ (8000f70 <HAL_SAI_RxCpltCallback+0x48>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d113      	bne.n	8000f62 <HAL_SAI_RxCpltCallback+0x3a>
	{
		// Process the second half of the RX buffer
		// Copy second half of RX buffer to second half of TX buffer
		for (int i = 0; i < AUDIO_BLOCK_SIZE * 2; i++) {
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	60fb      	str	r3, [r7, #12]
 8000f3e:	e00d      	b.n	8000f5c <HAL_SAI_RxCpltCallback+0x34>
			audio_tx_buffer[AUDIO_BLOCK_SIZE * 2 + i] = audio_rx_buffer[AUDIO_BLOCK_SIZE * 2 + i];
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	3330      	adds	r3, #48	@ 0x30
 8000f4a:	490a      	ldr	r1, [pc, #40]	@ (8000f74 <HAL_SAI_RxCpltCallback+0x4c>)
 8000f4c:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8000f50:	4a09      	ldr	r2, [pc, #36]	@ (8000f78 <HAL_SAI_RxCpltCallback+0x50>)
 8000f52:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int i = 0; i < AUDIO_BLOCK_SIZE * 2; i++) {
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	3301      	adds	r3, #1
 8000f5a:	60fb      	str	r3, [r7, #12]
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	2b2f      	cmp	r3, #47	@ 0x2f
 8000f60:	ddee      	ble.n	8000f40 <HAL_SAI_RxCpltCallback+0x18>
		}
	}
}
 8000f62:	bf00      	nop
 8000f64:	3714      	adds	r7, #20
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	40015824 	.word	0x40015824
 8000f74:	200007bc 	.word	0x200007bc
 8000f78:	200006fc 	.word	0x200006fc

08000f7c <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM7) {
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a04      	ldr	r2, [pc, #16]	@ (8000f9c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d101      	bne.n	8000f92 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8000f8e:	f000 ffaf 	bl	8001ef0 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000f92:	bf00      	nop
 8000f94:	3708      	adds	r7, #8
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	40001400 	.word	0x40001400

08000fa0 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fa4:	b672      	cpsid	i
}
 8000fa6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000fa8:	bf00      	nop
 8000faa:	e7fd      	b.n	8000fa8 <Error_Handler+0x8>

08000fac <MX_SAI2_Init>:
DMA_HandleTypeDef hdma_sai2_a;
DMA_HandleTypeDef hdma_sai2_b;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8000fb0:	4b2a      	ldr	r3, [pc, #168]	@ (800105c <MX_SAI2_Init+0xb0>)
 8000fb2:	4a2b      	ldr	r2, [pc, #172]	@ (8001060 <MX_SAI2_Init+0xb4>)
 8000fb4:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000fb6:	4b29      	ldr	r3, [pc, #164]	@ (800105c <MX_SAI2_Init+0xb0>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000fbc:	4b27      	ldr	r3, [pc, #156]	@ (800105c <MX_SAI2_Init+0xb0>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000fc2:	4b26      	ldr	r3, [pc, #152]	@ (800105c <MX_SAI2_Init+0xb0>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000fc8:	4b24      	ldr	r3, [pc, #144]	@ (800105c <MX_SAI2_Init+0xb0>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000fce:	4b23      	ldr	r3, [pc, #140]	@ (800105c <MX_SAI2_Init+0xb0>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8000fd4:	4b21      	ldr	r3, [pc, #132]	@ (800105c <MX_SAI2_Init+0xb0>)
 8000fd6:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000fda:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000fdc:	4b1f      	ldr	r3, [pc, #124]	@ (800105c <MX_SAI2_Init+0xb0>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000fe2:	4b1e      	ldr	r3, [pc, #120]	@ (800105c <MX_SAI2_Init+0xb0>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000fe8:	4b1c      	ldr	r3, [pc, #112]	@ (800105c <MX_SAI2_Init+0xb0>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000fee:	4b1b      	ldr	r3, [pc, #108]	@ (800105c <MX_SAI2_Init+0xb0>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	4818      	ldr	r0, [pc, #96]	@ (800105c <MX_SAI2_Init+0xb0>)
 8000ffc:	f004 fc6e 	bl	80058dc <HAL_SAI_InitProtocol>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 8001006:	f7ff ffcb 	bl	8000fa0 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 800100a:	4b16      	ldr	r3, [pc, #88]	@ (8001064 <MX_SAI2_Init+0xb8>)
 800100c:	4a16      	ldr	r2, [pc, #88]	@ (8001068 <MX_SAI2_Init+0xbc>)
 800100e:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8001010:	4b14      	ldr	r3, [pc, #80]	@ (8001064 <MX_SAI2_Init+0xb8>)
 8001012:	2203      	movs	r2, #3
 8001014:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8001016:	4b13      	ldr	r3, [pc, #76]	@ (8001064 <MX_SAI2_Init+0xb8>)
 8001018:	2201      	movs	r2, #1
 800101a:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800101c:	4b11      	ldr	r3, [pc, #68]	@ (8001064 <MX_SAI2_Init+0xb8>)
 800101e:	2200      	movs	r2, #0
 8001020:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001022:	4b10      	ldr	r3, [pc, #64]	@ (8001064 <MX_SAI2_Init+0xb8>)
 8001024:	2200      	movs	r2, #0
 8001026:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001028:	4b0e      	ldr	r3, [pc, #56]	@ (8001064 <MX_SAI2_Init+0xb8>)
 800102a:	2200      	movs	r2, #0
 800102c:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 800102e:	4b0d      	ldr	r3, [pc, #52]	@ (8001064 <MX_SAI2_Init+0xb8>)
 8001030:	2200      	movs	r2, #0
 8001032:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001034:	4b0b      	ldr	r3, [pc, #44]	@ (8001064 <MX_SAI2_Init+0xb8>)
 8001036:	2200      	movs	r2, #0
 8001038:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800103a:	4b0a      	ldr	r3, [pc, #40]	@ (8001064 <MX_SAI2_Init+0xb8>)
 800103c:	2200      	movs	r2, #0
 800103e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8001040:	2302      	movs	r3, #2
 8001042:	2200      	movs	r2, #0
 8001044:	2100      	movs	r1, #0
 8001046:	4807      	ldr	r0, [pc, #28]	@ (8001064 <MX_SAI2_Init+0xb8>)
 8001048:	f004 fc48 	bl	80058dc <HAL_SAI_InitProtocol>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 8001052:	f7ff ffa5 	bl	8000fa0 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8001056:	bf00      	nop
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	2000087c 	.word	0x2000087c
 8001060:	40015804 	.word	0x40015804
 8001064:	20000900 	.word	0x20000900
 8001068:	40015824 	.word	0x40015824

0800106c <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b08a      	sub	sp, #40	@ 0x28
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a64      	ldr	r2, [pc, #400]	@ (800120c <HAL_SAI_MspInit+0x1a0>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d15e      	bne.n	800113c <HAL_SAI_MspInit+0xd0>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 800107e:	4b64      	ldr	r3, [pc, #400]	@ (8001210 <HAL_SAI_MspInit+0x1a4>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d113      	bne.n	80010ae <HAL_SAI_MspInit+0x42>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8001086:	4b63      	ldr	r3, [pc, #396]	@ (8001214 <HAL_SAI_MspInit+0x1a8>)
 8001088:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800108a:	4a62      	ldr	r2, [pc, #392]	@ (8001214 <HAL_SAI_MspInit+0x1a8>)
 800108c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001090:	6613      	str	r3, [r2, #96]	@ 0x60
 8001092:	4b60      	ldr	r3, [pc, #384]	@ (8001214 <HAL_SAI_MspInit+0x1a8>)
 8001094:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001096:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800109a:	613b      	str	r3, [r7, #16]
 800109c:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 800109e:	2200      	movs	r2, #0
 80010a0:	2105      	movs	r1, #5
 80010a2:	204b      	movs	r0, #75	@ 0x4b
 80010a4:	f001 f820 	bl	80020e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI2_IRQn);
 80010a8:	204b      	movs	r0, #75	@ 0x4b
 80010aa:	f001 f839 	bl	8002120 <HAL_NVIC_EnableIRQ>
    }
    SAI2_client ++;
 80010ae:	4b58      	ldr	r3, [pc, #352]	@ (8001210 <HAL_SAI_MspInit+0x1a4>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	3301      	adds	r3, #1
 80010b4:	4a56      	ldr	r2, [pc, #344]	@ (8001210 <HAL_SAI_MspInit+0x1a4>)
 80010b6:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80010b8:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80010bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010be:	2302      	movs	r3, #2
 80010c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c2:	2300      	movs	r3, #0
 80010c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c6:	2300      	movs	r3, #0
 80010c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80010ca:	230d      	movs	r3, #13
 80010cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ce:	f107 0314 	add.w	r3, r7, #20
 80010d2:	4619      	mov	r1, r3
 80010d4:	4850      	ldr	r0, [pc, #320]	@ (8001218 <HAL_SAI_MspInit+0x1ac>)
 80010d6:	f001 faa7 	bl	8002628 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Channel6;
 80010da:	4b50      	ldr	r3, [pc, #320]	@ (800121c <HAL_SAI_MspInit+0x1b0>)
 80010dc:	4a50      	ldr	r2, [pc, #320]	@ (8001220 <HAL_SAI_MspInit+0x1b4>)
 80010de:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_1;
 80010e0:	4b4e      	ldr	r3, [pc, #312]	@ (800121c <HAL_SAI_MspInit+0x1b0>)
 80010e2:	2201      	movs	r2, #1
 80010e4:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010e6:	4b4d      	ldr	r3, [pc, #308]	@ (800121c <HAL_SAI_MspInit+0x1b0>)
 80010e8:	2210      	movs	r2, #16
 80010ea:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 80010ec:	4b4b      	ldr	r3, [pc, #300]	@ (800121c <HAL_SAI_MspInit+0x1b0>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 80010f2:	4b4a      	ldr	r3, [pc, #296]	@ (800121c <HAL_SAI_MspInit+0x1b0>)
 80010f4:	2280      	movs	r2, #128	@ 0x80
 80010f6:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80010f8:	4b48      	ldr	r3, [pc, #288]	@ (800121c <HAL_SAI_MspInit+0x1b0>)
 80010fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010fe:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001100:	4b46      	ldr	r3, [pc, #280]	@ (800121c <HAL_SAI_MspInit+0x1b0>)
 8001102:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001106:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8001108:	4b44      	ldr	r3, [pc, #272]	@ (800121c <HAL_SAI_MspInit+0x1b0>)
 800110a:	2220      	movs	r2, #32
 800110c:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_LOW;
 800110e:	4b43      	ldr	r3, [pc, #268]	@ (800121c <HAL_SAI_MspInit+0x1b0>)
 8001110:	2200      	movs	r2, #0
 8001112:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8001114:	4841      	ldr	r0, [pc, #260]	@ (800121c <HAL_SAI_MspInit+0x1b0>)
 8001116:	f001 f811 	bl	800213c <HAL_DMA_Init>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <HAL_SAI_MspInit+0xb8>
    {
      Error_Handler();
 8001120:	f7ff ff3e 	bl	8000fa0 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_a);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	4a3d      	ldr	r2, [pc, #244]	@ (800121c <HAL_SAI_MspInit+0x1b0>)
 8001128:	671a      	str	r2, [r3, #112]	@ 0x70
 800112a:	4a3c      	ldr	r2, [pc, #240]	@ (800121c <HAL_SAI_MspInit+0x1b0>)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_a);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	4a3a      	ldr	r2, [pc, #232]	@ (800121c <HAL_SAI_MspInit+0x1b0>)
 8001134:	66da      	str	r2, [r3, #108]	@ 0x6c
 8001136:	4a39      	ldr	r2, [pc, #228]	@ (800121c <HAL_SAI_MspInit+0x1b0>)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if(saiHandle->Instance==SAI2_Block_B)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a38      	ldr	r2, [pc, #224]	@ (8001224 <HAL_SAI_MspInit+0x1b8>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d15e      	bne.n	8001204 <HAL_SAI_MspInit+0x198>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 8001146:	4b32      	ldr	r3, [pc, #200]	@ (8001210 <HAL_SAI_MspInit+0x1a4>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d113      	bne.n	8001176 <HAL_SAI_MspInit+0x10a>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 800114e:	4b31      	ldr	r3, [pc, #196]	@ (8001214 <HAL_SAI_MspInit+0x1a8>)
 8001150:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001152:	4a30      	ldr	r2, [pc, #192]	@ (8001214 <HAL_SAI_MspInit+0x1a8>)
 8001154:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001158:	6613      	str	r3, [r2, #96]	@ 0x60
 800115a:	4b2e      	ldr	r3, [pc, #184]	@ (8001214 <HAL_SAI_MspInit+0x1a8>)
 800115c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800115e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001162:	60fb      	str	r3, [r7, #12]
 8001164:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 8001166:	2200      	movs	r2, #0
 8001168:	2105      	movs	r1, #5
 800116a:	204b      	movs	r0, #75	@ 0x4b
 800116c:	f000 ffbc 	bl	80020e8 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI2_IRQn);
 8001170:	204b      	movs	r0, #75	@ 0x4b
 8001172:	f000 ffd5 	bl	8002120 <HAL_NVIC_EnableIRQ>
      }
    SAI2_client ++;
 8001176:	4b26      	ldr	r3, [pc, #152]	@ (8001210 <HAL_SAI_MspInit+0x1a4>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	3301      	adds	r3, #1
 800117c:	4a24      	ldr	r2, [pc, #144]	@ (8001210 <HAL_SAI_MspInit+0x1a4>)
 800117e:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001180:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001184:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001186:	2302      	movs	r3, #2
 8001188:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118a:	2300      	movs	r3, #0
 800118c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800118e:	2300      	movs	r3, #0
 8001190:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001192:	230d      	movs	r3, #13
 8001194:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001196:	f107 0314 	add.w	r3, r7, #20
 800119a:	4619      	mov	r1, r3
 800119c:	4822      	ldr	r0, [pc, #136]	@ (8001228 <HAL_SAI_MspInit+0x1bc>)
 800119e:	f001 fa43 	bl	8002628 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA1_Channel7;
 80011a2:	4b22      	ldr	r3, [pc, #136]	@ (800122c <HAL_SAI_MspInit+0x1c0>)
 80011a4:	4a22      	ldr	r2, [pc, #136]	@ (8001230 <HAL_SAI_MspInit+0x1c4>)
 80011a6:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Request = DMA_REQUEST_1;
 80011a8:	4b20      	ldr	r3, [pc, #128]	@ (800122c <HAL_SAI_MspInit+0x1c0>)
 80011aa:	2201      	movs	r2, #1
 80011ac:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011ae:	4b1f      	ldr	r3, [pc, #124]	@ (800122c <HAL_SAI_MspInit+0x1c0>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 80011b4:	4b1d      	ldr	r3, [pc, #116]	@ (800122c <HAL_SAI_MspInit+0x1c0>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 80011ba:	4b1c      	ldr	r3, [pc, #112]	@ (800122c <HAL_SAI_MspInit+0x1c0>)
 80011bc:	2280      	movs	r2, #128	@ 0x80
 80011be:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80011c0:	4b1a      	ldr	r3, [pc, #104]	@ (800122c <HAL_SAI_MspInit+0x1c0>)
 80011c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011c6:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80011c8:	4b18      	ldr	r3, [pc, #96]	@ (800122c <HAL_SAI_MspInit+0x1c0>)
 80011ca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80011ce:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 80011d0:	4b16      	ldr	r3, [pc, #88]	@ (800122c <HAL_SAI_MspInit+0x1c0>)
 80011d2:	2220      	movs	r2, #32
 80011d4:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 80011d6:	4b15      	ldr	r3, [pc, #84]	@ (800122c <HAL_SAI_MspInit+0x1c0>)
 80011d8:	2200      	movs	r2, #0
 80011da:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 80011dc:	4813      	ldr	r0, [pc, #76]	@ (800122c <HAL_SAI_MspInit+0x1c0>)
 80011de:	f000 ffad 	bl	800213c <HAL_DMA_Init>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <HAL_SAI_MspInit+0x180>
    {
      Error_Handler();
 80011e8:	f7ff feda 	bl	8000fa0 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_b);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	4a0f      	ldr	r2, [pc, #60]	@ (800122c <HAL_SAI_MspInit+0x1c0>)
 80011f0:	671a      	str	r2, [r3, #112]	@ 0x70
 80011f2:	4a0e      	ldr	r2, [pc, #56]	@ (800122c <HAL_SAI_MspInit+0x1c0>)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_b);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	4a0c      	ldr	r2, [pc, #48]	@ (800122c <HAL_SAI_MspInit+0x1c0>)
 80011fc:	66da      	str	r2, [r3, #108]	@ 0x6c
 80011fe:	4a0b      	ldr	r2, [pc, #44]	@ (800122c <HAL_SAI_MspInit+0x1c0>)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 8001204:	bf00      	nop
 8001206:	3728      	adds	r7, #40	@ 0x28
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40015804 	.word	0x40015804
 8001210:	20000a14 	.word	0x20000a14
 8001214:	40021000 	.word	0x40021000
 8001218:	48000400 	.word	0x48000400
 800121c:	20000984 	.word	0x20000984
 8001220:	4002006c 	.word	0x4002006c
 8001224:	40015824 	.word	0x40015824
 8001228:	48000800 	.word	0x48000800
 800122c:	200009cc 	.word	0x200009cc
 8001230:	40020080 	.word	0x40020080

08001234 <sgtl5000_i2c_write_register>:
#include "sgtl5000.h"
#include "main.h"
#include <stdio.h>

HAL_StatusTypeDef sgtl5000_i2c_write_register(h_sgtl5000_t *h_sgtl5000, uint16_t reg, uint16_t value) {
 8001234:	b580      	push	{r7, lr}
 8001236:	b086      	sub	sp, #24
 8001238:	af02      	add	r7, sp, #8
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	460b      	mov	r3, r1
 800123e:	807b      	strh	r3, [r7, #2]
 8001240:	4613      	mov	r3, r2
 8001242:	803b      	strh	r3, [r7, #0]
	uint8_t data[4];
	data[0] = (reg >> 8) & 0xFF;        // High byte of the register address
 8001244:	887b      	ldrh	r3, [r7, #2]
 8001246:	0a1b      	lsrs	r3, r3, #8
 8001248:	b29b      	uxth	r3, r3
 800124a:	b2db      	uxtb	r3, r3
 800124c:	723b      	strb	r3, [r7, #8]
	data[1] = reg & 0xFF;               // Low byte of the register address
 800124e:	887b      	ldrh	r3, [r7, #2]
 8001250:	b2db      	uxtb	r3, r3
 8001252:	727b      	strb	r3, [r7, #9]
	data[2] = (value >> 8) & 0xFF;      // High byte of the value
 8001254:	883b      	ldrh	r3, [r7, #0]
 8001256:	0a1b      	lsrs	r3, r3, #8
 8001258:	b29b      	uxth	r3, r3
 800125a:	b2db      	uxtb	r3, r3
 800125c:	72bb      	strb	r3, [r7, #10]
	data[3] = value & 0xFF;             // Low byte of the value
 800125e:	883b      	ldrh	r3, [r7, #0]
 8001260:	b2db      	uxtb	r3, r3
 8001262:	72fb      	strb	r3, [r7, #11]

	HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(h_sgtl5000->hi2c, h_sgtl5000->i2c_address, data, 4, HAL_MAX_DELAY);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6818      	ldr	r0, [r3, #0]
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	8899      	ldrh	r1, [r3, #4]
 800126c:	f107 0208 	add.w	r2, r7, #8
 8001270:	f04f 33ff 	mov.w	r3, #4294967295
 8001274:	9300      	str	r3, [sp, #0]
 8001276:	2304      	movs	r3, #4
 8001278:	f001 fc34 	bl	8002ae4 <HAL_I2C_Master_Transmit>
 800127c:	4603      	mov	r3, r0
 800127e:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) {
 8001280:	7bfb      	ldrb	r3, [r7, #15]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d005      	beq.n	8001292 <sgtl5000_i2c_write_register+0x5e>
		printf("SGTL5000 Write Error: Reg 0x%04X, Val 0x%04X, Status %d\r\n", reg, value, status);
 8001286:	8879      	ldrh	r1, [r7, #2]
 8001288:	883a      	ldrh	r2, [r7, #0]
 800128a:	7bfb      	ldrb	r3, [r7, #15]
 800128c:	4803      	ldr	r0, [pc, #12]	@ (800129c <sgtl5000_i2c_write_register+0x68>)
 800128e:	f009 f8bb 	bl	800a408 <iprintf>
	}
	return status;
 8001292:	7bfb      	ldrb	r3, [r7, #15]
}
 8001294:	4618      	mov	r0, r3
 8001296:	3710      	adds	r7, #16
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	0800b72c 	.word	0x0800b72c

080012a0 <sgtl5000_i2c_read_register>:

HAL_StatusTypeDef sgtl5000_i2c_read_register(h_sgtl5000_t *h_sgtl5000, uint16_t reg, uint16_t *value) {
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b088      	sub	sp, #32
 80012a4:	af02      	add	r7, sp, #8
 80012a6:	60f8      	str	r0, [r7, #12]
 80012a8:	460b      	mov	r3, r1
 80012aa:	607a      	str	r2, [r7, #4]
 80012ac:	817b      	strh	r3, [r7, #10]
	uint8_t reg_addr[2];
	uint8_t data_rx[2];

	reg_addr[0] = (reg >> 8) & 0xFF;    // High byte of the register address
 80012ae:	897b      	ldrh	r3, [r7, #10]
 80012b0:	0a1b      	lsrs	r3, r3, #8
 80012b2:	b29b      	uxth	r3, r3
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	753b      	strb	r3, [r7, #20]
	reg_addr[1] = reg & 0xFF;           // Low byte of the register address
 80012b8:	897b      	ldrh	r3, [r7, #10]
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	757b      	strb	r3, [r7, #21]

	// Send register address
	HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(h_sgtl5000->hi2c, h_sgtl5000->i2c_address, reg_addr, 2, HAL_MAX_DELAY);
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	6818      	ldr	r0, [r3, #0]
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	8899      	ldrh	r1, [r3, #4]
 80012c6:	f107 0214 	add.w	r2, r7, #20
 80012ca:	f04f 33ff 	mov.w	r3, #4294967295
 80012ce:	9300      	str	r3, [sp, #0]
 80012d0:	2302      	movs	r3, #2
 80012d2:	f001 fc07 	bl	8002ae4 <HAL_I2C_Master_Transmit>
 80012d6:	4603      	mov	r3, r0
 80012d8:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) {
 80012da:	7dfb      	ldrb	r3, [r7, #23]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d007      	beq.n	80012f0 <sgtl5000_i2c_read_register+0x50>
		printf("SGTL5000 Read Error (Addr Tx): Reg 0x%04X, Status %d\r\n", reg, status);
 80012e0:	897b      	ldrh	r3, [r7, #10]
 80012e2:	7dfa      	ldrb	r2, [r7, #23]
 80012e4:	4619      	mov	r1, r3
 80012e6:	4816      	ldr	r0, [pc, #88]	@ (8001340 <sgtl5000_i2c_read_register+0xa0>)
 80012e8:	f009 f88e 	bl	800a408 <iprintf>
		return status;
 80012ec:	7dfb      	ldrb	r3, [r7, #23]
 80012ee:	e023      	b.n	8001338 <sgtl5000_i2c_read_register+0x98>
	}

	// Receive data
	status = HAL_I2C_Master_Receive(h_sgtl5000->hi2c, h_sgtl5000->i2c_address, data_rx, 2, HAL_MAX_DELAY);
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	6818      	ldr	r0, [r3, #0]
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	8899      	ldrh	r1, [r3, #4]
 80012f8:	f107 0210 	add.w	r2, r7, #16
 80012fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001300:	9300      	str	r3, [sp, #0]
 8001302:	2302      	movs	r3, #2
 8001304:	f001 fd06 	bl	8002d14 <HAL_I2C_Master_Receive>
 8001308:	4603      	mov	r3, r0
 800130a:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) {
 800130c:	7dfb      	ldrb	r3, [r7, #23]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d007      	beq.n	8001322 <sgtl5000_i2c_read_register+0x82>
		printf("SGTL5000 Read Error (Data Rx): Reg 0x%04X, Status %d\r\n", reg, status);
 8001312:	897b      	ldrh	r3, [r7, #10]
 8001314:	7dfa      	ldrb	r2, [r7, #23]
 8001316:	4619      	mov	r1, r3
 8001318:	480a      	ldr	r0, [pc, #40]	@ (8001344 <sgtl5000_i2c_read_register+0xa4>)
 800131a:	f009 f875 	bl	800a408 <iprintf>
		return status;
 800131e:	7dfb      	ldrb	r3, [r7, #23]
 8001320:	e00a      	b.n	8001338 <sgtl5000_i2c_read_register+0x98>
	}

	*value = (data_rx[0] << 8) | data_rx[1]; // Combine bytes to 16-bit value
 8001322:	7c3b      	ldrb	r3, [r7, #16]
 8001324:	021b      	lsls	r3, r3, #8
 8001326:	b21a      	sxth	r2, r3
 8001328:	7c7b      	ldrb	r3, [r7, #17]
 800132a:	b21b      	sxth	r3, r3
 800132c:	4313      	orrs	r3, r2
 800132e:	b21b      	sxth	r3, r3
 8001330:	b29a      	uxth	r2, r3
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	801a      	strh	r2, [r3, #0]
	return HAL_OK;
 8001336:	2300      	movs	r3, #0
}
 8001338:	4618      	mov	r0, r3
 800133a:	3718      	adds	r7, #24
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	0800b768 	.word	0x0800b768
 8001344:	0800b7a0 	.word	0x0800b7a0

08001348 <sgtl5000_i2c_set_bit>:

HAL_StatusTypeDef sgtl5000_i2c_set_bit(h_sgtl5000_t *h_sgtl5000, uint16_t reg, uint16_t mask) {
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
 8001350:	460b      	mov	r3, r1
 8001352:	807b      	strh	r3, [r7, #2]
 8001354:	4613      	mov	r3, r2
 8001356:	803b      	strh	r3, [r7, #0]
	uint16_t current_value;
	HAL_StatusTypeDef ret = sgtl5000_i2c_read_register(h_sgtl5000, reg, &current_value);
 8001358:	f107 020c 	add.w	r2, r7, #12
 800135c:	887b      	ldrh	r3, [r7, #2]
 800135e:	4619      	mov	r1, r3
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f7ff ff9d 	bl	80012a0 <sgtl5000_i2c_read_register>
 8001366:	4603      	mov	r3, r0
 8001368:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK) return ret;
 800136a:	7bfb      	ldrb	r3, [r7, #15]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <sgtl5000_i2c_set_bit+0x2c>
 8001370:	7bfb      	ldrb	r3, [r7, #15]
 8001372:	e009      	b.n	8001388 <sgtl5000_i2c_set_bit+0x40>
	return sgtl5000_i2c_write_register(h_sgtl5000, reg, current_value | mask);
 8001374:	89ba      	ldrh	r2, [r7, #12]
 8001376:	883b      	ldrh	r3, [r7, #0]
 8001378:	4313      	orrs	r3, r2
 800137a:	b29a      	uxth	r2, r3
 800137c:	887b      	ldrh	r3, [r7, #2]
 800137e:	4619      	mov	r1, r3
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f7ff ff57 	bl	8001234 <sgtl5000_i2c_write_register>
 8001386:	4603      	mov	r3, r0
}
 8001388:	4618      	mov	r0, r3
 800138a:	3710      	adds	r7, #16
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}

08001390 <sgtl5000_init>:
	HAL_StatusTypeDef ret = sgtl5000_i2c_read_register(h_sgtl5000, reg, &current_value);
	if (ret != HAL_OK) return ret;
	return sgtl5000_i2c_write_register(h_sgtl5000, reg, current_value & ~mask);
}

HAL_StatusTypeDef sgtl5000_init(h_sgtl5000_t *h_sgtl5000) {
 8001390:	b580      	push	{r7, lr}
 8001392:	b084      	sub	sp, #16
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef ret = HAL_OK;
 8001398:	2300      	movs	r3, #0
 800139a:	73fb      	strb	r3, [r7, #15]
	uint16_t chip_id_value;

	printf("SGTL5000: Starting initialization\r\n");
 800139c:	485f      	ldr	r0, [pc, #380]	@ (800151c <sgtl5000_init+0x18c>)
 800139e:	f009 f89b 	bl	800a4d8 <puts>

	// --- 1. Read CHIP_ID to verify communication ---
	ret = sgtl5000_i2c_read_register(h_sgtl5000, SGTL5000_CHIP_ID, &chip_id_value);
 80013a2:	f107 030c 	add.w	r3, r7, #12
 80013a6:	461a      	mov	r2, r3
 80013a8:	2100      	movs	r1, #0
 80013aa:	6878      	ldr	r0, [r7, #4]
 80013ac:	f7ff ff78 	bl	80012a0 <sgtl5000_i2c_read_register>
 80013b0:	4603      	mov	r3, r0
 80013b2:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK) {
 80013b4:	7bfb      	ldrb	r3, [r7, #15]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d006      	beq.n	80013c8 <sgtl5000_init+0x38>
		printf("SGTL5000: Failed to read CHIP_ID. Status: %d\r\n", ret);
 80013ba:	7bfb      	ldrb	r3, [r7, #15]
 80013bc:	4619      	mov	r1, r3
 80013be:	4858      	ldr	r0, [pc, #352]	@ (8001520 <sgtl5000_init+0x190>)
 80013c0:	f009 f822 	bl	800a408 <iprintf>
		return ret;
 80013c4:	7bfb      	ldrb	r3, [r7, #15]
 80013c6:	e0a4      	b.n	8001512 <sgtl5000_init+0x182>
	}
	printf("SGTL5000: CHIP_ID = 0x%04X \r\n", chip_id_value);
 80013c8:	89bb      	ldrh	r3, [r7, #12]
 80013ca:	4619      	mov	r1, r3
 80013cc:	4855      	ldr	r0, [pc, #340]	@ (8001524 <sgtl5000_init+0x194>)
 80013ce:	f009 f81b 	bl	800a408 <iprintf>

	ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_POWER, 0x6AFF);
 80013d2:	f646 22ff 	movw	r2, #27391	@ 0x6aff
 80013d6:	2130      	movs	r1, #48	@ 0x30
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	f7ff ff2b 	bl	8001234 <sgtl5000_i2c_write_register>
 80013de:	4603      	mov	r3, r0
 80013e0:	461a      	mov	r2, r3
 80013e2:	7bfb      	ldrb	r3, [r7, #15]
 80013e4:	4313      	orrs	r3, r2
 80013e6:	73fb      	strb	r3, [r7, #15]
	printf("SGTL5000: CHIP_ANA_POWER set to 0x6AFF\r\n");
 80013e8:	484f      	ldr	r0, [pc, #316]	@ (8001528 <sgtl5000_init+0x198>)
 80013ea:	f009 f875 	bl	800a4d8 <puts>

	ret |= sgtl5000_i2c_set_bit(h_sgtl5000, SGTL5000_CHIP_LINREG_CTRL, (1 << 5) | (1 << 6));
 80013ee:	2260      	movs	r2, #96	@ 0x60
 80013f0:	2126      	movs	r1, #38	@ 0x26
 80013f2:	6878      	ldr	r0, [r7, #4]
 80013f4:	f7ff ffa8 	bl	8001348 <sgtl5000_i2c_set_bit>
 80013f8:	4603      	mov	r3, r0
 80013fa:	461a      	mov	r2, r3
 80013fc:	7bfb      	ldrb	r3, [r7, #15]
 80013fe:	4313      	orrs	r3, r2
 8001400:	73fb      	strb	r3, [r7, #15]
	printf("SGTL5000: CHIP_LINREG_CTRL charge pump configured\r\n");
 8001402:	484a      	ldr	r0, [pc, #296]	@ (800152c <sgtl5000_init+0x19c>)
 8001404:	f009 f868 	bl	800a4d8 <puts>

	ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_REF_CTRL, 0x01FF);
 8001408:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800140c:	2128      	movs	r1, #40	@ 0x28
 800140e:	6878      	ldr	r0, [r7, #4]
 8001410:	f7ff ff10 	bl	8001234 <sgtl5000_i2c_write_register>
 8001414:	4603      	mov	r3, r0
 8001416:	461a      	mov	r2, r3
 8001418:	7bfb      	ldrb	r3, [r7, #15]
 800141a:	4313      	orrs	r3, r2
 800141c:	73fb      	strb	r3, [r7, #15]
	printf("SGTL5000: CHIP_REF_CTRL set to 0x01FF\r\n");
 800141e:	4844      	ldr	r0, [pc, #272]	@ (8001530 <sgtl5000_init+0x1a0>)
 8001420:	f009 f85a 	bl	800a4d8 <puts>

	ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_LINE_OUT_CTRL, 0x031E);
 8001424:	f240 321e 	movw	r2, #798	@ 0x31e
 8001428:	212c      	movs	r1, #44	@ 0x2c
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f7ff ff02 	bl	8001234 <sgtl5000_i2c_write_register>
 8001430:	4603      	mov	r3, r0
 8001432:	461a      	mov	r2, r3
 8001434:	7bfb      	ldrb	r3, [r7, #15]
 8001436:	4313      	orrs	r3, r2
 8001438:	73fb      	strb	r3, [r7, #15]
	printf("SGTL5000: CHIP_LINE_OUT_CTRL set to 0x031E\r\n");
 800143a:	483e      	ldr	r0, [pc, #248]	@ (8001534 <sgtl5000_init+0x1a4>)
 800143c:	f009 f84c 	bl	800a4d8 <puts>

	ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_SHORT_CTRL, 0x1106);
 8001440:	f241 1206 	movw	r2, #4358	@ 0x1106
 8001444:	213c      	movs	r1, #60	@ 0x3c
 8001446:	6878      	ldr	r0, [r7, #4]
 8001448:	f7ff fef4 	bl	8001234 <sgtl5000_i2c_write_register>
 800144c:	4603      	mov	r3, r0
 800144e:	461a      	mov	r2, r3
 8001450:	7bfb      	ldrb	r3, [r7, #15]
 8001452:	4313      	orrs	r3, r2
 8001454:	73fb      	strb	r3, [r7, #15]
	printf("SGTL5000: CHIP_SHORT_CTRL set to 0x1106\r\n");
 8001456:	4838      	ldr	r0, [pc, #224]	@ (8001538 <sgtl5000_init+0x1a8>)
 8001458:	f009 f83e 	bl	800a4d8 <puts>

	ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_CTRL, 0x0004);
 800145c:	2204      	movs	r2, #4
 800145e:	2124      	movs	r1, #36	@ 0x24
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	f7ff fee7 	bl	8001234 <sgtl5000_i2c_write_register>
 8001466:	4603      	mov	r3, r0
 8001468:	461a      	mov	r2, r3
 800146a:	7bfb      	ldrb	r3, [r7, #15]
 800146c:	4313      	orrs	r3, r2
 800146e:	73fb      	strb	r3, [r7, #15]
	printf("SGTL5000: CHIP_ANA_CTRL set to 0x0004 (ADC from Line-In)\r\n");
 8001470:	4832      	ldr	r0, [pc, #200]	@ (800153c <sgtl5000_init+0x1ac>)
 8001472:	f009 f831 	bl	800a4d8 <puts>


	ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DIG_POWER, 0x0073);
 8001476:	2273      	movs	r2, #115	@ 0x73
 8001478:	2102      	movs	r1, #2
 800147a:	6878      	ldr	r0, [r7, #4]
 800147c:	f7ff feda 	bl	8001234 <sgtl5000_i2c_write_register>
 8001480:	4603      	mov	r3, r0
 8001482:	461a      	mov	r2, r3
 8001484:	7bfb      	ldrb	r3, [r7, #15]
 8001486:	4313      	orrs	r3, r2
 8001488:	73fb      	strb	r3, [r7, #15]
	printf("SGTL5000: CHIP_DIG_POWER set to 0x0073\r\n");
 800148a:	482d      	ldr	r0, [pc, #180]	@ (8001540 <sgtl5000_init+0x1b0>)
 800148c:	f009 f824 	bl	800a4d8 <puts>

	// System MCLK and Sample Clock ---

	// Configure SYS_FS (sample rate) to 48 kHz. MCLK_FREQ is for 256*Fs
	ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_CLK_CTRL, 0x0004); // SYS_FS = 48kHz (bit 2 is 1)
 8001490:	2204      	movs	r2, #4
 8001492:	2104      	movs	r1, #4
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f7ff fecd 	bl	8001234 <sgtl5000_i2c_write_register>
 800149a:	4603      	mov	r3, r0
 800149c:	461a      	mov	r2, r3
 800149e:	7bfb      	ldrb	r3, [r7, #15]
 80014a0:	4313      	orrs	r3, r2
 80014a2:	73fb      	strb	r3, [r7, #15]
	printf("SGTL5000: CHIP_CLK_CTRL set to 0x0004 (48kHz SYS_FS)\r\n");
 80014a4:	4827      	ldr	r0, [pc, #156]	@ (8001544 <sgtl5000_init+0x1b4>)
 80014a6:	f009 f817 	bl	800a4d8 <puts>

	// Configure I2S interface in slave mode (SGTL5000 acts as slave to STM32)
	ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_I2S_CTRL, 0x0130);
 80014aa:	f44f 7298 	mov.w	r2, #304	@ 0x130
 80014ae:	2106      	movs	r1, #6
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	f7ff febf 	bl	8001234 <sgtl5000_i2c_write_register>
 80014b6:	4603      	mov	r3, r0
 80014b8:	461a      	mov	r2, r3
 80014ba:	7bfb      	ldrb	r3, [r7, #15]
 80014bc:	4313      	orrs	r3, r2
 80014be:	73fb      	strb	r3, [r7, #15]
	printf("SGTL5000: CHIP_I2S_CTRL set to 0x0130 (I2S Slave, 16-bit)\r\n");
 80014c0:	4821      	ldr	r0, [pc, #132]	@ (8001548 <sgtl5000_init+0x1b8>)
 80014c2:	f009 f809 	bl	800a4d8 <puts>

	// Input/Output Routing ---

	ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ADCDAC_CTRL, 0x0000);
 80014c6:	2200      	movs	r2, #0
 80014c8:	210e      	movs	r1, #14
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	f7ff feb2 	bl	8001234 <sgtl5000_i2c_write_register>
 80014d0:	4603      	mov	r3, r0
 80014d2:	461a      	mov	r2, r3
 80014d4:	7bfb      	ldrb	r3, [r7, #15]
 80014d6:	4313      	orrs	r3, r2
 80014d8:	73fb      	strb	r3, [r7, #15]
	printf("SGTL5000: CHIP_ADCDAC_CTRL set to 0x0000 (DAC Unmuted)\r\n");
 80014da:	481c      	ldr	r0, [pc, #112]	@ (800154c <sgtl5000_init+0x1bc>)
 80014dc:	f008 fffc 	bl	800a4d8 <puts>

	// Set DAC volume (0dB, max)
	ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DAC_VOL, 0x3C3C);
 80014e0:	f643 423c 	movw	r2, #15420	@ 0x3c3c
 80014e4:	2110      	movs	r1, #16
 80014e6:	6878      	ldr	r0, [r7, #4]
 80014e8:	f7ff fea4 	bl	8001234 <sgtl5000_i2c_write_register>
 80014ec:	4603      	mov	r3, r0
 80014ee:	461a      	mov	r2, r3
 80014f0:	7bfb      	ldrb	r3, [r7, #15]
 80014f2:	4313      	orrs	r3, r2
 80014f4:	73fb      	strb	r3, [r7, #15]
	printf("SGTL5000: CHIP_DAC_VOL set to 0x3C3C (0dB)\r\n");
 80014f6:	4816      	ldr	r0, [pc, #88]	@ (8001550 <sgtl5000_init+0x1c0>)
 80014f8:	f008 ffee 	bl	800a4d8 <puts>

	if (ret != HAL_OK) {
 80014fc:	7bfb      	ldrb	r3, [r7, #15]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d003      	beq.n	800150a <sgtl5000_init+0x17a>
		printf("SGTL5000: Initialization failed during one or more steps.\r\n");
 8001502:	4814      	ldr	r0, [pc, #80]	@ (8001554 <sgtl5000_init+0x1c4>)
 8001504:	f008 ffe8 	bl	800a4d8 <puts>
 8001508:	e002      	b.n	8001510 <sgtl5000_init+0x180>
	} else {
		printf("SGTL5000: Initialization complete.\r\n");
 800150a:	4813      	ldr	r0, [pc, #76]	@ (8001558 <sgtl5000_init+0x1c8>)
 800150c:	f008 ffe4 	bl	800a4d8 <puts>
	}

	return ret;
 8001510:	7bfb      	ldrb	r3, [r7, #15]
}
 8001512:	4618      	mov	r0, r3
 8001514:	3710      	adds	r7, #16
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	0800b7d8 	.word	0x0800b7d8
 8001520:	0800b7fc 	.word	0x0800b7fc
 8001524:	0800b82c 	.word	0x0800b82c
 8001528:	0800b84c 	.word	0x0800b84c
 800152c:	0800b874 	.word	0x0800b874
 8001530:	0800b8a8 	.word	0x0800b8a8
 8001534:	0800b8d0 	.word	0x0800b8d0
 8001538:	0800b8fc 	.word	0x0800b8fc
 800153c:	0800b928 	.word	0x0800b928
 8001540:	0800b964 	.word	0x0800b964
 8001544:	0800b98c 	.word	0x0800b98c
 8001548:	0800b9c4 	.word	0x0800b9c4
 800154c:	0800ba00 	.word	0x0800ba00
 8001550:	0800ba38 	.word	0x0800ba38
 8001554:	0800ba64 	.word	0x0800ba64
 8001558:	0800baa0 	.word	0x0800baa0

0800155c <sh_help>:

#include "shell.h"

#include <stdio.h>

static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 800155c:	b590      	push	{r4, r7, lr}
 800155e:	b089      	sub	sp, #36	@ 0x24
 8001560:	af02      	add	r7, sp, #8
 8001562:	60f8      	str	r0, [r7, #12]
 8001564:	60b9      	str	r1, [r7, #8]
 8001566:	607a      	str	r2, [r7, #4]
	int i;
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8001568:	2300      	movs	r3, #0
 800156a:	617b      	str	r3, [r7, #20]
 800156c:	e029      	b.n	80015c2 <sh_help+0x66>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->func_list[i].c, h_shell->func_list[i].description);
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001574:	68f9      	ldr	r1, [r7, #12]
 8001576:	697a      	ldr	r2, [r7, #20]
 8001578:	4613      	mov	r3, r2
 800157a:	005b      	lsls	r3, r3, #1
 800157c:	4413      	add	r3, r2
 800157e:	009b      	lsls	r3, r3, #2
 8001580:	440b      	add	r3, r1
 8001582:	3304      	adds	r3, #4
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	461c      	mov	r4, r3
 8001588:	68f9      	ldr	r1, [r7, #12]
 800158a:	697a      	ldr	r2, [r7, #20]
 800158c:	4613      	mov	r3, r2
 800158e:	005b      	lsls	r3, r3, #1
 8001590:	4413      	add	r3, r2
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	440b      	add	r3, r1
 8001596:	330c      	adds	r3, #12
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	9300      	str	r3, [sp, #0]
 800159c:	4623      	mov	r3, r4
 800159e:	4a0e      	ldr	r2, [pc, #56]	@ (80015d8 <sh_help+0x7c>)
 80015a0:	2128      	movs	r1, #40	@ 0x28
 80015a2:	f008 ffa1 	bl	800a4e8 <sniprintf>
 80015a6:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 80015ae:	68fa      	ldr	r2, [r7, #12]
 80015b0:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80015b4:	6939      	ldr	r1, [r7, #16]
 80015b6:	b289      	uxth	r1, r1
 80015b8:	4610      	mov	r0, r2
 80015ba:	4798      	blx	r3
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	3301      	adds	r3, #1
 80015c0:	617b      	str	r3, [r7, #20]
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	697a      	ldr	r2, [r7, #20]
 80015c8:	429a      	cmp	r2, r3
 80015ca:	dbd0      	blt.n	800156e <sh_help+0x12>
	}

	return 0;
 80015cc:	2300      	movs	r3, #0
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	371c      	adds	r7, #28
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd90      	pop	{r4, r7, pc}
 80015d6:	bf00      	nop
 80015d8:	0800bac4 	.word	0x0800bac4

080015dc <shell_init>:

void shell_init(h_shell_t * h_shell) {
 80015dc:	b580      	push	{r7, lr}
 80015de:	b084      	sub	sp, #16
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
	int size = 0;
 80015e4:	2300      	movs	r3, #0
 80015e6:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2200      	movs	r2, #0
 80015ec:	601a      	str	r2, [r3, #0]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80015f4:	4a0c      	ldr	r2, [pc, #48]	@ (8001628 <shell_init+0x4c>)
 80015f6:	2128      	movs	r1, #40	@ 0x28
 80015f8:	4618      	mov	r0, r3
 80015fa:	f008 ff75 	bl	800a4e8 <sniprintf>
 80015fe:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8001606:	687a      	ldr	r2, [r7, #4]
 8001608:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800160c:	68f9      	ldr	r1, [r7, #12]
 800160e:	b289      	uxth	r1, r1
 8001610:	4610      	mov	r0, r2
 8001612:	4798      	blx	r3

	/*size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Correction TD (v0.2.1 du coup?)\r\n");
	h_shell->drv.transmit(h_shell->print_buffer, size);*/

	shell_add(h_shell, 'h', sh_help, "Help");
 8001614:	4b05      	ldr	r3, [pc, #20]	@ (800162c <shell_init+0x50>)
 8001616:	4a06      	ldr	r2, [pc, #24]	@ (8001630 <shell_init+0x54>)
 8001618:	2168      	movs	r1, #104	@ 0x68
 800161a:	6878      	ldr	r0, [r7, #4]
 800161c:	f000 f80a 	bl	8001634 <shell_add>
}
 8001620:	bf00      	nop
 8001622:	3710      	adds	r7, #16
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	0800bad0 	.word	0x0800bad0
 800162c:	0800baf8 	.word	0x0800baf8
 8001630:	0800155d 	.word	0x0800155d

08001634 <shell_add>:

int shell_add(h_shell_t * h_shell, char c, shell_func_pointer_t pfunc, char * description) {
 8001634:	b480      	push	{r7}
 8001636:	b085      	sub	sp, #20
 8001638:	af00      	add	r7, sp, #0
 800163a:	60f8      	str	r0, [r7, #12]
 800163c:	607a      	str	r2, [r7, #4]
 800163e:	603b      	str	r3, [r7, #0]
 8001640:	460b      	mov	r3, r1
 8001642:	72fb      	strb	r3, [r7, #11]
	if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	2b3f      	cmp	r3, #63	@ 0x3f
 800164a:	dc27      	bgt.n	800169c <shell_add+0x68>
		h_shell->func_list[h_shell->func_list_size].c = c;
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	68f9      	ldr	r1, [r7, #12]
 8001652:	4613      	mov	r3, r2
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	4413      	add	r3, r2
 8001658:	009b      	lsls	r3, r3, #2
 800165a:	440b      	add	r3, r1
 800165c:	3304      	adds	r3, #4
 800165e:	7afa      	ldrb	r2, [r7, #11]
 8001660:	701a      	strb	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].func = pfunc;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	68f9      	ldr	r1, [r7, #12]
 8001668:	4613      	mov	r3, r2
 800166a:	005b      	lsls	r3, r3, #1
 800166c:	4413      	add	r3, r2
 800166e:	009b      	lsls	r3, r3, #2
 8001670:	440b      	add	r3, r1
 8001672:	3308      	adds	r3, #8
 8001674:	687a      	ldr	r2, [r7, #4]
 8001676:	601a      	str	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].description = description;
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	68f9      	ldr	r1, [r7, #12]
 800167e:	4613      	mov	r3, r2
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	4413      	add	r3, r2
 8001684:	009b      	lsls	r3, r3, #2
 8001686:	440b      	add	r3, r1
 8001688:	330c      	adds	r3, #12
 800168a:	683a      	ldr	r2, [r7, #0]
 800168c:	601a      	str	r2, [r3, #0]
		h_shell->func_list_size++;
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	1c5a      	adds	r2, r3, #1
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	601a      	str	r2, [r3, #0]
		return 0;
 8001698:	2300      	movs	r3, #0
 800169a:	e001      	b.n	80016a0 <shell_add+0x6c>
	}

	return -1;
 800169c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3714      	adds	r7, #20
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr

080016ac <shell_exec>:

static int shell_exec(h_shell_t * h_shell, char * buf) {
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b090      	sub	sp, #64	@ 0x40
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 80016be:	2300      	movs	r3, #0
 80016c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80016c2:	e041      	b.n	8001748 <shell_exec+0x9c>
		if (h_shell->func_list[i].c == c) {
 80016c4:	6879      	ldr	r1, [r7, #4]
 80016c6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80016c8:	4613      	mov	r3, r2
 80016ca:	005b      	lsls	r3, r3, #1
 80016cc:	4413      	add	r3, r2
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	440b      	add	r3, r1
 80016d2:	3304      	adds	r3, #4
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80016da:	429a      	cmp	r2, r3
 80016dc:	d131      	bne.n	8001742 <shell_exec+0x96>
			argc = 1;
 80016de:	2301      	movs	r3, #1
 80016e0:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80016ea:	e013      	b.n	8001714 <shell_exec+0x68>
				if(*p == ' ') {
 80016ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	2b20      	cmp	r3, #32
 80016f2:	d10c      	bne.n	800170e <shell_exec+0x62>
					*p = '\0';
 80016f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016f6:	2200      	movs	r2, #0
 80016f8:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 80016fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80016fc:	1c5a      	adds	r2, r3, #1
 80016fe:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001700:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001702:	3201      	adds	r2, #1
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	3340      	adds	r3, #64	@ 0x40
 8001708:	443b      	add	r3, r7
 800170a:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800170e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001710:	3301      	adds	r3, #1
 8001712:	637b      	str	r3, [r7, #52]	@ 0x34
 8001714:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d002      	beq.n	8001722 <shell_exec+0x76>
 800171c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800171e:	2b07      	cmp	r3, #7
 8001720:	dde4      	ble.n	80016ec <shell_exec+0x40>
				}
			}

			return h_shell->func_list[i].func(h_shell, argc, argv);
 8001722:	6879      	ldr	r1, [r7, #4]
 8001724:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001726:	4613      	mov	r3, r2
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	4413      	add	r3, r2
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	440b      	add	r3, r1
 8001730:	3308      	adds	r3, #8
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f107 020c 	add.w	r2, r7, #12
 8001738:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800173a:	6878      	ldr	r0, [r7, #4]
 800173c:	4798      	blx	r3
 800173e:	4603      	mov	r3, r0
 8001740:	e01d      	b.n	800177e <shell_exec+0xd2>
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8001742:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001744:	3301      	adds	r3, #1
 8001746:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800174e:	429a      	cmp	r2, r3
 8001750:	dbb8      	blt.n	80016c4 <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001758:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800175c:	4a0a      	ldr	r2, [pc, #40]	@ (8001788 <shell_exec+0xdc>)
 800175e:	2128      	movs	r1, #40	@ 0x28
 8001760:	f008 fec2 	bl	800a4e8 <sniprintf>
 8001764:	62f8      	str	r0, [r7, #44]	@ 0x2c
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800176c:	687a      	ldr	r2, [r7, #4]
 800176e:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001772:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001774:	b289      	uxth	r1, r1
 8001776:	4610      	mov	r0, r2
 8001778:	4798      	blx	r3
	return -1;
 800177a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800177e:	4618      	mov	r0, r3
 8001780:	3740      	adds	r7, #64	@ 0x40
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	0800bb00 	.word	0x0800bb00

0800178c <shell_run>:

static const char backspace[] = "\b \b";
static const char prompt[] = "> ";

int shell_run(h_shell_t * h_shell) {
 800178c:	b580      	push	{r7, lr}
 800178e:	b086      	sub	sp, #24
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
	int reading = 0;
 8001794:	2300      	movs	r3, #0
 8001796:	617b      	str	r3, [r7, #20]
	int pos = 0;
 8001798:	2300      	movs	r3, #0
 800179a:	613b      	str	r3, [r7, #16]

	while (1) {
		h_shell->drv.transmit(prompt, 2);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 80017a2:	2102      	movs	r1, #2
 80017a4:	483a      	ldr	r0, [pc, #232]	@ (8001890 <shell_run+0x104>)
 80017a6:	4798      	blx	r3
		reading = 1;
 80017a8:	2301      	movs	r3, #1
 80017aa:	617b      	str	r3, [r7, #20]

		while(reading) {
 80017ac:	e064      	b.n	8001878 <shell_run+0xec>
			char c;
			h_shell->drv.receive(&c, 1);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 80017b4:	f107 020b 	add.w	r2, r7, #11
 80017b8:	2101      	movs	r1, #1
 80017ba:	4610      	mov	r0, r2
 80017bc:	4798      	blx	r3
			int size;

			switch (c) {
 80017be:	7afb      	ldrb	r3, [r7, #11]
 80017c0:	2b08      	cmp	r3, #8
 80017c2:	d036      	beq.n	8001832 <shell_run+0xa6>
 80017c4:	2b0d      	cmp	r3, #13
 80017c6:	d141      	bne.n	800184c <shell_run+0xc0>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80017ce:	4a31      	ldr	r2, [pc, #196]	@ (8001894 <shell_run+0x108>)
 80017d0:	2128      	movs	r1, #40	@ 0x28
 80017d2:	4618      	mov	r0, r3
 80017d4:	f008 fe88 	bl	800a4e8 <sniprintf>
 80017d8:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 80017e0:	687a      	ldr	r2, [r7, #4]
 80017e2:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80017e6:	68f9      	ldr	r1, [r7, #12]
 80017e8:	b289      	uxth	r1, r1
 80017ea:	4610      	mov	r0, r2
 80017ec:	4798      	blx	r3
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	1c5a      	adds	r2, r3, #1
 80017f2:	613a      	str	r2, [r7, #16]
 80017f4:	687a      	ldr	r2, [r7, #4]
 80017f6:	4413      	add	r3, r2
 80017f8:	2200      	movs	r2, #0
 80017fa:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 800180a:	4a23      	ldr	r2, [pc, #140]	@ (8001898 <shell_run+0x10c>)
 800180c:	2128      	movs	r1, #40	@ 0x28
 800180e:	f008 fe6b 	bl	800a4e8 <sniprintf>
 8001812:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001820:	68f9      	ldr	r1, [r7, #12]
 8001822:	b289      	uxth	r1, r1
 8001824:	4610      	mov	r0, r2
 8001826:	4798      	blx	r3
				reading = 0;        //exit read loop
 8001828:	2300      	movs	r3, #0
 800182a:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 800182c:	2300      	movs	r3, #0
 800182e:	613b      	str	r3, [r7, #16]
				break;
 8001830:	e022      	b.n	8001878 <shell_run+0xec>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	2b00      	cmp	r3, #0
 8001836:	dd1e      	ble.n	8001876 <shell_run+0xea>
					pos--;          //remove it in buffer
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	3b01      	subs	r3, #1
 800183c:	613b      	str	r3, [r7, #16]

					h_shell->drv.transmit(backspace, 3);	// delete the char on the terminal
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8001844:	2103      	movs	r1, #3
 8001846:	4815      	ldr	r0, [pc, #84]	@ (800189c <shell_run+0x110>)
 8001848:	4798      	blx	r3
				}
				break;
 800184a:	e014      	b.n	8001876 <shell_run+0xea>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	2b27      	cmp	r3, #39	@ 0x27
 8001850:	dc12      	bgt.n	8001878 <shell_run+0xec>
					h_shell->drv.transmit(&c, 1);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8001858:	f107 020b 	add.w	r2, r7, #11
 800185c:	2101      	movs	r1, #1
 800185e:	4610      	mov	r0, r2
 8001860:	4798      	blx	r3
					h_shell->cmd_buffer[pos++] = c; //store
 8001862:	693b      	ldr	r3, [r7, #16]
 8001864:	1c5a      	adds	r2, r3, #1
 8001866:	613a      	str	r2, [r7, #16]
 8001868:	7af9      	ldrb	r1, [r7, #11]
 800186a:	687a      	ldr	r2, [r7, #4]
 800186c:	4413      	add	r3, r2
 800186e:	460a      	mov	r2, r1
 8001870:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
 8001874:	e000      	b.n	8001878 <shell_run+0xec>
				break;
 8001876:	bf00      	nop
		while(reading) {
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d197      	bne.n	80017ae <shell_run+0x22>
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8001884:	4619      	mov	r1, r3
 8001886:	6878      	ldr	r0, [r7, #4]
 8001888:	f7ff ff10 	bl	80016ac <shell_exec>
		h_shell->drv.transmit(prompt, 2);
 800188c:	e786      	b.n	800179c <shell_run+0x10>
 800188e:	bf00      	nop
 8001890:	0800bb30 	.word	0x0800bb30
 8001894:	0800bb18 	.word	0x0800bb18
 8001898:	0800bb1c 	.word	0x0800bb1c
 800189c:	0800bb2c 	.word	0x0800bb2c

080018a0 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80018a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001914 <MX_SPI3_Init+0x74>)
 80018a6:	4a1c      	ldr	r2, [pc, #112]	@ (8001918 <MX_SPI3_Init+0x78>)
 80018a8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80018aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001914 <MX_SPI3_Init+0x74>)
 80018ac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80018b0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80018b2:	4b18      	ldr	r3, [pc, #96]	@ (8001914 <MX_SPI3_Init+0x74>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80018b8:	4b16      	ldr	r3, [pc, #88]	@ (8001914 <MX_SPI3_Init+0x74>)
 80018ba:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80018be:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018c0:	4b14      	ldr	r3, [pc, #80]	@ (8001914 <MX_SPI3_Init+0x74>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018c6:	4b13      	ldr	r3, [pc, #76]	@ (8001914 <MX_SPI3_Init+0x74>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80018cc:	4b11      	ldr	r3, [pc, #68]	@ (8001914 <MX_SPI3_Init+0x74>)
 80018ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018d2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80018d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001914 <MX_SPI3_Init+0x74>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018da:	4b0e      	ldr	r3, [pc, #56]	@ (8001914 <MX_SPI3_Init+0x74>)
 80018dc:	2200      	movs	r2, #0
 80018de:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80018e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001914 <MX_SPI3_Init+0x74>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001914 <MX_SPI3_Init+0x74>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80018ec:	4b09      	ldr	r3, [pc, #36]	@ (8001914 <MX_SPI3_Init+0x74>)
 80018ee:	2207      	movs	r2, #7
 80018f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80018f2:	4b08      	ldr	r3, [pc, #32]	@ (8001914 <MX_SPI3_Init+0x74>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80018f8:	4b06      	ldr	r3, [pc, #24]	@ (8001914 <MX_SPI3_Init+0x74>)
 80018fa:	2208      	movs	r2, #8
 80018fc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80018fe:	4805      	ldr	r0, [pc, #20]	@ (8001914 <MX_SPI3_Init+0x74>)
 8001900:	f004 ff62 	bl	80067c8 <HAL_SPI_Init>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800190a:	f7ff fb49 	bl	8000fa0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800190e:	bf00      	nop
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	20000a18 	.word	0x20000a18
 8001918:	40003c00 	.word	0x40003c00

0800191c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b08a      	sub	sp, #40	@ 0x28
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001924:	f107 0314 	add.w	r3, r7, #20
 8001928:	2200      	movs	r2, #0
 800192a:	601a      	str	r2, [r3, #0]
 800192c:	605a      	str	r2, [r3, #4]
 800192e:	609a      	str	r2, [r3, #8]
 8001930:	60da      	str	r2, [r3, #12]
 8001932:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a25      	ldr	r2, [pc, #148]	@ (80019d0 <HAL_SPI_MspInit+0xb4>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d144      	bne.n	80019c8 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800193e:	4b25      	ldr	r3, [pc, #148]	@ (80019d4 <HAL_SPI_MspInit+0xb8>)
 8001940:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001942:	4a24      	ldr	r2, [pc, #144]	@ (80019d4 <HAL_SPI_MspInit+0xb8>)
 8001944:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001948:	6593      	str	r3, [r2, #88]	@ 0x58
 800194a:	4b22      	ldr	r3, [pc, #136]	@ (80019d4 <HAL_SPI_MspInit+0xb8>)
 800194c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800194e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001952:	613b      	str	r3, [r7, #16]
 8001954:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001956:	4b1f      	ldr	r3, [pc, #124]	@ (80019d4 <HAL_SPI_MspInit+0xb8>)
 8001958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800195a:	4a1e      	ldr	r2, [pc, #120]	@ (80019d4 <HAL_SPI_MspInit+0xb8>)
 800195c:	f043 0304 	orr.w	r3, r3, #4
 8001960:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001962:	4b1c      	ldr	r3, [pc, #112]	@ (80019d4 <HAL_SPI_MspInit+0xb8>)
 8001964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001966:	f003 0304 	and.w	r3, r3, #4
 800196a:	60fb      	str	r3, [r7, #12]
 800196c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800196e:	4b19      	ldr	r3, [pc, #100]	@ (80019d4 <HAL_SPI_MspInit+0xb8>)
 8001970:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001972:	4a18      	ldr	r2, [pc, #96]	@ (80019d4 <HAL_SPI_MspInit+0xb8>)
 8001974:	f043 0302 	orr.w	r3, r3, #2
 8001978:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800197a:	4b16      	ldr	r3, [pc, #88]	@ (80019d4 <HAL_SPI_MspInit+0xb8>)
 800197c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800197e:	f003 0302 	and.w	r3, r3, #2
 8001982:	60bb      	str	r3, [r7, #8]
 8001984:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = VU_SCK_Pin|VU_MISO_Pin;
 8001986:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800198a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800198c:	2302      	movs	r3, #2
 800198e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001990:	2300      	movs	r3, #0
 8001992:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001994:	2303      	movs	r3, #3
 8001996:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001998:	2306      	movs	r3, #6
 800199a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800199c:	f107 0314 	add.w	r3, r7, #20
 80019a0:	4619      	mov	r1, r3
 80019a2:	480d      	ldr	r0, [pc, #52]	@ (80019d8 <HAL_SPI_MspInit+0xbc>)
 80019a4:	f000 fe40 	bl	8002628 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VU_MOSI_Pin;
 80019a8:	2320      	movs	r3, #32
 80019aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ac:	2302      	movs	r3, #2
 80019ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b0:	2300      	movs	r3, #0
 80019b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019b4:	2303      	movs	r3, #3
 80019b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80019b8:	2306      	movs	r3, #6
 80019ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(VU_MOSI_GPIO_Port, &GPIO_InitStruct);
 80019bc:	f107 0314 	add.w	r3, r7, #20
 80019c0:	4619      	mov	r1, r3
 80019c2:	4806      	ldr	r0, [pc, #24]	@ (80019dc <HAL_SPI_MspInit+0xc0>)
 80019c4:	f000 fe30 	bl	8002628 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80019c8:	bf00      	nop
 80019ca:	3728      	adds	r7, #40	@ 0x28
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	40003c00 	.word	0x40003c00
 80019d4:	40021000 	.word	0x40021000
 80019d8:	48000800 	.word	0x48000800
 80019dc:	48000400 	.word	0x48000400

080019e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019e6:	4b11      	ldr	r3, [pc, #68]	@ (8001a2c <HAL_MspInit+0x4c>)
 80019e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019ea:	4a10      	ldr	r2, [pc, #64]	@ (8001a2c <HAL_MspInit+0x4c>)
 80019ec:	f043 0301 	orr.w	r3, r3, #1
 80019f0:	6613      	str	r3, [r2, #96]	@ 0x60
 80019f2:	4b0e      	ldr	r3, [pc, #56]	@ (8001a2c <HAL_MspInit+0x4c>)
 80019f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019f6:	f003 0301 	and.w	r3, r3, #1
 80019fa:	607b      	str	r3, [r7, #4]
 80019fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019fe:	4b0b      	ldr	r3, [pc, #44]	@ (8001a2c <HAL_MspInit+0x4c>)
 8001a00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a02:	4a0a      	ldr	r2, [pc, #40]	@ (8001a2c <HAL_MspInit+0x4c>)
 8001a04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a08:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a0a:	4b08      	ldr	r3, [pc, #32]	@ (8001a2c <HAL_MspInit+0x4c>)
 8001a0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a12:	603b      	str	r3, [r7, #0]
 8001a14:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001a16:	2200      	movs	r2, #0
 8001a18:	210f      	movs	r1, #15
 8001a1a:	f06f 0001 	mvn.w	r0, #1
 8001a1e:	f000 fb63 	bl	80020e8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a22:	bf00      	nop
 8001a24:	3708      	adds	r7, #8
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	40021000 	.word	0x40021000

08001a30 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b08e      	sub	sp, #56	@ 0x38
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8001a3e:	4b34      	ldr	r3, [pc, #208]	@ (8001b10 <HAL_InitTick+0xe0>)
 8001a40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a42:	4a33      	ldr	r2, [pc, #204]	@ (8001b10 <HAL_InitTick+0xe0>)
 8001a44:	f043 0320 	orr.w	r3, r3, #32
 8001a48:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a4a:	4b31      	ldr	r3, [pc, #196]	@ (8001b10 <HAL_InitTick+0xe0>)
 8001a4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a4e:	f003 0320 	and.w	r3, r3, #32
 8001a52:	60fb      	str	r3, [r7, #12]
 8001a54:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a56:	f107 0210 	add.w	r2, r7, #16
 8001a5a:	f107 0314 	add.w	r3, r7, #20
 8001a5e:	4611      	mov	r1, r2
 8001a60:	4618      	mov	r0, r3
 8001a62:	f002 fb8f 	bl	8004184 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001a66:	6a3b      	ldr	r3, [r7, #32]
 8001a68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001a6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d103      	bne.n	8001a78 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001a70:	f002 fb5c 	bl	800412c <HAL_RCC_GetPCLK1Freq>
 8001a74:	6378      	str	r0, [r7, #52]	@ 0x34
 8001a76:	e004      	b.n	8001a82 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001a78:	f002 fb58 	bl	800412c <HAL_RCC_GetPCLK1Freq>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	005b      	lsls	r3, r3, #1
 8001a80:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001a82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a84:	4a23      	ldr	r2, [pc, #140]	@ (8001b14 <HAL_InitTick+0xe4>)
 8001a86:	fba2 2303 	umull	r2, r3, r2, r3
 8001a8a:	0c9b      	lsrs	r3, r3, #18
 8001a8c:	3b01      	subs	r3, #1
 8001a8e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8001a90:	4b21      	ldr	r3, [pc, #132]	@ (8001b18 <HAL_InitTick+0xe8>)
 8001a92:	4a22      	ldr	r2, [pc, #136]	@ (8001b1c <HAL_InitTick+0xec>)
 8001a94:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8001a96:	4b20      	ldr	r3, [pc, #128]	@ (8001b18 <HAL_InitTick+0xe8>)
 8001a98:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a9c:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8001a9e:	4a1e      	ldr	r2, [pc, #120]	@ (8001b18 <HAL_InitTick+0xe8>)
 8001aa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001aa2:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8001aa4:	4b1c      	ldr	r3, [pc, #112]	@ (8001b18 <HAL_InitTick+0xe8>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aaa:	4b1b      	ldr	r3, [pc, #108]	@ (8001b18 <HAL_InitTick+0xe8>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ab0:	4b19      	ldr	r3, [pc, #100]	@ (8001b18 <HAL_InitTick+0xe8>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8001ab6:	4818      	ldr	r0, [pc, #96]	@ (8001b18 <HAL_InitTick+0xe8>)
 8001ab8:	f005 fc22 	bl	8007300 <HAL_TIM_Base_Init>
 8001abc:	4603      	mov	r3, r0
 8001abe:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001ac2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d11b      	bne.n	8001b02 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8001aca:	4813      	ldr	r0, [pc, #76]	@ (8001b18 <HAL_InitTick+0xe8>)
 8001acc:	f005 fc7a 	bl	80073c4 <HAL_TIM_Base_Start_IT>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001ad6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d111      	bne.n	8001b02 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001ade:	2037      	movs	r0, #55	@ 0x37
 8001ae0:	f000 fb1e 	bl	8002120 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2b0f      	cmp	r3, #15
 8001ae8:	d808      	bhi.n	8001afc <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8001aea:	2200      	movs	r2, #0
 8001aec:	6879      	ldr	r1, [r7, #4]
 8001aee:	2037      	movs	r0, #55	@ 0x37
 8001af0:	f000 fafa 	bl	80020e8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001af4:	4a0a      	ldr	r2, [pc, #40]	@ (8001b20 <HAL_InitTick+0xf0>)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6013      	str	r3, [r2, #0]
 8001afa:	e002      	b.n	8001b02 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001afc:	2301      	movs	r3, #1
 8001afe:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001b02:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3738      	adds	r7, #56	@ 0x38
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	40021000 	.word	0x40021000
 8001b14:	431bde83 	.word	0x431bde83
 8001b18:	20000a7c 	.word	0x20000a7c
 8001b1c:	40001400 	.word	0x40001400
 8001b20:	20000004 	.word	0x20000004

08001b24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b28:	bf00      	nop
 8001b2a:	e7fd      	b.n	8001b28 <NMI_Handler+0x4>

08001b2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b30:	bf00      	nop
 8001b32:	e7fd      	b.n	8001b30 <HardFault_Handler+0x4>

08001b34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b38:	bf00      	nop
 8001b3a:	e7fd      	b.n	8001b38 <MemManage_Handler+0x4>

08001b3c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b40:	bf00      	nop
 8001b42:	e7fd      	b.n	8001b40 <BusFault_Handler+0x4>

08001b44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b48:	bf00      	nop
 8001b4a:	e7fd      	b.n	8001b48 <UsageFault_Handler+0x4>

08001b4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b50:	bf00      	nop
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
	...

08001b5c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8001b60:	4802      	ldr	r0, [pc, #8]	@ (8001b6c <DMA1_Channel6_IRQHandler+0x10>)
 8001b62:	f000 fc82 	bl	800246a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001b66:	bf00      	nop
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	20000984 	.word	0x20000984

08001b70 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 8001b74:	4802      	ldr	r0, [pc, #8]	@ (8001b80 <DMA1_Channel7_IRQHandler+0x10>)
 8001b76:	f000 fc78 	bl	800246a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001b7a:	bf00      	nop
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	200009cc 	.word	0x200009cc

08001b84 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001b88:	4802      	ldr	r0, [pc, #8]	@ (8001b94 <USART2_IRQHandler+0x10>)
 8001b8a:	f006 f81f 	bl	8007bcc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001b8e:	bf00      	nop
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	20000acc 	.word	0x20000acc

08001b98 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001b9c:	4802      	ldr	r0, [pc, #8]	@ (8001ba8 <TIM7_IRQHandler+0x10>)
 8001b9e:	f005 fc81 	bl	80074a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001ba2:	bf00      	nop
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	20000a7c 	.word	0x20000a7c

08001bac <SAI2_IRQHandler>:

/**
  * @brief This function handles SAI2 global interrupt.
  */
void SAI2_IRQHandler(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI2_IRQn 0 */

  /* USER CODE END SAI2_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA2);
 8001bb0:	4803      	ldr	r0, [pc, #12]	@ (8001bc0 <SAI2_IRQHandler+0x14>)
 8001bb2:	f004 f9db 	bl	8005f6c <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB2);
 8001bb6:	4803      	ldr	r0, [pc, #12]	@ (8001bc4 <SAI2_IRQHandler+0x18>)
 8001bb8:	f004 f9d8 	bl	8005f6c <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI2_IRQn 1 */

  /* USER CODE END SAI2_IRQn 1 */
}
 8001bbc:	bf00      	nop
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	2000087c 	.word	0x2000087c
 8001bc4:	20000900 	.word	0x20000900

08001bc8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b086      	sub	sp, #24
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	60f8      	str	r0, [r7, #12]
 8001bd0:	60b9      	str	r1, [r7, #8]
 8001bd2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	617b      	str	r3, [r7, #20]
 8001bd8:	e00a      	b.n	8001bf0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001bda:	f3af 8000 	nop.w
 8001bde:	4601      	mov	r1, r0
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	1c5a      	adds	r2, r3, #1
 8001be4:	60ba      	str	r2, [r7, #8]
 8001be6:	b2ca      	uxtb	r2, r1
 8001be8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	3301      	adds	r3, #1
 8001bee:	617b      	str	r3, [r7, #20]
 8001bf0:	697a      	ldr	r2, [r7, #20]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	dbf0      	blt.n	8001bda <_read+0x12>
  }

  return len;
 8001bf8:	687b      	ldr	r3, [r7, #4]
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3718      	adds	r7, #24
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}

08001c02 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c02:	b580      	push	{r7, lr}
 8001c04:	b086      	sub	sp, #24
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	60f8      	str	r0, [r7, #12]
 8001c0a:	60b9      	str	r1, [r7, #8]
 8001c0c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c0e:	2300      	movs	r3, #0
 8001c10:	617b      	str	r3, [r7, #20]
 8001c12:	e009      	b.n	8001c28 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	1c5a      	adds	r2, r3, #1
 8001c18:	60ba      	str	r2, [r7, #8]
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f7fe fff9 	bl	8000c14 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	3301      	adds	r3, #1
 8001c26:	617b      	str	r3, [r7, #20]
 8001c28:	697a      	ldr	r2, [r7, #20]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	dbf1      	blt.n	8001c14 <_write+0x12>
  }
  return len;
 8001c30:	687b      	ldr	r3, [r7, #4]
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3718      	adds	r7, #24
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}

08001c3a <_close>:

int _close(int file)
{
 8001c3a:	b480      	push	{r7}
 8001c3c:	b083      	sub	sp, #12
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	370c      	adds	r7, #12
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr

08001c52 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c52:	b480      	push	{r7}
 8001c54:	b083      	sub	sp, #12
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	6078      	str	r0, [r7, #4]
 8001c5a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c62:	605a      	str	r2, [r3, #4]
  return 0;
 8001c64:	2300      	movs	r3, #0
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	370c      	adds	r7, #12
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr

08001c72 <_isatty>:

int _isatty(int file)
{
 8001c72:	b480      	push	{r7}
 8001c74:	b083      	sub	sp, #12
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c7a:	2301      	movs	r3, #1
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	370c      	adds	r7, #12
 8001c80:	46bd      	mov	sp, r7
 8001c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c86:	4770      	bx	lr

08001c88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b085      	sub	sp, #20
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	60f8      	str	r0, [r7, #12]
 8001c90:	60b9      	str	r1, [r7, #8]
 8001c92:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c94:	2300      	movs	r3, #0
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3714      	adds	r7, #20
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr
	...

08001ca4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b086      	sub	sp, #24
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cac:	4a14      	ldr	r2, [pc, #80]	@ (8001d00 <_sbrk+0x5c>)
 8001cae:	4b15      	ldr	r3, [pc, #84]	@ (8001d04 <_sbrk+0x60>)
 8001cb0:	1ad3      	subs	r3, r2, r3
 8001cb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cb8:	4b13      	ldr	r3, [pc, #76]	@ (8001d08 <_sbrk+0x64>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d102      	bne.n	8001cc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cc0:	4b11      	ldr	r3, [pc, #68]	@ (8001d08 <_sbrk+0x64>)
 8001cc2:	4a12      	ldr	r2, [pc, #72]	@ (8001d0c <_sbrk+0x68>)
 8001cc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cc6:	4b10      	ldr	r3, [pc, #64]	@ (8001d08 <_sbrk+0x64>)
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4413      	add	r3, r2
 8001cce:	693a      	ldr	r2, [r7, #16]
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	d207      	bcs.n	8001ce4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cd4:	f008 fdb8 	bl	800a848 <__errno>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	220c      	movs	r2, #12
 8001cdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cde:	f04f 33ff 	mov.w	r3, #4294967295
 8001ce2:	e009      	b.n	8001cf8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ce4:	4b08      	ldr	r3, [pc, #32]	@ (8001d08 <_sbrk+0x64>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cea:	4b07      	ldr	r3, [pc, #28]	@ (8001d08 <_sbrk+0x64>)
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4413      	add	r3, r2
 8001cf2:	4a05      	ldr	r2, [pc, #20]	@ (8001d08 <_sbrk+0x64>)
 8001cf4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	3718      	adds	r7, #24
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	20018000 	.word	0x20018000
 8001d04:	00000400 	.word	0x00000400
 8001d08:	20000ac8 	.word	0x20000ac8
 8001d0c:	200019b0 	.word	0x200019b0

08001d10 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001d14:	4b06      	ldr	r3, [pc, #24]	@ (8001d30 <SystemInit+0x20>)
 8001d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d1a:	4a05      	ldr	r2, [pc, #20]	@ (8001d30 <SystemInit+0x20>)
 8001d1c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d20:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001d24:	bf00      	nop
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	e000ed00 	.word	0xe000ed00

08001d34 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d38:	4b14      	ldr	r3, [pc, #80]	@ (8001d8c <MX_USART2_UART_Init+0x58>)
 8001d3a:	4a15      	ldr	r2, [pc, #84]	@ (8001d90 <MX_USART2_UART_Init+0x5c>)
 8001d3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d3e:	4b13      	ldr	r3, [pc, #76]	@ (8001d8c <MX_USART2_UART_Init+0x58>)
 8001d40:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d44:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d46:	4b11      	ldr	r3, [pc, #68]	@ (8001d8c <MX_USART2_UART_Init+0x58>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d4c:	4b0f      	ldr	r3, [pc, #60]	@ (8001d8c <MX_USART2_UART_Init+0x58>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d52:	4b0e      	ldr	r3, [pc, #56]	@ (8001d8c <MX_USART2_UART_Init+0x58>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d58:	4b0c      	ldr	r3, [pc, #48]	@ (8001d8c <MX_USART2_UART_Init+0x58>)
 8001d5a:	220c      	movs	r2, #12
 8001d5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d8c <MX_USART2_UART_Init+0x58>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d64:	4b09      	ldr	r3, [pc, #36]	@ (8001d8c <MX_USART2_UART_Init+0x58>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d6a:	4b08      	ldr	r3, [pc, #32]	@ (8001d8c <MX_USART2_UART_Init+0x58>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d70:	4b06      	ldr	r3, [pc, #24]	@ (8001d8c <MX_USART2_UART_Init+0x58>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d76:	4805      	ldr	r0, [pc, #20]	@ (8001d8c <MX_USART2_UART_Init+0x58>)
 8001d78:	f005 fd88 	bl	800788c <HAL_UART_Init>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d001      	beq.n	8001d86 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001d82:	f7ff f90d 	bl	8000fa0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d86:	bf00      	nop
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	20000acc 	.word	0x20000acc
 8001d90:	40004400 	.word	0x40004400

08001d94 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b0ac      	sub	sp, #176	@ 0xb0
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d9c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001da0:	2200      	movs	r2, #0
 8001da2:	601a      	str	r2, [r3, #0]
 8001da4:	605a      	str	r2, [r3, #4]
 8001da6:	609a      	str	r2, [r3, #8]
 8001da8:	60da      	str	r2, [r3, #12]
 8001daa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001dac:	f107 0314 	add.w	r3, r7, #20
 8001db0:	2288      	movs	r2, #136	@ 0x88
 8001db2:	2100      	movs	r1, #0
 8001db4:	4618      	mov	r0, r3
 8001db6:	f008 fca3 	bl	800a700 <memset>
  if(uartHandle->Instance==USART2)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a25      	ldr	r2, [pc, #148]	@ (8001e54 <HAL_UART_MspInit+0xc0>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d143      	bne.n	8001e4c <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001dcc:	f107 0314 	add.w	r3, r7, #20
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f002 fa69 	bl	80042a8 <HAL_RCCEx_PeriphCLKConfig>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d001      	beq.n	8001de0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001ddc:	f7ff f8e0 	bl	8000fa0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001de0:	4b1d      	ldr	r3, [pc, #116]	@ (8001e58 <HAL_UART_MspInit+0xc4>)
 8001de2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001de4:	4a1c      	ldr	r2, [pc, #112]	@ (8001e58 <HAL_UART_MspInit+0xc4>)
 8001de6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dea:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dec:	4b1a      	ldr	r3, [pc, #104]	@ (8001e58 <HAL_UART_MspInit+0xc4>)
 8001dee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001df4:	613b      	str	r3, [r7, #16]
 8001df6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001df8:	4b17      	ldr	r3, [pc, #92]	@ (8001e58 <HAL_UART_MspInit+0xc4>)
 8001dfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dfc:	4a16      	ldr	r2, [pc, #88]	@ (8001e58 <HAL_UART_MspInit+0xc4>)
 8001dfe:	f043 0301 	orr.w	r3, r3, #1
 8001e02:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e04:	4b14      	ldr	r3, [pc, #80]	@ (8001e58 <HAL_UART_MspInit+0xc4>)
 8001e06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e08:	f003 0301 	and.w	r3, r3, #1
 8001e0c:	60fb      	str	r3, [r7, #12]
 8001e0e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001e10:	230c      	movs	r3, #12
 8001e12:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e16:	2302      	movs	r3, #2
 8001e18:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e22:	2303      	movs	r3, #3
 8001e24:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e28:	2307      	movs	r3, #7
 8001e2a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e2e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001e32:	4619      	mov	r1, r3
 8001e34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e38:	f000 fbf6 	bl	8002628 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	2105      	movs	r1, #5
 8001e40:	2026      	movs	r0, #38	@ 0x26
 8001e42:	f000 f951 	bl	80020e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001e46:	2026      	movs	r0, #38	@ 0x26
 8001e48:	f000 f96a 	bl	8002120 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001e4c:	bf00      	nop
 8001e4e:	37b0      	adds	r7, #176	@ 0xb0
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	40004400 	.word	0x40004400
 8001e58:	40021000 	.word	0x40021000

08001e5c <Reset_Handler>:
 8001e5c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e94 <LoopForever+0x2>
 8001e60:	f7ff ff56 	bl	8001d10 <SystemInit>
 8001e64:	480c      	ldr	r0, [pc, #48]	@ (8001e98 <LoopForever+0x6>)
 8001e66:	490d      	ldr	r1, [pc, #52]	@ (8001e9c <LoopForever+0xa>)
 8001e68:	4a0d      	ldr	r2, [pc, #52]	@ (8001ea0 <LoopForever+0xe>)
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	e002      	b.n	8001e74 <LoopCopyDataInit>

08001e6e <CopyDataInit>:
 8001e6e:	58d4      	ldr	r4, [r2, r3]
 8001e70:	50c4      	str	r4, [r0, r3]
 8001e72:	3304      	adds	r3, #4

08001e74 <LoopCopyDataInit>:
 8001e74:	18c4      	adds	r4, r0, r3
 8001e76:	428c      	cmp	r4, r1
 8001e78:	d3f9      	bcc.n	8001e6e <CopyDataInit>
 8001e7a:	4a0a      	ldr	r2, [pc, #40]	@ (8001ea4 <LoopForever+0x12>)
 8001e7c:	4c0a      	ldr	r4, [pc, #40]	@ (8001ea8 <LoopForever+0x16>)
 8001e7e:	2300      	movs	r3, #0
 8001e80:	e001      	b.n	8001e86 <LoopFillZerobss>

08001e82 <FillZerobss>:
 8001e82:	6013      	str	r3, [r2, #0]
 8001e84:	3204      	adds	r2, #4

08001e86 <LoopFillZerobss>:
 8001e86:	42a2      	cmp	r2, r4
 8001e88:	d3fb      	bcc.n	8001e82 <FillZerobss>
 8001e8a:	f008 fce3 	bl	800a854 <__libc_init_array>
 8001e8e:	f7fe ff2d 	bl	8000cec <main>

08001e92 <LoopForever>:
 8001e92:	e7fe      	b.n	8001e92 <LoopForever>
 8001e94:	20018000 	.word	0x20018000
 8001e98:	20000000 	.word	0x20000000
 8001e9c:	2000006c 	.word	0x2000006c
 8001ea0:	0800bcc0 	.word	0x0800bcc0
 8001ea4:	2000006c 	.word	0x2000006c
 8001ea8:	200019b0 	.word	0x200019b0

08001eac <ADC1_2_IRQHandler>:
 8001eac:	e7fe      	b.n	8001eac <ADC1_2_IRQHandler>
	...

08001eb0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001eba:	4b0c      	ldr	r3, [pc, #48]	@ (8001eec <HAL_Init+0x3c>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a0b      	ldr	r2, [pc, #44]	@ (8001eec <HAL_Init+0x3c>)
 8001ec0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ec4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ec6:	2003      	movs	r0, #3
 8001ec8:	f000 f903 	bl	80020d2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ecc:	200f      	movs	r0, #15
 8001ece:	f7ff fdaf 	bl	8001a30 <HAL_InitTick>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d002      	beq.n	8001ede <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	71fb      	strb	r3, [r7, #7]
 8001edc:	e001      	b.n	8001ee2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ede:	f7ff fd7f 	bl	80019e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ee2:	79fb      	ldrb	r3, [r7, #7]
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	3708      	adds	r7, #8
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	40022000 	.word	0x40022000

08001ef0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ef4:	4b06      	ldr	r3, [pc, #24]	@ (8001f10 <HAL_IncTick+0x20>)
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	461a      	mov	r2, r3
 8001efa:	4b06      	ldr	r3, [pc, #24]	@ (8001f14 <HAL_IncTick+0x24>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4413      	add	r3, r2
 8001f00:	4a04      	ldr	r2, [pc, #16]	@ (8001f14 <HAL_IncTick+0x24>)
 8001f02:	6013      	str	r3, [r2, #0]
}
 8001f04:	bf00      	nop
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	20000008 	.word	0x20000008
 8001f14:	20000b54 	.word	0x20000b54

08001f18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f1c:	4b03      	ldr	r3, [pc, #12]	@ (8001f2c <HAL_GetTick+0x14>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	20000b54 	.word	0x20000b54

08001f30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b084      	sub	sp, #16
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f38:	f7ff ffee 	bl	8001f18 <HAL_GetTick>
 8001f3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f48:	d005      	beq.n	8001f56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001f4a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f74 <HAL_Delay+0x44>)
 8001f4c:	781b      	ldrb	r3, [r3, #0]
 8001f4e:	461a      	mov	r2, r3
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	4413      	add	r3, r2
 8001f54:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f56:	bf00      	nop
 8001f58:	f7ff ffde 	bl	8001f18 <HAL_GetTick>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	68fa      	ldr	r2, [r7, #12]
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d8f7      	bhi.n	8001f58 <HAL_Delay+0x28>
  {
  }
}
 8001f68:	bf00      	nop
 8001f6a:	bf00      	nop
 8001f6c:	3710      	adds	r7, #16
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	20000008 	.word	0x20000008

08001f78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b085      	sub	sp, #20
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	f003 0307 	and.w	r3, r3, #7
 8001f86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f88:	4b0c      	ldr	r3, [pc, #48]	@ (8001fbc <__NVIC_SetPriorityGrouping+0x44>)
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f8e:	68ba      	ldr	r2, [r7, #8]
 8001f90:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f94:	4013      	ands	r3, r2
 8001f96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fa0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001fa4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fa8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001faa:	4a04      	ldr	r2, [pc, #16]	@ (8001fbc <__NVIC_SetPriorityGrouping+0x44>)
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	60d3      	str	r3, [r2, #12]
}
 8001fb0:	bf00      	nop
 8001fb2:	3714      	adds	r7, #20
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr
 8001fbc:	e000ed00 	.word	0xe000ed00

08001fc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fc4:	4b04      	ldr	r3, [pc, #16]	@ (8001fd8 <__NVIC_GetPriorityGrouping+0x18>)
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	0a1b      	lsrs	r3, r3, #8
 8001fca:	f003 0307 	and.w	r3, r3, #7
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr
 8001fd8:	e000ed00 	.word	0xe000ed00

08001fdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	db0b      	blt.n	8002006 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fee:	79fb      	ldrb	r3, [r7, #7]
 8001ff0:	f003 021f 	and.w	r2, r3, #31
 8001ff4:	4907      	ldr	r1, [pc, #28]	@ (8002014 <__NVIC_EnableIRQ+0x38>)
 8001ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ffa:	095b      	lsrs	r3, r3, #5
 8001ffc:	2001      	movs	r0, #1
 8001ffe:	fa00 f202 	lsl.w	r2, r0, r2
 8002002:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002006:	bf00      	nop
 8002008:	370c      	adds	r7, #12
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr
 8002012:	bf00      	nop
 8002014:	e000e100 	.word	0xe000e100

08002018 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	4603      	mov	r3, r0
 8002020:	6039      	str	r1, [r7, #0]
 8002022:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002024:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002028:	2b00      	cmp	r3, #0
 800202a:	db0a      	blt.n	8002042 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	b2da      	uxtb	r2, r3
 8002030:	490c      	ldr	r1, [pc, #48]	@ (8002064 <__NVIC_SetPriority+0x4c>)
 8002032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002036:	0112      	lsls	r2, r2, #4
 8002038:	b2d2      	uxtb	r2, r2
 800203a:	440b      	add	r3, r1
 800203c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002040:	e00a      	b.n	8002058 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	b2da      	uxtb	r2, r3
 8002046:	4908      	ldr	r1, [pc, #32]	@ (8002068 <__NVIC_SetPriority+0x50>)
 8002048:	79fb      	ldrb	r3, [r7, #7]
 800204a:	f003 030f 	and.w	r3, r3, #15
 800204e:	3b04      	subs	r3, #4
 8002050:	0112      	lsls	r2, r2, #4
 8002052:	b2d2      	uxtb	r2, r2
 8002054:	440b      	add	r3, r1
 8002056:	761a      	strb	r2, [r3, #24]
}
 8002058:	bf00      	nop
 800205a:	370c      	adds	r7, #12
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr
 8002064:	e000e100 	.word	0xe000e100
 8002068:	e000ed00 	.word	0xe000ed00

0800206c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800206c:	b480      	push	{r7}
 800206e:	b089      	sub	sp, #36	@ 0x24
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	f003 0307 	and.w	r3, r3, #7
 800207e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002080:	69fb      	ldr	r3, [r7, #28]
 8002082:	f1c3 0307 	rsb	r3, r3, #7
 8002086:	2b04      	cmp	r3, #4
 8002088:	bf28      	it	cs
 800208a:	2304      	movcs	r3, #4
 800208c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800208e:	69fb      	ldr	r3, [r7, #28]
 8002090:	3304      	adds	r3, #4
 8002092:	2b06      	cmp	r3, #6
 8002094:	d902      	bls.n	800209c <NVIC_EncodePriority+0x30>
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	3b03      	subs	r3, #3
 800209a:	e000      	b.n	800209e <NVIC_EncodePriority+0x32>
 800209c:	2300      	movs	r3, #0
 800209e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020a0:	f04f 32ff 	mov.w	r2, #4294967295
 80020a4:	69bb      	ldr	r3, [r7, #24]
 80020a6:	fa02 f303 	lsl.w	r3, r2, r3
 80020aa:	43da      	mvns	r2, r3
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	401a      	ands	r2, r3
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020b4:	f04f 31ff 	mov.w	r1, #4294967295
 80020b8:	697b      	ldr	r3, [r7, #20]
 80020ba:	fa01 f303 	lsl.w	r3, r1, r3
 80020be:	43d9      	mvns	r1, r3
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020c4:	4313      	orrs	r3, r2
         );
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3724      	adds	r7, #36	@ 0x24
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr

080020d2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020d2:	b580      	push	{r7, lr}
 80020d4:	b082      	sub	sp, #8
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f7ff ff4c 	bl	8001f78 <__NVIC_SetPriorityGrouping>
}
 80020e0:	bf00      	nop
 80020e2:	3708      	adds	r7, #8
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b086      	sub	sp, #24
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	4603      	mov	r3, r0
 80020f0:	60b9      	str	r1, [r7, #8]
 80020f2:	607a      	str	r2, [r7, #4]
 80020f4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80020f6:	2300      	movs	r3, #0
 80020f8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80020fa:	f7ff ff61 	bl	8001fc0 <__NVIC_GetPriorityGrouping>
 80020fe:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	68b9      	ldr	r1, [r7, #8]
 8002104:	6978      	ldr	r0, [r7, #20]
 8002106:	f7ff ffb1 	bl	800206c <NVIC_EncodePriority>
 800210a:	4602      	mov	r2, r0
 800210c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002110:	4611      	mov	r1, r2
 8002112:	4618      	mov	r0, r3
 8002114:	f7ff ff80 	bl	8002018 <__NVIC_SetPriority>
}
 8002118:	bf00      	nop
 800211a:	3718      	adds	r7, #24
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}

08002120 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
 8002126:	4603      	mov	r3, r0
 8002128:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800212a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800212e:	4618      	mov	r0, r3
 8002130:	f7ff ff54 	bl	8001fdc <__NVIC_EnableIRQ>
}
 8002134:	bf00      	nop
 8002136:	3708      	adds	r7, #8
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}

0800213c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800213c:	b480      	push	{r7}
 800213e:	b085      	sub	sp, #20
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d101      	bne.n	800214e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e098      	b.n	8002280 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	461a      	mov	r2, r3
 8002154:	4b4d      	ldr	r3, [pc, #308]	@ (800228c <HAL_DMA_Init+0x150>)
 8002156:	429a      	cmp	r2, r3
 8002158:	d80f      	bhi.n	800217a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	461a      	mov	r2, r3
 8002160:	4b4b      	ldr	r3, [pc, #300]	@ (8002290 <HAL_DMA_Init+0x154>)
 8002162:	4413      	add	r3, r2
 8002164:	4a4b      	ldr	r2, [pc, #300]	@ (8002294 <HAL_DMA_Init+0x158>)
 8002166:	fba2 2303 	umull	r2, r3, r2, r3
 800216a:	091b      	lsrs	r3, r3, #4
 800216c:	009a      	lsls	r2, r3, #2
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a48      	ldr	r2, [pc, #288]	@ (8002298 <HAL_DMA_Init+0x15c>)
 8002176:	641a      	str	r2, [r3, #64]	@ 0x40
 8002178:	e00e      	b.n	8002198 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	461a      	mov	r2, r3
 8002180:	4b46      	ldr	r3, [pc, #280]	@ (800229c <HAL_DMA_Init+0x160>)
 8002182:	4413      	add	r3, r2
 8002184:	4a43      	ldr	r2, [pc, #268]	@ (8002294 <HAL_DMA_Init+0x158>)
 8002186:	fba2 2303 	umull	r2, r3, r2, r3
 800218a:	091b      	lsrs	r3, r3, #4
 800218c:	009a      	lsls	r2, r3, #2
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4a42      	ldr	r2, [pc, #264]	@ (80022a0 <HAL_DMA_Init+0x164>)
 8002196:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2202      	movs	r2, #2
 800219c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80021ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021b2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80021bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	691b      	ldr	r3, [r3, #16]
 80021c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	699b      	ldr	r3, [r3, #24]
 80021ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6a1b      	ldr	r3, [r3, #32]
 80021da:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80021dc:	68fa      	ldr	r2, [r7, #12]
 80021de:	4313      	orrs	r3, r2
 80021e0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	68fa      	ldr	r2, [r7, #12]
 80021e8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80021f2:	d039      	beq.n	8002268 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021f8:	4a27      	ldr	r2, [pc, #156]	@ (8002298 <HAL_DMA_Init+0x15c>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d11a      	bne.n	8002234 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80021fe:	4b29      	ldr	r3, [pc, #164]	@ (80022a4 <HAL_DMA_Init+0x168>)
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002206:	f003 031c 	and.w	r3, r3, #28
 800220a:	210f      	movs	r1, #15
 800220c:	fa01 f303 	lsl.w	r3, r1, r3
 8002210:	43db      	mvns	r3, r3
 8002212:	4924      	ldr	r1, [pc, #144]	@ (80022a4 <HAL_DMA_Init+0x168>)
 8002214:	4013      	ands	r3, r2
 8002216:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002218:	4b22      	ldr	r3, [pc, #136]	@ (80022a4 <HAL_DMA_Init+0x168>)
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6859      	ldr	r1, [r3, #4]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002224:	f003 031c 	and.w	r3, r3, #28
 8002228:	fa01 f303 	lsl.w	r3, r1, r3
 800222c:	491d      	ldr	r1, [pc, #116]	@ (80022a4 <HAL_DMA_Init+0x168>)
 800222e:	4313      	orrs	r3, r2
 8002230:	600b      	str	r3, [r1, #0]
 8002232:	e019      	b.n	8002268 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002234:	4b1c      	ldr	r3, [pc, #112]	@ (80022a8 <HAL_DMA_Init+0x16c>)
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800223c:	f003 031c 	and.w	r3, r3, #28
 8002240:	210f      	movs	r1, #15
 8002242:	fa01 f303 	lsl.w	r3, r1, r3
 8002246:	43db      	mvns	r3, r3
 8002248:	4917      	ldr	r1, [pc, #92]	@ (80022a8 <HAL_DMA_Init+0x16c>)
 800224a:	4013      	ands	r3, r2
 800224c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800224e:	4b16      	ldr	r3, [pc, #88]	@ (80022a8 <HAL_DMA_Init+0x16c>)
 8002250:	681a      	ldr	r2, [r3, #0]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6859      	ldr	r1, [r3, #4]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800225a:	f003 031c 	and.w	r3, r3, #28
 800225e:	fa01 f303 	lsl.w	r3, r1, r3
 8002262:	4911      	ldr	r1, [pc, #68]	@ (80022a8 <HAL_DMA_Init+0x16c>)
 8002264:	4313      	orrs	r3, r2
 8002266:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2200      	movs	r2, #0
 800226c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2201      	movs	r2, #1
 8002272:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2200      	movs	r2, #0
 800227a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800227e:	2300      	movs	r3, #0
}
 8002280:	4618      	mov	r0, r3
 8002282:	3714      	adds	r7, #20
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr
 800228c:	40020407 	.word	0x40020407
 8002290:	bffdfff8 	.word	0xbffdfff8
 8002294:	cccccccd 	.word	0xcccccccd
 8002298:	40020000 	.word	0x40020000
 800229c:	bffdfbf8 	.word	0xbffdfbf8
 80022a0:	40020400 	.word	0x40020400
 80022a4:	400200a8 	.word	0x400200a8
 80022a8:	400204a8 	.word	0x400204a8

080022ac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b086      	sub	sp, #24
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	60f8      	str	r0, [r7, #12]
 80022b4:	60b9      	str	r1, [r7, #8]
 80022b6:	607a      	str	r2, [r7, #4]
 80022b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022ba:	2300      	movs	r3, #0
 80022bc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d101      	bne.n	80022cc <HAL_DMA_Start_IT+0x20>
 80022c8:	2302      	movs	r3, #2
 80022ca:	e04b      	b.n	8002364 <HAL_DMA_Start_IT+0xb8>
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	2201      	movs	r2, #1
 80022d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	2b01      	cmp	r3, #1
 80022de:	d13a      	bne.n	8002356 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	2202      	movs	r2, #2
 80022e4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	2200      	movs	r2, #0
 80022ec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f022 0201 	bic.w	r2, r2, #1
 80022fc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	687a      	ldr	r2, [r7, #4]
 8002302:	68b9      	ldr	r1, [r7, #8]
 8002304:	68f8      	ldr	r0, [r7, #12]
 8002306:	f000 f95f 	bl	80025c8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230e:	2b00      	cmp	r3, #0
 8002310:	d008      	beq.n	8002324 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f042 020e 	orr.w	r2, r2, #14
 8002320:	601a      	str	r2, [r3, #0]
 8002322:	e00f      	b.n	8002344 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f022 0204 	bic.w	r2, r2, #4
 8002332:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f042 020a 	orr.w	r2, r2, #10
 8002342:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f042 0201 	orr.w	r2, r2, #1
 8002352:	601a      	str	r2, [r3, #0]
 8002354:	e005      	b.n	8002362 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	2200      	movs	r2, #0
 800235a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800235e:	2302      	movs	r3, #2
 8002360:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002362:	7dfb      	ldrb	r3, [r7, #23]
}
 8002364:	4618      	mov	r0, r3
 8002366:	3718      	adds	r7, #24
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}

0800236c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800236c:	b480      	push	{r7}
 800236e:	b085      	sub	sp, #20
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002374:	2300      	movs	r3, #0
 8002376:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800237e:	b2db      	uxtb	r3, r3
 8002380:	2b02      	cmp	r3, #2
 8002382:	d008      	beq.n	8002396 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2204      	movs	r2, #4
 8002388:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2200      	movs	r2, #0
 800238e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e022      	b.n	80023dc <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f022 020e 	bic.w	r2, r2, #14
 80023a4:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f022 0201 	bic.w	r2, r2, #1
 80023b4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ba:	f003 021c 	and.w	r2, r3, #28
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c2:	2101      	movs	r1, #1
 80023c4:	fa01 f202 	lsl.w	r2, r1, r2
 80023c8:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2201      	movs	r2, #1
 80023ce:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2200      	movs	r2, #0
 80023d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80023da:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3714      	adds	r7, #20
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr

080023e8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023f0:	2300      	movs	r3, #0
 80023f2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	d005      	beq.n	800240c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2204      	movs	r2, #4
 8002404:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	73fb      	strb	r3, [r7, #15]
 800240a:	e029      	b.n	8002460 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f022 020e 	bic.w	r2, r2, #14
 800241a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f022 0201 	bic.w	r2, r2, #1
 800242a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002430:	f003 021c 	and.w	r2, r3, #28
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002438:	2101      	movs	r1, #1
 800243a:	fa01 f202 	lsl.w	r2, r1, r2
 800243e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2201      	movs	r2, #1
 8002444:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2200      	movs	r2, #0
 800244c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002454:	2b00      	cmp	r3, #0
 8002456:	d003      	beq.n	8002460 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800245c:	6878      	ldr	r0, [r7, #4]
 800245e:	4798      	blx	r3
    }
  }
  return status;
 8002460:	7bfb      	ldrb	r3, [r7, #15]
}
 8002462:	4618      	mov	r0, r3
 8002464:	3710      	adds	r7, #16
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}

0800246a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800246a:	b580      	push	{r7, lr}
 800246c:	b084      	sub	sp, #16
 800246e:	af00      	add	r7, sp, #0
 8002470:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002486:	f003 031c 	and.w	r3, r3, #28
 800248a:	2204      	movs	r2, #4
 800248c:	409a      	lsls	r2, r3
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	4013      	ands	r3, r2
 8002492:	2b00      	cmp	r3, #0
 8002494:	d026      	beq.n	80024e4 <HAL_DMA_IRQHandler+0x7a>
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	f003 0304 	and.w	r3, r3, #4
 800249c:	2b00      	cmp	r3, #0
 800249e:	d021      	beq.n	80024e4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f003 0320 	and.w	r3, r3, #32
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d107      	bne.n	80024be <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f022 0204 	bic.w	r2, r2, #4
 80024bc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024c2:	f003 021c 	and.w	r2, r3, #28
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ca:	2104      	movs	r1, #4
 80024cc:	fa01 f202 	lsl.w	r2, r1, r2
 80024d0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d071      	beq.n	80025be <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80024e2:	e06c      	b.n	80025be <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024e8:	f003 031c 	and.w	r3, r3, #28
 80024ec:	2202      	movs	r2, #2
 80024ee:	409a      	lsls	r2, r3
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	4013      	ands	r3, r2
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d02e      	beq.n	8002556 <HAL_DMA_IRQHandler+0xec>
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	f003 0302 	and.w	r3, r3, #2
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d029      	beq.n	8002556 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 0320 	and.w	r3, r3, #32
 800250c:	2b00      	cmp	r3, #0
 800250e:	d10b      	bne.n	8002528 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f022 020a 	bic.w	r2, r2, #10
 800251e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2201      	movs	r2, #1
 8002524:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800252c:	f003 021c 	and.w	r2, r3, #28
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002534:	2102      	movs	r1, #2
 8002536:	fa01 f202 	lsl.w	r2, r1, r2
 800253a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2200      	movs	r2, #0
 8002540:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002548:	2b00      	cmp	r3, #0
 800254a:	d038      	beq.n	80025be <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002554:	e033      	b.n	80025be <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800255a:	f003 031c 	and.w	r3, r3, #28
 800255e:	2208      	movs	r2, #8
 8002560:	409a      	lsls	r2, r3
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	4013      	ands	r3, r2
 8002566:	2b00      	cmp	r3, #0
 8002568:	d02a      	beq.n	80025c0 <HAL_DMA_IRQHandler+0x156>
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	f003 0308 	and.w	r3, r3, #8
 8002570:	2b00      	cmp	r3, #0
 8002572:	d025      	beq.n	80025c0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f022 020e 	bic.w	r2, r2, #14
 8002582:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002588:	f003 021c 	and.w	r2, r3, #28
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002590:	2101      	movs	r1, #1
 8002592:	fa01 f202 	lsl.w	r2, r1, r2
 8002596:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2201      	movs	r2, #1
 800259c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2201      	movs	r2, #1
 80025a2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2200      	movs	r2, #0
 80025aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d004      	beq.n	80025c0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80025be:	bf00      	nop
 80025c0:	bf00      	nop
}
 80025c2:	3710      	adds	r7, #16
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b085      	sub	sp, #20
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	60f8      	str	r0, [r7, #12]
 80025d0:	60b9      	str	r1, [r7, #8]
 80025d2:	607a      	str	r2, [r7, #4]
 80025d4:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025da:	f003 021c 	and.w	r2, r3, #28
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e2:	2101      	movs	r1, #1
 80025e4:	fa01 f202 	lsl.w	r2, r1, r2
 80025e8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	683a      	ldr	r2, [r7, #0]
 80025f0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	2b10      	cmp	r3, #16
 80025f8:	d108      	bne.n	800260c <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	687a      	ldr	r2, [r7, #4]
 8002600:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	68ba      	ldr	r2, [r7, #8]
 8002608:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800260a:	e007      	b.n	800261c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	68ba      	ldr	r2, [r7, #8]
 8002612:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	687a      	ldr	r2, [r7, #4]
 800261a:	60da      	str	r2, [r3, #12]
}
 800261c:	bf00      	nop
 800261e:	3714      	adds	r7, #20
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr

08002628 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002628:	b480      	push	{r7}
 800262a:	b087      	sub	sp, #28
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
 8002630:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002632:	2300      	movs	r3, #0
 8002634:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002636:	e17f      	b.n	8002938 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	2101      	movs	r1, #1
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	fa01 f303 	lsl.w	r3, r1, r3
 8002644:	4013      	ands	r3, r2
 8002646:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2b00      	cmp	r3, #0
 800264c:	f000 8171 	beq.w	8002932 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	f003 0303 	and.w	r3, r3, #3
 8002658:	2b01      	cmp	r3, #1
 800265a:	d005      	beq.n	8002668 <HAL_GPIO_Init+0x40>
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f003 0303 	and.w	r3, r3, #3
 8002664:	2b02      	cmp	r3, #2
 8002666:	d130      	bne.n	80026ca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	005b      	lsls	r3, r3, #1
 8002672:	2203      	movs	r2, #3
 8002674:	fa02 f303 	lsl.w	r3, r2, r3
 8002678:	43db      	mvns	r3, r3
 800267a:	693a      	ldr	r2, [r7, #16]
 800267c:	4013      	ands	r3, r2
 800267e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	68da      	ldr	r2, [r3, #12]
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	005b      	lsls	r3, r3, #1
 8002688:	fa02 f303 	lsl.w	r3, r2, r3
 800268c:	693a      	ldr	r2, [r7, #16]
 800268e:	4313      	orrs	r3, r2
 8002690:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	693a      	ldr	r2, [r7, #16]
 8002696:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800269e:	2201      	movs	r2, #1
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	fa02 f303 	lsl.w	r3, r2, r3
 80026a6:	43db      	mvns	r3, r3
 80026a8:	693a      	ldr	r2, [r7, #16]
 80026aa:	4013      	ands	r3, r2
 80026ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	091b      	lsrs	r3, r3, #4
 80026b4:	f003 0201 	and.w	r2, r3, #1
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	fa02 f303 	lsl.w	r3, r2, r3
 80026be:	693a      	ldr	r2, [r7, #16]
 80026c0:	4313      	orrs	r3, r2
 80026c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	693a      	ldr	r2, [r7, #16]
 80026c8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	f003 0303 	and.w	r3, r3, #3
 80026d2:	2b03      	cmp	r3, #3
 80026d4:	d118      	bne.n	8002708 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026da:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80026dc:	2201      	movs	r2, #1
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	fa02 f303 	lsl.w	r3, r2, r3
 80026e4:	43db      	mvns	r3, r3
 80026e6:	693a      	ldr	r2, [r7, #16]
 80026e8:	4013      	ands	r3, r2
 80026ea:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	08db      	lsrs	r3, r3, #3
 80026f2:	f003 0201 	and.w	r2, r3, #1
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	fa02 f303 	lsl.w	r3, r2, r3
 80026fc:	693a      	ldr	r2, [r7, #16]
 80026fe:	4313      	orrs	r3, r2
 8002700:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	693a      	ldr	r2, [r7, #16]
 8002706:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	f003 0303 	and.w	r3, r3, #3
 8002710:	2b03      	cmp	r3, #3
 8002712:	d017      	beq.n	8002744 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	005b      	lsls	r3, r3, #1
 800271e:	2203      	movs	r2, #3
 8002720:	fa02 f303 	lsl.w	r3, r2, r3
 8002724:	43db      	mvns	r3, r3
 8002726:	693a      	ldr	r2, [r7, #16]
 8002728:	4013      	ands	r3, r2
 800272a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	689a      	ldr	r2, [r3, #8]
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	005b      	lsls	r3, r3, #1
 8002734:	fa02 f303 	lsl.w	r3, r2, r3
 8002738:	693a      	ldr	r2, [r7, #16]
 800273a:	4313      	orrs	r3, r2
 800273c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	693a      	ldr	r2, [r7, #16]
 8002742:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	f003 0303 	and.w	r3, r3, #3
 800274c:	2b02      	cmp	r3, #2
 800274e:	d123      	bne.n	8002798 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	08da      	lsrs	r2, r3, #3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	3208      	adds	r2, #8
 8002758:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800275c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	f003 0307 	and.w	r3, r3, #7
 8002764:	009b      	lsls	r3, r3, #2
 8002766:	220f      	movs	r2, #15
 8002768:	fa02 f303 	lsl.w	r3, r2, r3
 800276c:	43db      	mvns	r3, r3
 800276e:	693a      	ldr	r2, [r7, #16]
 8002770:	4013      	ands	r3, r2
 8002772:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	691a      	ldr	r2, [r3, #16]
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	f003 0307 	and.w	r3, r3, #7
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	fa02 f303 	lsl.w	r3, r2, r3
 8002784:	693a      	ldr	r2, [r7, #16]
 8002786:	4313      	orrs	r3, r2
 8002788:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	08da      	lsrs	r2, r3, #3
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	3208      	adds	r2, #8
 8002792:	6939      	ldr	r1, [r7, #16]
 8002794:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	005b      	lsls	r3, r3, #1
 80027a2:	2203      	movs	r2, #3
 80027a4:	fa02 f303 	lsl.w	r3, r2, r3
 80027a8:	43db      	mvns	r3, r3
 80027aa:	693a      	ldr	r2, [r7, #16]
 80027ac:	4013      	ands	r3, r2
 80027ae:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f003 0203 	and.w	r2, r3, #3
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	005b      	lsls	r3, r3, #1
 80027bc:	fa02 f303 	lsl.w	r3, r2, r3
 80027c0:	693a      	ldr	r2, [r7, #16]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	693a      	ldr	r2, [r7, #16]
 80027ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	f000 80ac 	beq.w	8002932 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027da:	4b5f      	ldr	r3, [pc, #380]	@ (8002958 <HAL_GPIO_Init+0x330>)
 80027dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027de:	4a5e      	ldr	r2, [pc, #376]	@ (8002958 <HAL_GPIO_Init+0x330>)
 80027e0:	f043 0301 	orr.w	r3, r3, #1
 80027e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80027e6:	4b5c      	ldr	r3, [pc, #368]	@ (8002958 <HAL_GPIO_Init+0x330>)
 80027e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027ea:	f003 0301 	and.w	r3, r3, #1
 80027ee:	60bb      	str	r3, [r7, #8]
 80027f0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80027f2:	4a5a      	ldr	r2, [pc, #360]	@ (800295c <HAL_GPIO_Init+0x334>)
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	089b      	lsrs	r3, r3, #2
 80027f8:	3302      	adds	r3, #2
 80027fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	f003 0303 	and.w	r3, r3, #3
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	220f      	movs	r2, #15
 800280a:	fa02 f303 	lsl.w	r3, r2, r3
 800280e:	43db      	mvns	r3, r3
 8002810:	693a      	ldr	r2, [r7, #16]
 8002812:	4013      	ands	r3, r2
 8002814:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800281c:	d025      	beq.n	800286a <HAL_GPIO_Init+0x242>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4a4f      	ldr	r2, [pc, #316]	@ (8002960 <HAL_GPIO_Init+0x338>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d01f      	beq.n	8002866 <HAL_GPIO_Init+0x23e>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	4a4e      	ldr	r2, [pc, #312]	@ (8002964 <HAL_GPIO_Init+0x33c>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d019      	beq.n	8002862 <HAL_GPIO_Init+0x23a>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4a4d      	ldr	r2, [pc, #308]	@ (8002968 <HAL_GPIO_Init+0x340>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d013      	beq.n	800285e <HAL_GPIO_Init+0x236>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	4a4c      	ldr	r2, [pc, #304]	@ (800296c <HAL_GPIO_Init+0x344>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d00d      	beq.n	800285a <HAL_GPIO_Init+0x232>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4a4b      	ldr	r2, [pc, #300]	@ (8002970 <HAL_GPIO_Init+0x348>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d007      	beq.n	8002856 <HAL_GPIO_Init+0x22e>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	4a4a      	ldr	r2, [pc, #296]	@ (8002974 <HAL_GPIO_Init+0x34c>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d101      	bne.n	8002852 <HAL_GPIO_Init+0x22a>
 800284e:	2306      	movs	r3, #6
 8002850:	e00c      	b.n	800286c <HAL_GPIO_Init+0x244>
 8002852:	2307      	movs	r3, #7
 8002854:	e00a      	b.n	800286c <HAL_GPIO_Init+0x244>
 8002856:	2305      	movs	r3, #5
 8002858:	e008      	b.n	800286c <HAL_GPIO_Init+0x244>
 800285a:	2304      	movs	r3, #4
 800285c:	e006      	b.n	800286c <HAL_GPIO_Init+0x244>
 800285e:	2303      	movs	r3, #3
 8002860:	e004      	b.n	800286c <HAL_GPIO_Init+0x244>
 8002862:	2302      	movs	r3, #2
 8002864:	e002      	b.n	800286c <HAL_GPIO_Init+0x244>
 8002866:	2301      	movs	r3, #1
 8002868:	e000      	b.n	800286c <HAL_GPIO_Init+0x244>
 800286a:	2300      	movs	r3, #0
 800286c:	697a      	ldr	r2, [r7, #20]
 800286e:	f002 0203 	and.w	r2, r2, #3
 8002872:	0092      	lsls	r2, r2, #2
 8002874:	4093      	lsls	r3, r2
 8002876:	693a      	ldr	r2, [r7, #16]
 8002878:	4313      	orrs	r3, r2
 800287a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800287c:	4937      	ldr	r1, [pc, #220]	@ (800295c <HAL_GPIO_Init+0x334>)
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	089b      	lsrs	r3, r3, #2
 8002882:	3302      	adds	r3, #2
 8002884:	693a      	ldr	r2, [r7, #16]
 8002886:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800288a:	4b3b      	ldr	r3, [pc, #236]	@ (8002978 <HAL_GPIO_Init+0x350>)
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	43db      	mvns	r3, r3
 8002894:	693a      	ldr	r2, [r7, #16]
 8002896:	4013      	ands	r3, r2
 8002898:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d003      	beq.n	80028ae <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80028a6:	693a      	ldr	r2, [r7, #16]
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	4313      	orrs	r3, r2
 80028ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80028ae:	4a32      	ldr	r2, [pc, #200]	@ (8002978 <HAL_GPIO_Init+0x350>)
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80028b4:	4b30      	ldr	r3, [pc, #192]	@ (8002978 <HAL_GPIO_Init+0x350>)
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	43db      	mvns	r3, r3
 80028be:	693a      	ldr	r2, [r7, #16]
 80028c0:	4013      	ands	r3, r2
 80028c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d003      	beq.n	80028d8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80028d0:	693a      	ldr	r2, [r7, #16]
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	4313      	orrs	r3, r2
 80028d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80028d8:	4a27      	ldr	r2, [pc, #156]	@ (8002978 <HAL_GPIO_Init+0x350>)
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80028de:	4b26      	ldr	r3, [pc, #152]	@ (8002978 <HAL_GPIO_Init+0x350>)
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	43db      	mvns	r3, r3
 80028e8:	693a      	ldr	r2, [r7, #16]
 80028ea:	4013      	ands	r3, r2
 80028ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d003      	beq.n	8002902 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80028fa:	693a      	ldr	r2, [r7, #16]
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	4313      	orrs	r3, r2
 8002900:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002902:	4a1d      	ldr	r2, [pc, #116]	@ (8002978 <HAL_GPIO_Init+0x350>)
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002908:	4b1b      	ldr	r3, [pc, #108]	@ (8002978 <HAL_GPIO_Init+0x350>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	43db      	mvns	r3, r3
 8002912:	693a      	ldr	r2, [r7, #16]
 8002914:	4013      	ands	r3, r2
 8002916:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002920:	2b00      	cmp	r3, #0
 8002922:	d003      	beq.n	800292c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002924:	693a      	ldr	r2, [r7, #16]
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	4313      	orrs	r3, r2
 800292a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800292c:	4a12      	ldr	r2, [pc, #72]	@ (8002978 <HAL_GPIO_Init+0x350>)
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	3301      	adds	r3, #1
 8002936:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	fa22 f303 	lsr.w	r3, r2, r3
 8002942:	2b00      	cmp	r3, #0
 8002944:	f47f ae78 	bne.w	8002638 <HAL_GPIO_Init+0x10>
  }
}
 8002948:	bf00      	nop
 800294a:	bf00      	nop
 800294c:	371c      	adds	r7, #28
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop
 8002958:	40021000 	.word	0x40021000
 800295c:	40010000 	.word	0x40010000
 8002960:	48000400 	.word	0x48000400
 8002964:	48000800 	.word	0x48000800
 8002968:	48000c00 	.word	0x48000c00
 800296c:	48001000 	.word	0x48001000
 8002970:	48001400 	.word	0x48001400
 8002974:	48001800 	.word	0x48001800
 8002978:	40010400 	.word	0x40010400

0800297c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800297c:	b480      	push	{r7}
 800297e:	b083      	sub	sp, #12
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	460b      	mov	r3, r1
 8002986:	807b      	strh	r3, [r7, #2]
 8002988:	4613      	mov	r3, r2
 800298a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800298c:	787b      	ldrb	r3, [r7, #1]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d003      	beq.n	800299a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002992:	887a      	ldrh	r2, [r7, #2]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002998:	e002      	b.n	80029a0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800299a:	887a      	ldrh	r2, [r7, #2]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80029a0:	bf00      	nop
 80029a2:	370c      	adds	r7, #12
 80029a4:	46bd      	mov	sp, r7
 80029a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029aa:	4770      	bx	lr

080029ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d101      	bne.n	80029be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	e08d      	b.n	8002ada <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029c4:	b2db      	uxtb	r3, r3
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d106      	bne.n	80029d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2200      	movs	r2, #0
 80029ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f7fe f8c0 	bl	8000b58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2224      	movs	r2, #36	@ 0x24
 80029dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f022 0201 	bic.w	r2, r2, #1
 80029ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	685a      	ldr	r2, [r3, #4]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80029fc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	689a      	ldr	r2, [r3, #8]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a0c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	68db      	ldr	r3, [r3, #12]
 8002a12:	2b01      	cmp	r3, #1
 8002a14:	d107      	bne.n	8002a26 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	689a      	ldr	r2, [r3, #8]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a22:	609a      	str	r2, [r3, #8]
 8002a24:	e006      	b.n	8002a34 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	689a      	ldr	r2, [r3, #8]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002a32:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	2b02      	cmp	r3, #2
 8002a3a:	d108      	bne.n	8002a4e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	685a      	ldr	r2, [r3, #4]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a4a:	605a      	str	r2, [r3, #4]
 8002a4c:	e007      	b.n	8002a5e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	685a      	ldr	r2, [r3, #4]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a5c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	687a      	ldr	r2, [r7, #4]
 8002a66:	6812      	ldr	r2, [r2, #0]
 8002a68:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002a6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a70:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	68da      	ldr	r2, [r3, #12]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a80:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	691a      	ldr	r2, [r3, #16]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	695b      	ldr	r3, [r3, #20]
 8002a8a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	699b      	ldr	r3, [r3, #24]
 8002a92:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	430a      	orrs	r2, r1
 8002a9a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	69d9      	ldr	r1, [r3, #28]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6a1a      	ldr	r2, [r3, #32]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	430a      	orrs	r2, r1
 8002aaa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f042 0201 	orr.w	r2, r2, #1
 8002aba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2220      	movs	r2, #32
 8002ac6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2200      	movs	r2, #0
 8002ace:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002ad8:	2300      	movs	r3, #0
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3708      	adds	r7, #8
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
	...

08002ae4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b088      	sub	sp, #32
 8002ae8:	af02      	add	r7, sp, #8
 8002aea:	60f8      	str	r0, [r7, #12]
 8002aec:	607a      	str	r2, [r7, #4]
 8002aee:	461a      	mov	r2, r3
 8002af0:	460b      	mov	r3, r1
 8002af2:	817b      	strh	r3, [r7, #10]
 8002af4:	4613      	mov	r3, r2
 8002af6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	2b20      	cmp	r3, #32
 8002b02:	f040 80fd 	bne.w	8002d00 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d101      	bne.n	8002b14 <HAL_I2C_Master_Transmit+0x30>
 8002b10:	2302      	movs	r3, #2
 8002b12:	e0f6      	b.n	8002d02 <HAL_I2C_Master_Transmit+0x21e>
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2201      	movs	r2, #1
 8002b18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002b1c:	f7ff f9fc 	bl	8001f18 <HAL_GetTick>
 8002b20:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	9300      	str	r3, [sp, #0]
 8002b26:	2319      	movs	r3, #25
 8002b28:	2201      	movs	r2, #1
 8002b2a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002b2e:	68f8      	ldr	r0, [r7, #12]
 8002b30:	f000 fa0a 	bl	8002f48 <I2C_WaitOnFlagUntilTimeout>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e0e1      	b.n	8002d02 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	2221      	movs	r2, #33	@ 0x21
 8002b42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2210      	movs	r2, #16
 8002b4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2200      	movs	r2, #0
 8002b52:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	893a      	ldrh	r2, [r7, #8]
 8002b5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2200      	movs	r2, #0
 8002b64:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b6a:	b29b      	uxth	r3, r3
 8002b6c:	2bff      	cmp	r3, #255	@ 0xff
 8002b6e:	d906      	bls.n	8002b7e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	22ff      	movs	r2, #255	@ 0xff
 8002b74:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002b76:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b7a:	617b      	str	r3, [r7, #20]
 8002b7c:	e007      	b.n	8002b8e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b82:	b29a      	uxth	r2, r3
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002b88:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b8c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d024      	beq.n	8002be0 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b9a:	781a      	ldrb	r2, [r3, #0]
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba6:	1c5a      	adds	r2, r3, #1
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bb0:	b29b      	uxth	r3, r3
 8002bb2:	3b01      	subs	r3, #1
 8002bb4:	b29a      	uxth	r2, r3
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bbe:	3b01      	subs	r3, #1
 8002bc0:	b29a      	uxth	r2, r3
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	3301      	adds	r3, #1
 8002bce:	b2da      	uxtb	r2, r3
 8002bd0:	8979      	ldrh	r1, [r7, #10]
 8002bd2:	4b4e      	ldr	r3, [pc, #312]	@ (8002d0c <HAL_I2C_Master_Transmit+0x228>)
 8002bd4:	9300      	str	r3, [sp, #0]
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	68f8      	ldr	r0, [r7, #12]
 8002bda:	f000 fc05 	bl	80033e8 <I2C_TransferConfig>
 8002bde:	e066      	b.n	8002cae <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002be4:	b2da      	uxtb	r2, r3
 8002be6:	8979      	ldrh	r1, [r7, #10]
 8002be8:	4b48      	ldr	r3, [pc, #288]	@ (8002d0c <HAL_I2C_Master_Transmit+0x228>)
 8002bea:	9300      	str	r3, [sp, #0]
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	68f8      	ldr	r0, [r7, #12]
 8002bf0:	f000 fbfa 	bl	80033e8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002bf4:	e05b      	b.n	8002cae <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bf6:	693a      	ldr	r2, [r7, #16]
 8002bf8:	6a39      	ldr	r1, [r7, #32]
 8002bfa:	68f8      	ldr	r0, [r7, #12]
 8002bfc:	f000 f9fd 	bl	8002ffa <I2C_WaitOnTXISFlagUntilTimeout>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d001      	beq.n	8002c0a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e07b      	b.n	8002d02 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c0e:	781a      	ldrb	r2, [r3, #0]
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c1a:	1c5a      	adds	r2, r3, #1
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c24:	b29b      	uxth	r3, r3
 8002c26:	3b01      	subs	r3, #1
 8002c28:	b29a      	uxth	r2, r3
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c32:	3b01      	subs	r3, #1
 8002c34:	b29a      	uxth	r2, r3
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c3e:	b29b      	uxth	r3, r3
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d034      	beq.n	8002cae <HAL_I2C_Master_Transmit+0x1ca>
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d130      	bne.n	8002cae <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	9300      	str	r3, [sp, #0]
 8002c50:	6a3b      	ldr	r3, [r7, #32]
 8002c52:	2200      	movs	r2, #0
 8002c54:	2180      	movs	r1, #128	@ 0x80
 8002c56:	68f8      	ldr	r0, [r7, #12]
 8002c58:	f000 f976 	bl	8002f48 <I2C_WaitOnFlagUntilTimeout>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d001      	beq.n	8002c66 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e04d      	b.n	8002d02 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c6a:	b29b      	uxth	r3, r3
 8002c6c:	2bff      	cmp	r3, #255	@ 0xff
 8002c6e:	d90e      	bls.n	8002c8e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	22ff      	movs	r2, #255	@ 0xff
 8002c74:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c7a:	b2da      	uxtb	r2, r3
 8002c7c:	8979      	ldrh	r1, [r7, #10]
 8002c7e:	2300      	movs	r3, #0
 8002c80:	9300      	str	r3, [sp, #0]
 8002c82:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c86:	68f8      	ldr	r0, [r7, #12]
 8002c88:	f000 fbae 	bl	80033e8 <I2C_TransferConfig>
 8002c8c:	e00f      	b.n	8002cae <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c92:	b29a      	uxth	r2, r3
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c9c:	b2da      	uxtb	r2, r3
 8002c9e:	8979      	ldrh	r1, [r7, #10]
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	9300      	str	r3, [sp, #0]
 8002ca4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002ca8:	68f8      	ldr	r0, [r7, #12]
 8002caa:	f000 fb9d 	bl	80033e8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cb2:	b29b      	uxth	r3, r3
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d19e      	bne.n	8002bf6 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cb8:	693a      	ldr	r2, [r7, #16]
 8002cba:	6a39      	ldr	r1, [r7, #32]
 8002cbc:	68f8      	ldr	r0, [r7, #12]
 8002cbe:	f000 f9e3 	bl	8003088 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d001      	beq.n	8002ccc <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e01a      	b.n	8002d02 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	2220      	movs	r2, #32
 8002cd2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	6859      	ldr	r1, [r3, #4]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	4b0c      	ldr	r3, [pc, #48]	@ (8002d10 <HAL_I2C_Master_Transmit+0x22c>)
 8002ce0:	400b      	ands	r3, r1
 8002ce2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	2220      	movs	r2, #32
 8002ce8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	e000      	b.n	8002d02 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002d00:	2302      	movs	r3, #2
  }
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3718      	adds	r7, #24
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	80002000 	.word	0x80002000
 8002d10:	fe00e800 	.word	0xfe00e800

08002d14 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b088      	sub	sp, #32
 8002d18:	af02      	add	r7, sp, #8
 8002d1a:	60f8      	str	r0, [r7, #12]
 8002d1c:	607a      	str	r2, [r7, #4]
 8002d1e:	461a      	mov	r2, r3
 8002d20:	460b      	mov	r3, r1
 8002d22:	817b      	strh	r3, [r7, #10]
 8002d24:	4613      	mov	r3, r2
 8002d26:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d2e:	b2db      	uxtb	r3, r3
 8002d30:	2b20      	cmp	r3, #32
 8002d32:	f040 80db 	bne.w	8002eec <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d3c:	2b01      	cmp	r3, #1
 8002d3e:	d101      	bne.n	8002d44 <HAL_I2C_Master_Receive+0x30>
 8002d40:	2302      	movs	r3, #2
 8002d42:	e0d4      	b.n	8002eee <HAL_I2C_Master_Receive+0x1da>
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2201      	movs	r2, #1
 8002d48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002d4c:	f7ff f8e4 	bl	8001f18 <HAL_GetTick>
 8002d50:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	9300      	str	r3, [sp, #0]
 8002d56:	2319      	movs	r3, #25
 8002d58:	2201      	movs	r2, #1
 8002d5a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002d5e:	68f8      	ldr	r0, [r7, #12]
 8002d60:	f000 f8f2 	bl	8002f48 <I2C_WaitOnFlagUntilTimeout>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d001      	beq.n	8002d6e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e0bf      	b.n	8002eee <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2222      	movs	r2, #34	@ 0x22
 8002d72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	2210      	movs	r2, #16
 8002d7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2200      	movs	r2, #0
 8002d82:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	687a      	ldr	r2, [r7, #4]
 8002d88:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	893a      	ldrh	r2, [r7, #8]
 8002d8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2200      	movs	r2, #0
 8002d94:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d9a:	b29b      	uxth	r3, r3
 8002d9c:	2bff      	cmp	r3, #255	@ 0xff
 8002d9e:	d90e      	bls.n	8002dbe <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2201      	movs	r2, #1
 8002da4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002daa:	b2da      	uxtb	r2, r3
 8002dac:	8979      	ldrh	r1, [r7, #10]
 8002dae:	4b52      	ldr	r3, [pc, #328]	@ (8002ef8 <HAL_I2C_Master_Receive+0x1e4>)
 8002db0:	9300      	str	r3, [sp, #0]
 8002db2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002db6:	68f8      	ldr	r0, [r7, #12]
 8002db8:	f000 fb16 	bl	80033e8 <I2C_TransferConfig>
 8002dbc:	e06d      	b.n	8002e9a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dc2:	b29a      	uxth	r2, r3
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dcc:	b2da      	uxtb	r2, r3
 8002dce:	8979      	ldrh	r1, [r7, #10]
 8002dd0:	4b49      	ldr	r3, [pc, #292]	@ (8002ef8 <HAL_I2C_Master_Receive+0x1e4>)
 8002dd2:	9300      	str	r3, [sp, #0]
 8002dd4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002dd8:	68f8      	ldr	r0, [r7, #12]
 8002dda:	f000 fb05 	bl	80033e8 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002dde:	e05c      	b.n	8002e9a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002de0:	697a      	ldr	r2, [r7, #20]
 8002de2:	6a39      	ldr	r1, [r7, #32]
 8002de4:	68f8      	ldr	r0, [r7, #12]
 8002de6:	f000 f993 	bl	8003110 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d001      	beq.n	8002df4 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002df0:	2301      	movs	r3, #1
 8002df2:	e07c      	b.n	8002eee <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dfe:	b2d2      	uxtb	r2, r2
 8002e00:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e06:	1c5a      	adds	r2, r3, #1
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e10:	3b01      	subs	r3, #1
 8002e12:	b29a      	uxth	r2, r3
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e1c:	b29b      	uxth	r3, r3
 8002e1e:	3b01      	subs	r3, #1
 8002e20:	b29a      	uxth	r2, r3
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e2a:	b29b      	uxth	r3, r3
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d034      	beq.n	8002e9a <HAL_I2C_Master_Receive+0x186>
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d130      	bne.n	8002e9a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	9300      	str	r3, [sp, #0]
 8002e3c:	6a3b      	ldr	r3, [r7, #32]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	2180      	movs	r1, #128	@ 0x80
 8002e42:	68f8      	ldr	r0, [r7, #12]
 8002e44:	f000 f880 	bl	8002f48 <I2C_WaitOnFlagUntilTimeout>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e04d      	b.n	8002eee <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e56:	b29b      	uxth	r3, r3
 8002e58:	2bff      	cmp	r3, #255	@ 0xff
 8002e5a:	d90e      	bls.n	8002e7a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	22ff      	movs	r2, #255	@ 0xff
 8002e60:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e66:	b2da      	uxtb	r2, r3
 8002e68:	8979      	ldrh	r1, [r7, #10]
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	9300      	str	r3, [sp, #0]
 8002e6e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e72:	68f8      	ldr	r0, [r7, #12]
 8002e74:	f000 fab8 	bl	80033e8 <I2C_TransferConfig>
 8002e78:	e00f      	b.n	8002e9a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e7e:	b29a      	uxth	r2, r3
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e88:	b2da      	uxtb	r2, r3
 8002e8a:	8979      	ldrh	r1, [r7, #10]
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	9300      	str	r3, [sp, #0]
 8002e90:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e94:	68f8      	ldr	r0, [r7, #12]
 8002e96:	f000 faa7 	bl	80033e8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e9e:	b29b      	uxth	r3, r3
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d19d      	bne.n	8002de0 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ea4:	697a      	ldr	r2, [r7, #20]
 8002ea6:	6a39      	ldr	r1, [r7, #32]
 8002ea8:	68f8      	ldr	r0, [r7, #12]
 8002eaa:	f000 f8ed 	bl	8003088 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d001      	beq.n	8002eb8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e01a      	b.n	8002eee <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2220      	movs	r2, #32
 8002ebe:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	6859      	ldr	r1, [r3, #4]
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	4b0c      	ldr	r3, [pc, #48]	@ (8002efc <HAL_I2C_Master_Receive+0x1e8>)
 8002ecc:	400b      	ands	r3, r1
 8002ece:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2220      	movs	r2, #32
 8002ed4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	2200      	movs	r2, #0
 8002edc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	e000      	b.n	8002eee <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002eec:	2302      	movs	r3, #2
  }
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3718      	adds	r7, #24
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	80002400 	.word	0x80002400
 8002efc:	fe00e800 	.word	0xfe00e800

08002f00 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b083      	sub	sp, #12
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	699b      	ldr	r3, [r3, #24]
 8002f0e:	f003 0302 	and.w	r3, r3, #2
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d103      	bne.n	8002f1e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	699b      	ldr	r3, [r3, #24]
 8002f24:	f003 0301 	and.w	r3, r3, #1
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d007      	beq.n	8002f3c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	699a      	ldr	r2, [r3, #24]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f042 0201 	orr.w	r2, r2, #1
 8002f3a:	619a      	str	r2, [r3, #24]
  }
}
 8002f3c:	bf00      	nop
 8002f3e:	370c      	adds	r7, #12
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr

08002f48 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	60f8      	str	r0, [r7, #12]
 8002f50:	60b9      	str	r1, [r7, #8]
 8002f52:	603b      	str	r3, [r7, #0]
 8002f54:	4613      	mov	r3, r2
 8002f56:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f58:	e03b      	b.n	8002fd2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f5a:	69ba      	ldr	r2, [r7, #24]
 8002f5c:	6839      	ldr	r1, [r7, #0]
 8002f5e:	68f8      	ldr	r0, [r7, #12]
 8002f60:	f000 f962 	bl	8003228 <I2C_IsErrorOccurred>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d001      	beq.n	8002f6e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e041      	b.n	8002ff2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f74:	d02d      	beq.n	8002fd2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f76:	f7fe ffcf 	bl	8001f18 <HAL_GetTick>
 8002f7a:	4602      	mov	r2, r0
 8002f7c:	69bb      	ldr	r3, [r7, #24]
 8002f7e:	1ad3      	subs	r3, r2, r3
 8002f80:	683a      	ldr	r2, [r7, #0]
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d302      	bcc.n	8002f8c <I2C_WaitOnFlagUntilTimeout+0x44>
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d122      	bne.n	8002fd2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	699a      	ldr	r2, [r3, #24]
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	4013      	ands	r3, r2
 8002f96:	68ba      	ldr	r2, [r7, #8]
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	bf0c      	ite	eq
 8002f9c:	2301      	moveq	r3, #1
 8002f9e:	2300      	movne	r3, #0
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	461a      	mov	r2, r3
 8002fa4:	79fb      	ldrb	r3, [r7, #7]
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d113      	bne.n	8002fd2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fae:	f043 0220 	orr.w	r2, r3, #32
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	2220      	movs	r2, #32
 8002fba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e00f      	b.n	8002ff2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	699a      	ldr	r2, [r3, #24]
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	4013      	ands	r3, r2
 8002fdc:	68ba      	ldr	r2, [r7, #8]
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	bf0c      	ite	eq
 8002fe2:	2301      	moveq	r3, #1
 8002fe4:	2300      	movne	r3, #0
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	461a      	mov	r2, r3
 8002fea:	79fb      	ldrb	r3, [r7, #7]
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d0b4      	beq.n	8002f5a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ff0:	2300      	movs	r3, #0
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3710      	adds	r7, #16
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}

08002ffa <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002ffa:	b580      	push	{r7, lr}
 8002ffc:	b084      	sub	sp, #16
 8002ffe:	af00      	add	r7, sp, #0
 8003000:	60f8      	str	r0, [r7, #12]
 8003002:	60b9      	str	r1, [r7, #8]
 8003004:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003006:	e033      	b.n	8003070 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003008:	687a      	ldr	r2, [r7, #4]
 800300a:	68b9      	ldr	r1, [r7, #8]
 800300c:	68f8      	ldr	r0, [r7, #12]
 800300e:	f000 f90b 	bl	8003228 <I2C_IsErrorOccurred>
 8003012:	4603      	mov	r3, r0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d001      	beq.n	800301c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e031      	b.n	8003080 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003022:	d025      	beq.n	8003070 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003024:	f7fe ff78 	bl	8001f18 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	68ba      	ldr	r2, [r7, #8]
 8003030:	429a      	cmp	r2, r3
 8003032:	d302      	bcc.n	800303a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d11a      	bne.n	8003070 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	699b      	ldr	r3, [r3, #24]
 8003040:	f003 0302 	and.w	r3, r3, #2
 8003044:	2b02      	cmp	r3, #2
 8003046:	d013      	beq.n	8003070 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800304c:	f043 0220 	orr.w	r2, r3, #32
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2220      	movs	r2, #32
 8003058:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2200      	movs	r2, #0
 8003060:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2200      	movs	r2, #0
 8003068:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e007      	b.n	8003080 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	699b      	ldr	r3, [r3, #24]
 8003076:	f003 0302 	and.w	r3, r3, #2
 800307a:	2b02      	cmp	r3, #2
 800307c:	d1c4      	bne.n	8003008 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800307e:	2300      	movs	r3, #0
}
 8003080:	4618      	mov	r0, r3
 8003082:	3710      	adds	r7, #16
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}

08003088 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b084      	sub	sp, #16
 800308c:	af00      	add	r7, sp, #0
 800308e:	60f8      	str	r0, [r7, #12]
 8003090:	60b9      	str	r1, [r7, #8]
 8003092:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003094:	e02f      	b.n	80030f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003096:	687a      	ldr	r2, [r7, #4]
 8003098:	68b9      	ldr	r1, [r7, #8]
 800309a:	68f8      	ldr	r0, [r7, #12]
 800309c:	f000 f8c4 	bl	8003228 <I2C_IsErrorOccurred>
 80030a0:	4603      	mov	r3, r0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d001      	beq.n	80030aa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e02d      	b.n	8003106 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030aa:	f7fe ff35 	bl	8001f18 <HAL_GetTick>
 80030ae:	4602      	mov	r2, r0
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	68ba      	ldr	r2, [r7, #8]
 80030b6:	429a      	cmp	r2, r3
 80030b8:	d302      	bcc.n	80030c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d11a      	bne.n	80030f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	699b      	ldr	r3, [r3, #24]
 80030c6:	f003 0320 	and.w	r3, r3, #32
 80030ca:	2b20      	cmp	r3, #32
 80030cc:	d013      	beq.n	80030f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030d2:	f043 0220 	orr.w	r2, r3, #32
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2220      	movs	r2, #32
 80030de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2200      	movs	r2, #0
 80030e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e007      	b.n	8003106 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	699b      	ldr	r3, [r3, #24]
 80030fc:	f003 0320 	and.w	r3, r3, #32
 8003100:	2b20      	cmp	r3, #32
 8003102:	d1c8      	bne.n	8003096 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003104:	2300      	movs	r3, #0
}
 8003106:	4618      	mov	r0, r3
 8003108:	3710      	adds	r7, #16
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
	...

08003110 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b086      	sub	sp, #24
 8003114:	af00      	add	r7, sp, #0
 8003116:	60f8      	str	r0, [r7, #12]
 8003118:	60b9      	str	r1, [r7, #8]
 800311a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800311c:	2300      	movs	r3, #0
 800311e:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003120:	e071      	b.n	8003206 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003122:	687a      	ldr	r2, [r7, #4]
 8003124:	68b9      	ldr	r1, [r7, #8]
 8003126:	68f8      	ldr	r0, [r7, #12]
 8003128:	f000 f87e 	bl	8003228 <I2C_IsErrorOccurred>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d001      	beq.n	8003136 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	699b      	ldr	r3, [r3, #24]
 800313c:	f003 0320 	and.w	r3, r3, #32
 8003140:	2b20      	cmp	r3, #32
 8003142:	d13b      	bne.n	80031bc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8003144:	7dfb      	ldrb	r3, [r7, #23]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d138      	bne.n	80031bc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	699b      	ldr	r3, [r3, #24]
 8003150:	f003 0304 	and.w	r3, r3, #4
 8003154:	2b04      	cmp	r3, #4
 8003156:	d105      	bne.n	8003164 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800315c:	2b00      	cmp	r3, #0
 800315e:	d001      	beq.n	8003164 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8003160:	2300      	movs	r3, #0
 8003162:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	699b      	ldr	r3, [r3, #24]
 800316a:	f003 0310 	and.w	r3, r3, #16
 800316e:	2b10      	cmp	r3, #16
 8003170:	d121      	bne.n	80031b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	2210      	movs	r2, #16
 8003178:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2204      	movs	r2, #4
 800317e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	2220      	movs	r2, #32
 8003186:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	6859      	ldr	r1, [r3, #4]
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	4b24      	ldr	r3, [pc, #144]	@ (8003224 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8003194:	400b      	ands	r3, r1
 8003196:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2220      	movs	r2, #32
 800319c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2200      	movs	r2, #0
 80031a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2200      	movs	r2, #0
 80031ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	75fb      	strb	r3, [r7, #23]
 80031b4:	e002      	b.n	80031bc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2200      	movs	r2, #0
 80031ba:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80031bc:	f7fe feac 	bl	8001f18 <HAL_GetTick>
 80031c0:	4602      	mov	r2, r0
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	1ad3      	subs	r3, r2, r3
 80031c6:	68ba      	ldr	r2, [r7, #8]
 80031c8:	429a      	cmp	r2, r3
 80031ca:	d302      	bcc.n	80031d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d119      	bne.n	8003206 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80031d2:	7dfb      	ldrb	r3, [r7, #23]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d116      	bne.n	8003206 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	699b      	ldr	r3, [r3, #24]
 80031de:	f003 0304 	and.w	r3, r3, #4
 80031e2:	2b04      	cmp	r3, #4
 80031e4:	d00f      	beq.n	8003206 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031ea:	f043 0220 	orr.w	r2, r3, #32
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2220      	movs	r2, #32
 80031f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2200      	movs	r2, #0
 80031fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	699b      	ldr	r3, [r3, #24]
 800320c:	f003 0304 	and.w	r3, r3, #4
 8003210:	2b04      	cmp	r3, #4
 8003212:	d002      	beq.n	800321a <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8003214:	7dfb      	ldrb	r3, [r7, #23]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d083      	beq.n	8003122 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800321a:	7dfb      	ldrb	r3, [r7, #23]
}
 800321c:	4618      	mov	r0, r3
 800321e:	3718      	adds	r7, #24
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}
 8003224:	fe00e800 	.word	0xfe00e800

08003228 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b08a      	sub	sp, #40	@ 0x28
 800322c:	af00      	add	r7, sp, #0
 800322e:	60f8      	str	r0, [r7, #12]
 8003230:	60b9      	str	r1, [r7, #8]
 8003232:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003234:	2300      	movs	r3, #0
 8003236:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	699b      	ldr	r3, [r3, #24]
 8003240:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003242:	2300      	movs	r3, #0
 8003244:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800324a:	69bb      	ldr	r3, [r7, #24]
 800324c:	f003 0310 	and.w	r3, r3, #16
 8003250:	2b00      	cmp	r3, #0
 8003252:	d068      	beq.n	8003326 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	2210      	movs	r2, #16
 800325a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800325c:	e049      	b.n	80032f2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003264:	d045      	beq.n	80032f2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003266:	f7fe fe57 	bl	8001f18 <HAL_GetTick>
 800326a:	4602      	mov	r2, r0
 800326c:	69fb      	ldr	r3, [r7, #28]
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	68ba      	ldr	r2, [r7, #8]
 8003272:	429a      	cmp	r2, r3
 8003274:	d302      	bcc.n	800327c <I2C_IsErrorOccurred+0x54>
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d13a      	bne.n	80032f2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003286:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800328e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	699b      	ldr	r3, [r3, #24]
 8003296:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800329a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800329e:	d121      	bne.n	80032e4 <I2C_IsErrorOccurred+0xbc>
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80032a6:	d01d      	beq.n	80032e4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80032a8:	7cfb      	ldrb	r3, [r7, #19]
 80032aa:	2b20      	cmp	r3, #32
 80032ac:	d01a      	beq.n	80032e4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	685a      	ldr	r2, [r3, #4]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80032bc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80032be:	f7fe fe2b 	bl	8001f18 <HAL_GetTick>
 80032c2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80032c4:	e00e      	b.n	80032e4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80032c6:	f7fe fe27 	bl	8001f18 <HAL_GetTick>
 80032ca:	4602      	mov	r2, r0
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	2b19      	cmp	r3, #25
 80032d2:	d907      	bls.n	80032e4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80032d4:	6a3b      	ldr	r3, [r7, #32]
 80032d6:	f043 0320 	orr.w	r3, r3, #32
 80032da:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80032e2:	e006      	b.n	80032f2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	699b      	ldr	r3, [r3, #24]
 80032ea:	f003 0320 	and.w	r3, r3, #32
 80032ee:	2b20      	cmp	r3, #32
 80032f0:	d1e9      	bne.n	80032c6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	699b      	ldr	r3, [r3, #24]
 80032f8:	f003 0320 	and.w	r3, r3, #32
 80032fc:	2b20      	cmp	r3, #32
 80032fe:	d003      	beq.n	8003308 <I2C_IsErrorOccurred+0xe0>
 8003300:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003304:	2b00      	cmp	r3, #0
 8003306:	d0aa      	beq.n	800325e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003308:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800330c:	2b00      	cmp	r3, #0
 800330e:	d103      	bne.n	8003318 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	2220      	movs	r2, #32
 8003316:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003318:	6a3b      	ldr	r3, [r7, #32]
 800331a:	f043 0304 	orr.w	r3, r3, #4
 800331e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	699b      	ldr	r3, [r3, #24]
 800332c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800332e:	69bb      	ldr	r3, [r7, #24]
 8003330:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003334:	2b00      	cmp	r3, #0
 8003336:	d00b      	beq.n	8003350 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003338:	6a3b      	ldr	r3, [r7, #32]
 800333a:	f043 0301 	orr.w	r3, r3, #1
 800333e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003348:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003350:	69bb      	ldr	r3, [r7, #24]
 8003352:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003356:	2b00      	cmp	r3, #0
 8003358:	d00b      	beq.n	8003372 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800335a:	6a3b      	ldr	r3, [r7, #32]
 800335c:	f043 0308 	orr.w	r3, r3, #8
 8003360:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800336a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003372:	69bb      	ldr	r3, [r7, #24]
 8003374:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003378:	2b00      	cmp	r3, #0
 800337a:	d00b      	beq.n	8003394 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800337c:	6a3b      	ldr	r3, [r7, #32]
 800337e:	f043 0302 	orr.w	r3, r3, #2
 8003382:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800338c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003394:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003398:	2b00      	cmp	r3, #0
 800339a:	d01c      	beq.n	80033d6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800339c:	68f8      	ldr	r0, [r7, #12]
 800339e:	f7ff fdaf 	bl	8002f00 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	6859      	ldr	r1, [r3, #4]
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	4b0d      	ldr	r3, [pc, #52]	@ (80033e4 <I2C_IsErrorOccurred+0x1bc>)
 80033ae:	400b      	ands	r3, r1
 80033b0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80033b6:	6a3b      	ldr	r3, [r7, #32]
 80033b8:	431a      	orrs	r2, r3
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2220      	movs	r2, #32
 80033c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2200      	movs	r2, #0
 80033ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2200      	movs	r2, #0
 80033d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80033d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3728      	adds	r7, #40	@ 0x28
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	fe00e800 	.word	0xfe00e800

080033e8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b087      	sub	sp, #28
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	60f8      	str	r0, [r7, #12]
 80033f0:	607b      	str	r3, [r7, #4]
 80033f2:	460b      	mov	r3, r1
 80033f4:	817b      	strh	r3, [r7, #10]
 80033f6:	4613      	mov	r3, r2
 80033f8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80033fa:	897b      	ldrh	r3, [r7, #10]
 80033fc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003400:	7a7b      	ldrb	r3, [r7, #9]
 8003402:	041b      	lsls	r3, r3, #16
 8003404:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003408:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800340e:	6a3b      	ldr	r3, [r7, #32]
 8003410:	4313      	orrs	r3, r2
 8003412:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003416:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	685a      	ldr	r2, [r3, #4]
 800341e:	6a3b      	ldr	r3, [r7, #32]
 8003420:	0d5b      	lsrs	r3, r3, #21
 8003422:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003426:	4b08      	ldr	r3, [pc, #32]	@ (8003448 <I2C_TransferConfig+0x60>)
 8003428:	430b      	orrs	r3, r1
 800342a:	43db      	mvns	r3, r3
 800342c:	ea02 0103 	and.w	r1, r2, r3
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	697a      	ldr	r2, [r7, #20]
 8003436:	430a      	orrs	r2, r1
 8003438:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800343a:	bf00      	nop
 800343c:	371c      	adds	r7, #28
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
 8003446:	bf00      	nop
 8003448:	03ff63ff 	.word	0x03ff63ff

0800344c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
 8003454:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800345c:	b2db      	uxtb	r3, r3
 800345e:	2b20      	cmp	r3, #32
 8003460:	d138      	bne.n	80034d4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003468:	2b01      	cmp	r3, #1
 800346a:	d101      	bne.n	8003470 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800346c:	2302      	movs	r3, #2
 800346e:	e032      	b.n	80034d6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2201      	movs	r2, #1
 8003474:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2224      	movs	r2, #36	@ 0x24
 800347c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f022 0201 	bic.w	r2, r2, #1
 800348e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800349e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	6819      	ldr	r1, [r3, #0]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	683a      	ldr	r2, [r7, #0]
 80034ac:	430a      	orrs	r2, r1
 80034ae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f042 0201 	orr.w	r2, r2, #1
 80034be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2220      	movs	r2, #32
 80034c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80034d0:	2300      	movs	r3, #0
 80034d2:	e000      	b.n	80034d6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80034d4:	2302      	movs	r3, #2
  }
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	370c      	adds	r7, #12
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr

080034e2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80034e2:	b480      	push	{r7}
 80034e4:	b085      	sub	sp, #20
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	6078      	str	r0, [r7, #4]
 80034ea:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034f2:	b2db      	uxtb	r3, r3
 80034f4:	2b20      	cmp	r3, #32
 80034f6:	d139      	bne.n	800356c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d101      	bne.n	8003506 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003502:	2302      	movs	r3, #2
 8003504:	e033      	b.n	800356e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2201      	movs	r2, #1
 800350a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2224      	movs	r2, #36	@ 0x24
 8003512:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f022 0201 	bic.w	r2, r2, #1
 8003524:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003534:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	021b      	lsls	r3, r3, #8
 800353a:	68fa      	ldr	r2, [r7, #12]
 800353c:	4313      	orrs	r3, r2
 800353e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	68fa      	ldr	r2, [r7, #12]
 8003546:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f042 0201 	orr.w	r2, r2, #1
 8003556:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2220      	movs	r2, #32
 800355c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2200      	movs	r2, #0
 8003564:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003568:	2300      	movs	r3, #0
 800356a:	e000      	b.n	800356e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800356c:	2302      	movs	r3, #2
  }
}
 800356e:	4618      	mov	r0, r3
 8003570:	3714      	adds	r7, #20
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
	...

0800357c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800357c:	b480      	push	{r7}
 800357e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003580:	4b04      	ldr	r3, [pc, #16]	@ (8003594 <HAL_PWREx_GetVoltageRange+0x18>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003588:	4618      	mov	r0, r3
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr
 8003592:	bf00      	nop
 8003594:	40007000 	.word	0x40007000

08003598 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003598:	b480      	push	{r7}
 800359a:	b085      	sub	sp, #20
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035a6:	d130      	bne.n	800360a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80035a8:	4b23      	ldr	r3, [pc, #140]	@ (8003638 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80035b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035b4:	d038      	beq.n	8003628 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80035b6:	4b20      	ldr	r3, [pc, #128]	@ (8003638 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80035be:	4a1e      	ldr	r2, [pc, #120]	@ (8003638 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035c0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80035c4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80035c6:	4b1d      	ldr	r3, [pc, #116]	@ (800363c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	2232      	movs	r2, #50	@ 0x32
 80035cc:	fb02 f303 	mul.w	r3, r2, r3
 80035d0:	4a1b      	ldr	r2, [pc, #108]	@ (8003640 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80035d2:	fba2 2303 	umull	r2, r3, r2, r3
 80035d6:	0c9b      	lsrs	r3, r3, #18
 80035d8:	3301      	adds	r3, #1
 80035da:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80035dc:	e002      	b.n	80035e4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	3b01      	subs	r3, #1
 80035e2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80035e4:	4b14      	ldr	r3, [pc, #80]	@ (8003638 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035e6:	695b      	ldr	r3, [r3, #20]
 80035e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035f0:	d102      	bne.n	80035f8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d1f2      	bne.n	80035de <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80035f8:	4b0f      	ldr	r3, [pc, #60]	@ (8003638 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035fa:	695b      	ldr	r3, [r3, #20]
 80035fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003600:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003604:	d110      	bne.n	8003628 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003606:	2303      	movs	r3, #3
 8003608:	e00f      	b.n	800362a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800360a:	4b0b      	ldr	r3, [pc, #44]	@ (8003638 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003612:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003616:	d007      	beq.n	8003628 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003618:	4b07      	ldr	r3, [pc, #28]	@ (8003638 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003620:	4a05      	ldr	r2, [pc, #20]	@ (8003638 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003622:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003626:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003628:	2300      	movs	r3, #0
}
 800362a:	4618      	mov	r0, r3
 800362c:	3714      	adds	r7, #20
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop
 8003638:	40007000 	.word	0x40007000
 800363c:	20000000 	.word	0x20000000
 8003640:	431bde83 	.word	0x431bde83

08003644 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b088      	sub	sp, #32
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d101      	bne.n	8003656 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e3ca      	b.n	8003dec <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003656:	4b97      	ldr	r3, [pc, #604]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	f003 030c 	and.w	r3, r3, #12
 800365e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003660:	4b94      	ldr	r3, [pc, #592]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	f003 0303 	and.w	r3, r3, #3
 8003668:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 0310 	and.w	r3, r3, #16
 8003672:	2b00      	cmp	r3, #0
 8003674:	f000 80e4 	beq.w	8003840 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003678:	69bb      	ldr	r3, [r7, #24]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d007      	beq.n	800368e <HAL_RCC_OscConfig+0x4a>
 800367e:	69bb      	ldr	r3, [r7, #24]
 8003680:	2b0c      	cmp	r3, #12
 8003682:	f040 808b 	bne.w	800379c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	2b01      	cmp	r3, #1
 800368a:	f040 8087 	bne.w	800379c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800368e:	4b89      	ldr	r3, [pc, #548]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 0302 	and.w	r3, r3, #2
 8003696:	2b00      	cmp	r3, #0
 8003698:	d005      	beq.n	80036a6 <HAL_RCC_OscConfig+0x62>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	699b      	ldr	r3, [r3, #24]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d101      	bne.n	80036a6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e3a2      	b.n	8003dec <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6a1a      	ldr	r2, [r3, #32]
 80036aa:	4b82      	ldr	r3, [pc, #520]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0308 	and.w	r3, r3, #8
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d004      	beq.n	80036c0 <HAL_RCC_OscConfig+0x7c>
 80036b6:	4b7f      	ldr	r3, [pc, #508]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036be:	e005      	b.n	80036cc <HAL_RCC_OscConfig+0x88>
 80036c0:	4b7c      	ldr	r3, [pc, #496]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 80036c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036c6:	091b      	lsrs	r3, r3, #4
 80036c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d223      	bcs.n	8003718 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6a1b      	ldr	r3, [r3, #32]
 80036d4:	4618      	mov	r0, r3
 80036d6:	f000 fd87 	bl	80041e8 <RCC_SetFlashLatencyFromMSIRange>
 80036da:	4603      	mov	r3, r0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d001      	beq.n	80036e4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e383      	b.n	8003dec <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036e4:	4b73      	ldr	r3, [pc, #460]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a72      	ldr	r2, [pc, #456]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 80036ea:	f043 0308 	orr.w	r3, r3, #8
 80036ee:	6013      	str	r3, [r2, #0]
 80036f0:	4b70      	ldr	r3, [pc, #448]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6a1b      	ldr	r3, [r3, #32]
 80036fc:	496d      	ldr	r1, [pc, #436]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 80036fe:	4313      	orrs	r3, r2
 8003700:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003702:	4b6c      	ldr	r3, [pc, #432]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	69db      	ldr	r3, [r3, #28]
 800370e:	021b      	lsls	r3, r3, #8
 8003710:	4968      	ldr	r1, [pc, #416]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 8003712:	4313      	orrs	r3, r2
 8003714:	604b      	str	r3, [r1, #4]
 8003716:	e025      	b.n	8003764 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003718:	4b66      	ldr	r3, [pc, #408]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a65      	ldr	r2, [pc, #404]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 800371e:	f043 0308 	orr.w	r3, r3, #8
 8003722:	6013      	str	r3, [r2, #0]
 8003724:	4b63      	ldr	r3, [pc, #396]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6a1b      	ldr	r3, [r3, #32]
 8003730:	4960      	ldr	r1, [pc, #384]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 8003732:	4313      	orrs	r3, r2
 8003734:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003736:	4b5f      	ldr	r3, [pc, #380]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	69db      	ldr	r3, [r3, #28]
 8003742:	021b      	lsls	r3, r3, #8
 8003744:	495b      	ldr	r1, [pc, #364]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 8003746:	4313      	orrs	r3, r2
 8003748:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800374a:	69bb      	ldr	r3, [r7, #24]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d109      	bne.n	8003764 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6a1b      	ldr	r3, [r3, #32]
 8003754:	4618      	mov	r0, r3
 8003756:	f000 fd47 	bl	80041e8 <RCC_SetFlashLatencyFromMSIRange>
 800375a:	4603      	mov	r3, r0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d001      	beq.n	8003764 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	e343      	b.n	8003dec <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003764:	f000 fc4a 	bl	8003ffc <HAL_RCC_GetSysClockFreq>
 8003768:	4602      	mov	r2, r0
 800376a:	4b52      	ldr	r3, [pc, #328]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	091b      	lsrs	r3, r3, #4
 8003770:	f003 030f 	and.w	r3, r3, #15
 8003774:	4950      	ldr	r1, [pc, #320]	@ (80038b8 <HAL_RCC_OscConfig+0x274>)
 8003776:	5ccb      	ldrb	r3, [r1, r3]
 8003778:	f003 031f 	and.w	r3, r3, #31
 800377c:	fa22 f303 	lsr.w	r3, r2, r3
 8003780:	4a4e      	ldr	r2, [pc, #312]	@ (80038bc <HAL_RCC_OscConfig+0x278>)
 8003782:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003784:	4b4e      	ldr	r3, [pc, #312]	@ (80038c0 <HAL_RCC_OscConfig+0x27c>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4618      	mov	r0, r3
 800378a:	f7fe f951 	bl	8001a30 <HAL_InitTick>
 800378e:	4603      	mov	r3, r0
 8003790:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003792:	7bfb      	ldrb	r3, [r7, #15]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d052      	beq.n	800383e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003798:	7bfb      	ldrb	r3, [r7, #15]
 800379a:	e327      	b.n	8003dec <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	699b      	ldr	r3, [r3, #24]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d032      	beq.n	800380a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80037a4:	4b43      	ldr	r3, [pc, #268]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a42      	ldr	r2, [pc, #264]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 80037aa:	f043 0301 	orr.w	r3, r3, #1
 80037ae:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80037b0:	f7fe fbb2 	bl	8001f18 <HAL_GetTick>
 80037b4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80037b6:	e008      	b.n	80037ca <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80037b8:	f7fe fbae 	bl	8001f18 <HAL_GetTick>
 80037bc:	4602      	mov	r2, r0
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	1ad3      	subs	r3, r2, r3
 80037c2:	2b02      	cmp	r3, #2
 80037c4:	d901      	bls.n	80037ca <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	e310      	b.n	8003dec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80037ca:	4b3a      	ldr	r3, [pc, #232]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f003 0302 	and.w	r3, r3, #2
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d0f0      	beq.n	80037b8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80037d6:	4b37      	ldr	r3, [pc, #220]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a36      	ldr	r2, [pc, #216]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 80037dc:	f043 0308 	orr.w	r3, r3, #8
 80037e0:	6013      	str	r3, [r2, #0]
 80037e2:	4b34      	ldr	r3, [pc, #208]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6a1b      	ldr	r3, [r3, #32]
 80037ee:	4931      	ldr	r1, [pc, #196]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 80037f0:	4313      	orrs	r3, r2
 80037f2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80037f4:	4b2f      	ldr	r3, [pc, #188]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	69db      	ldr	r3, [r3, #28]
 8003800:	021b      	lsls	r3, r3, #8
 8003802:	492c      	ldr	r1, [pc, #176]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 8003804:	4313      	orrs	r3, r2
 8003806:	604b      	str	r3, [r1, #4]
 8003808:	e01a      	b.n	8003840 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800380a:	4b2a      	ldr	r3, [pc, #168]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a29      	ldr	r2, [pc, #164]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 8003810:	f023 0301 	bic.w	r3, r3, #1
 8003814:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003816:	f7fe fb7f 	bl	8001f18 <HAL_GetTick>
 800381a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800381c:	e008      	b.n	8003830 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800381e:	f7fe fb7b 	bl	8001f18 <HAL_GetTick>
 8003822:	4602      	mov	r2, r0
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	1ad3      	subs	r3, r2, r3
 8003828:	2b02      	cmp	r3, #2
 800382a:	d901      	bls.n	8003830 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800382c:	2303      	movs	r3, #3
 800382e:	e2dd      	b.n	8003dec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003830:	4b20      	ldr	r3, [pc, #128]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f003 0302 	and.w	r3, r3, #2
 8003838:	2b00      	cmp	r3, #0
 800383a:	d1f0      	bne.n	800381e <HAL_RCC_OscConfig+0x1da>
 800383c:	e000      	b.n	8003840 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800383e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 0301 	and.w	r3, r3, #1
 8003848:	2b00      	cmp	r3, #0
 800384a:	d074      	beq.n	8003936 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800384c:	69bb      	ldr	r3, [r7, #24]
 800384e:	2b08      	cmp	r3, #8
 8003850:	d005      	beq.n	800385e <HAL_RCC_OscConfig+0x21a>
 8003852:	69bb      	ldr	r3, [r7, #24]
 8003854:	2b0c      	cmp	r3, #12
 8003856:	d10e      	bne.n	8003876 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	2b03      	cmp	r3, #3
 800385c:	d10b      	bne.n	8003876 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800385e:	4b15      	ldr	r3, [pc, #84]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d064      	beq.n	8003934 <HAL_RCC_OscConfig+0x2f0>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d160      	bne.n	8003934 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e2ba      	b.n	8003dec <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800387e:	d106      	bne.n	800388e <HAL_RCC_OscConfig+0x24a>
 8003880:	4b0c      	ldr	r3, [pc, #48]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a0b      	ldr	r2, [pc, #44]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 8003886:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800388a:	6013      	str	r3, [r2, #0]
 800388c:	e026      	b.n	80038dc <HAL_RCC_OscConfig+0x298>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003896:	d115      	bne.n	80038c4 <HAL_RCC_OscConfig+0x280>
 8003898:	4b06      	ldr	r3, [pc, #24]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a05      	ldr	r2, [pc, #20]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 800389e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038a2:	6013      	str	r3, [r2, #0]
 80038a4:	4b03      	ldr	r3, [pc, #12]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a02      	ldr	r2, [pc, #8]	@ (80038b4 <HAL_RCC_OscConfig+0x270>)
 80038aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038ae:	6013      	str	r3, [r2, #0]
 80038b0:	e014      	b.n	80038dc <HAL_RCC_OscConfig+0x298>
 80038b2:	bf00      	nop
 80038b4:	40021000 	.word	0x40021000
 80038b8:	0800bb34 	.word	0x0800bb34
 80038bc:	20000000 	.word	0x20000000
 80038c0:	20000004 	.word	0x20000004
 80038c4:	4ba0      	ldr	r3, [pc, #640]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a9f      	ldr	r2, [pc, #636]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 80038ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038ce:	6013      	str	r3, [r2, #0]
 80038d0:	4b9d      	ldr	r3, [pc, #628]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a9c      	ldr	r2, [pc, #624]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 80038d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d013      	beq.n	800390c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038e4:	f7fe fb18 	bl	8001f18 <HAL_GetTick>
 80038e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038ea:	e008      	b.n	80038fe <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038ec:	f7fe fb14 	bl	8001f18 <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	2b64      	cmp	r3, #100	@ 0x64
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e276      	b.n	8003dec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038fe:	4b92      	ldr	r3, [pc, #584]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d0f0      	beq.n	80038ec <HAL_RCC_OscConfig+0x2a8>
 800390a:	e014      	b.n	8003936 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800390c:	f7fe fb04 	bl	8001f18 <HAL_GetTick>
 8003910:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003912:	e008      	b.n	8003926 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003914:	f7fe fb00 	bl	8001f18 <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	2b64      	cmp	r3, #100	@ 0x64
 8003920:	d901      	bls.n	8003926 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e262      	b.n	8003dec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003926:	4b88      	ldr	r3, [pc, #544]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800392e:	2b00      	cmp	r3, #0
 8003930:	d1f0      	bne.n	8003914 <HAL_RCC_OscConfig+0x2d0>
 8003932:	e000      	b.n	8003936 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003934:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 0302 	and.w	r3, r3, #2
 800393e:	2b00      	cmp	r3, #0
 8003940:	d060      	beq.n	8003a04 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003942:	69bb      	ldr	r3, [r7, #24]
 8003944:	2b04      	cmp	r3, #4
 8003946:	d005      	beq.n	8003954 <HAL_RCC_OscConfig+0x310>
 8003948:	69bb      	ldr	r3, [r7, #24]
 800394a:	2b0c      	cmp	r3, #12
 800394c:	d119      	bne.n	8003982 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	2b02      	cmp	r3, #2
 8003952:	d116      	bne.n	8003982 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003954:	4b7c      	ldr	r3, [pc, #496]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800395c:	2b00      	cmp	r3, #0
 800395e:	d005      	beq.n	800396c <HAL_RCC_OscConfig+0x328>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d101      	bne.n	800396c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e23f      	b.n	8003dec <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800396c:	4b76      	ldr	r3, [pc, #472]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	691b      	ldr	r3, [r3, #16]
 8003978:	061b      	lsls	r3, r3, #24
 800397a:	4973      	ldr	r1, [pc, #460]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 800397c:	4313      	orrs	r3, r2
 800397e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003980:	e040      	b.n	8003a04 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	68db      	ldr	r3, [r3, #12]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d023      	beq.n	80039d2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800398a:	4b6f      	ldr	r3, [pc, #444]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a6e      	ldr	r2, [pc, #440]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 8003990:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003994:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003996:	f7fe fabf 	bl	8001f18 <HAL_GetTick>
 800399a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800399c:	e008      	b.n	80039b0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800399e:	f7fe fabb 	bl	8001f18 <HAL_GetTick>
 80039a2:	4602      	mov	r2, r0
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	2b02      	cmp	r3, #2
 80039aa:	d901      	bls.n	80039b0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80039ac:	2303      	movs	r3, #3
 80039ae:	e21d      	b.n	8003dec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039b0:	4b65      	ldr	r3, [pc, #404]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d0f0      	beq.n	800399e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039bc:	4b62      	ldr	r3, [pc, #392]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	691b      	ldr	r3, [r3, #16]
 80039c8:	061b      	lsls	r3, r3, #24
 80039ca:	495f      	ldr	r1, [pc, #380]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 80039cc:	4313      	orrs	r3, r2
 80039ce:	604b      	str	r3, [r1, #4]
 80039d0:	e018      	b.n	8003a04 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039d2:	4b5d      	ldr	r3, [pc, #372]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a5c      	ldr	r2, [pc, #368]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 80039d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039de:	f7fe fa9b 	bl	8001f18 <HAL_GetTick>
 80039e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80039e4:	e008      	b.n	80039f8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039e6:	f7fe fa97 	bl	8001f18 <HAL_GetTick>
 80039ea:	4602      	mov	r2, r0
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	1ad3      	subs	r3, r2, r3
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	d901      	bls.n	80039f8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	e1f9      	b.n	8003dec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80039f8:	4b53      	ldr	r3, [pc, #332]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d1f0      	bne.n	80039e6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0308 	and.w	r3, r3, #8
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d03c      	beq.n	8003a8a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	695b      	ldr	r3, [r3, #20]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d01c      	beq.n	8003a52 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a18:	4b4b      	ldr	r3, [pc, #300]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 8003a1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a1e:	4a4a      	ldr	r2, [pc, #296]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 8003a20:	f043 0301 	orr.w	r3, r3, #1
 8003a24:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a28:	f7fe fa76 	bl	8001f18 <HAL_GetTick>
 8003a2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a2e:	e008      	b.n	8003a42 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a30:	f7fe fa72 	bl	8001f18 <HAL_GetTick>
 8003a34:	4602      	mov	r2, r0
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	2b02      	cmp	r3, #2
 8003a3c:	d901      	bls.n	8003a42 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e1d4      	b.n	8003dec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a42:	4b41      	ldr	r3, [pc, #260]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 8003a44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a48:	f003 0302 	and.w	r3, r3, #2
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d0ef      	beq.n	8003a30 <HAL_RCC_OscConfig+0x3ec>
 8003a50:	e01b      	b.n	8003a8a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a52:	4b3d      	ldr	r3, [pc, #244]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 8003a54:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a58:	4a3b      	ldr	r2, [pc, #236]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 8003a5a:	f023 0301 	bic.w	r3, r3, #1
 8003a5e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a62:	f7fe fa59 	bl	8001f18 <HAL_GetTick>
 8003a66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a68:	e008      	b.n	8003a7c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a6a:	f7fe fa55 	bl	8001f18 <HAL_GetTick>
 8003a6e:	4602      	mov	r2, r0
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	1ad3      	subs	r3, r2, r3
 8003a74:	2b02      	cmp	r3, #2
 8003a76:	d901      	bls.n	8003a7c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003a78:	2303      	movs	r3, #3
 8003a7a:	e1b7      	b.n	8003dec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a7c:	4b32      	ldr	r3, [pc, #200]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 8003a7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a82:	f003 0302 	and.w	r3, r3, #2
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d1ef      	bne.n	8003a6a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 0304 	and.w	r3, r3, #4
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	f000 80a6 	beq.w	8003be4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003a9c:	4b2a      	ldr	r3, [pc, #168]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 8003a9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aa0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d10d      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003aa8:	4b27      	ldr	r3, [pc, #156]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 8003aaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aac:	4a26      	ldr	r2, [pc, #152]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 8003aae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ab2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ab4:	4b24      	ldr	r3, [pc, #144]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 8003ab6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ab8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003abc:	60bb      	str	r3, [r7, #8]
 8003abe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ac4:	4b21      	ldr	r3, [pc, #132]	@ (8003b4c <HAL_RCC_OscConfig+0x508>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d118      	bne.n	8003b02 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ad0:	4b1e      	ldr	r3, [pc, #120]	@ (8003b4c <HAL_RCC_OscConfig+0x508>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a1d      	ldr	r2, [pc, #116]	@ (8003b4c <HAL_RCC_OscConfig+0x508>)
 8003ad6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ada:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003adc:	f7fe fa1c 	bl	8001f18 <HAL_GetTick>
 8003ae0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ae2:	e008      	b.n	8003af6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ae4:	f7fe fa18 	bl	8001f18 <HAL_GetTick>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	1ad3      	subs	r3, r2, r3
 8003aee:	2b02      	cmp	r3, #2
 8003af0:	d901      	bls.n	8003af6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	e17a      	b.n	8003dec <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003af6:	4b15      	ldr	r3, [pc, #84]	@ (8003b4c <HAL_RCC_OscConfig+0x508>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d0f0      	beq.n	8003ae4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d108      	bne.n	8003b1c <HAL_RCC_OscConfig+0x4d8>
 8003b0a:	4b0f      	ldr	r3, [pc, #60]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 8003b0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b10:	4a0d      	ldr	r2, [pc, #52]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 8003b12:	f043 0301 	orr.w	r3, r3, #1
 8003b16:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b1a:	e029      	b.n	8003b70 <HAL_RCC_OscConfig+0x52c>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	2b05      	cmp	r3, #5
 8003b22:	d115      	bne.n	8003b50 <HAL_RCC_OscConfig+0x50c>
 8003b24:	4b08      	ldr	r3, [pc, #32]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 8003b26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b2a:	4a07      	ldr	r2, [pc, #28]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 8003b2c:	f043 0304 	orr.w	r3, r3, #4
 8003b30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b34:	4b04      	ldr	r3, [pc, #16]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 8003b36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b3a:	4a03      	ldr	r2, [pc, #12]	@ (8003b48 <HAL_RCC_OscConfig+0x504>)
 8003b3c:	f043 0301 	orr.w	r3, r3, #1
 8003b40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b44:	e014      	b.n	8003b70 <HAL_RCC_OscConfig+0x52c>
 8003b46:	bf00      	nop
 8003b48:	40021000 	.word	0x40021000
 8003b4c:	40007000 	.word	0x40007000
 8003b50:	4b9c      	ldr	r3, [pc, #624]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b56:	4a9b      	ldr	r2, [pc, #620]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003b58:	f023 0301 	bic.w	r3, r3, #1
 8003b5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b60:	4b98      	ldr	r3, [pc, #608]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003b62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b66:	4a97      	ldr	r2, [pc, #604]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003b68:	f023 0304 	bic.w	r3, r3, #4
 8003b6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d016      	beq.n	8003ba6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b78:	f7fe f9ce 	bl	8001f18 <HAL_GetTick>
 8003b7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b7e:	e00a      	b.n	8003b96 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b80:	f7fe f9ca 	bl	8001f18 <HAL_GetTick>
 8003b84:	4602      	mov	r2, r0
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	1ad3      	subs	r3, r2, r3
 8003b8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d901      	bls.n	8003b96 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003b92:	2303      	movs	r3, #3
 8003b94:	e12a      	b.n	8003dec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b96:	4b8b      	ldr	r3, [pc, #556]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003b98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b9c:	f003 0302 	and.w	r3, r3, #2
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d0ed      	beq.n	8003b80 <HAL_RCC_OscConfig+0x53c>
 8003ba4:	e015      	b.n	8003bd2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ba6:	f7fe f9b7 	bl	8001f18 <HAL_GetTick>
 8003baa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003bac:	e00a      	b.n	8003bc4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bae:	f7fe f9b3 	bl	8001f18 <HAL_GetTick>
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	1ad3      	subs	r3, r2, r3
 8003bb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d901      	bls.n	8003bc4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003bc0:	2303      	movs	r3, #3
 8003bc2:	e113      	b.n	8003dec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003bc4:	4b7f      	ldr	r3, [pc, #508]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bca:	f003 0302 	and.w	r3, r3, #2
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d1ed      	bne.n	8003bae <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003bd2:	7ffb      	ldrb	r3, [r7, #31]
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d105      	bne.n	8003be4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bd8:	4b7a      	ldr	r3, [pc, #488]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003bda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bdc:	4a79      	ldr	r2, [pc, #484]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003bde:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003be2:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	f000 80fe 	beq.w	8003dea <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bf2:	2b02      	cmp	r3, #2
 8003bf4:	f040 80d0 	bne.w	8003d98 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003bf8:	4b72      	ldr	r3, [pc, #456]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003bfa:	68db      	ldr	r3, [r3, #12]
 8003bfc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	f003 0203 	and.w	r2, r3, #3
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	d130      	bne.n	8003c6e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c16:	3b01      	subs	r3, #1
 8003c18:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	d127      	bne.n	8003c6e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c28:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d11f      	bne.n	8003c6e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c34:	687a      	ldr	r2, [r7, #4]
 8003c36:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003c38:	2a07      	cmp	r2, #7
 8003c3a:	bf14      	ite	ne
 8003c3c:	2201      	movne	r2, #1
 8003c3e:	2200      	moveq	r2, #0
 8003c40:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d113      	bne.n	8003c6e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c50:	085b      	lsrs	r3, r3, #1
 8003c52:	3b01      	subs	r3, #1
 8003c54:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003c56:	429a      	cmp	r2, r3
 8003c58:	d109      	bne.n	8003c6e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c64:	085b      	lsrs	r3, r3, #1
 8003c66:	3b01      	subs	r3, #1
 8003c68:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	d06e      	beq.n	8003d4c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003c6e:	69bb      	ldr	r3, [r7, #24]
 8003c70:	2b0c      	cmp	r3, #12
 8003c72:	d069      	beq.n	8003d48 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003c74:	4b53      	ldr	r3, [pc, #332]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d105      	bne.n	8003c8c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003c80:	4b50      	ldr	r3, [pc, #320]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d001      	beq.n	8003c90 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e0ad      	b.n	8003dec <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003c90:	4b4c      	ldr	r3, [pc, #304]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a4b      	ldr	r2, [pc, #300]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003c96:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c9a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003c9c:	f7fe f93c 	bl	8001f18 <HAL_GetTick>
 8003ca0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ca2:	e008      	b.n	8003cb6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ca4:	f7fe f938 	bl	8001f18 <HAL_GetTick>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	2b02      	cmp	r3, #2
 8003cb0:	d901      	bls.n	8003cb6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	e09a      	b.n	8003dec <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cb6:	4b43      	ldr	r3, [pc, #268]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d1f0      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003cc2:	4b40      	ldr	r3, [pc, #256]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003cc4:	68da      	ldr	r2, [r3, #12]
 8003cc6:	4b40      	ldr	r3, [pc, #256]	@ (8003dc8 <HAL_RCC_OscConfig+0x784>)
 8003cc8:	4013      	ands	r3, r2
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003cd2:	3a01      	subs	r2, #1
 8003cd4:	0112      	lsls	r2, r2, #4
 8003cd6:	4311      	orrs	r1, r2
 8003cd8:	687a      	ldr	r2, [r7, #4]
 8003cda:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003cdc:	0212      	lsls	r2, r2, #8
 8003cde:	4311      	orrs	r1, r2
 8003ce0:	687a      	ldr	r2, [r7, #4]
 8003ce2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003ce4:	0852      	lsrs	r2, r2, #1
 8003ce6:	3a01      	subs	r2, #1
 8003ce8:	0552      	lsls	r2, r2, #21
 8003cea:	4311      	orrs	r1, r2
 8003cec:	687a      	ldr	r2, [r7, #4]
 8003cee:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003cf0:	0852      	lsrs	r2, r2, #1
 8003cf2:	3a01      	subs	r2, #1
 8003cf4:	0652      	lsls	r2, r2, #25
 8003cf6:	4311      	orrs	r1, r2
 8003cf8:	687a      	ldr	r2, [r7, #4]
 8003cfa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003cfc:	0912      	lsrs	r2, r2, #4
 8003cfe:	0452      	lsls	r2, r2, #17
 8003d00:	430a      	orrs	r2, r1
 8003d02:	4930      	ldr	r1, [pc, #192]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003d04:	4313      	orrs	r3, r2
 8003d06:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003d08:	4b2e      	ldr	r3, [pc, #184]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a2d      	ldr	r2, [pc, #180]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003d0e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d12:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d14:	4b2b      	ldr	r3, [pc, #172]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003d16:	68db      	ldr	r3, [r3, #12]
 8003d18:	4a2a      	ldr	r2, [pc, #168]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003d1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d1e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003d20:	f7fe f8fa 	bl	8001f18 <HAL_GetTick>
 8003d24:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d26:	e008      	b.n	8003d3a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d28:	f7fe f8f6 	bl	8001f18 <HAL_GetTick>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	1ad3      	subs	r3, r2, r3
 8003d32:	2b02      	cmp	r3, #2
 8003d34:	d901      	bls.n	8003d3a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003d36:	2303      	movs	r3, #3
 8003d38:	e058      	b.n	8003dec <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d3a:	4b22      	ldr	r3, [pc, #136]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d0f0      	beq.n	8003d28 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d46:	e050      	b.n	8003dea <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e04f      	b.n	8003dec <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d4c:	4b1d      	ldr	r3, [pc, #116]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d148      	bne.n	8003dea <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003d58:	4b1a      	ldr	r3, [pc, #104]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a19      	ldr	r2, [pc, #100]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003d5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d62:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d64:	4b17      	ldr	r3, [pc, #92]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	4a16      	ldr	r2, [pc, #88]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003d6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d6e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003d70:	f7fe f8d2 	bl	8001f18 <HAL_GetTick>
 8003d74:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d76:	e008      	b.n	8003d8a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d78:	f7fe f8ce 	bl	8001f18 <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	2b02      	cmp	r3, #2
 8003d84:	d901      	bls.n	8003d8a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003d86:	2303      	movs	r3, #3
 8003d88:	e030      	b.n	8003dec <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d8a:	4b0e      	ldr	r3, [pc, #56]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d0f0      	beq.n	8003d78 <HAL_RCC_OscConfig+0x734>
 8003d96:	e028      	b.n	8003dea <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d98:	69bb      	ldr	r3, [r7, #24]
 8003d9a:	2b0c      	cmp	r3, #12
 8003d9c:	d023      	beq.n	8003de6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d9e:	4b09      	ldr	r3, [pc, #36]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a08      	ldr	r2, [pc, #32]	@ (8003dc4 <HAL_RCC_OscConfig+0x780>)
 8003da4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003da8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003daa:	f7fe f8b5 	bl	8001f18 <HAL_GetTick>
 8003dae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003db0:	e00c      	b.n	8003dcc <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003db2:	f7fe f8b1 	bl	8001f18 <HAL_GetTick>
 8003db6:	4602      	mov	r2, r0
 8003db8:	693b      	ldr	r3, [r7, #16]
 8003dba:	1ad3      	subs	r3, r2, r3
 8003dbc:	2b02      	cmp	r3, #2
 8003dbe:	d905      	bls.n	8003dcc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003dc0:	2303      	movs	r3, #3
 8003dc2:	e013      	b.n	8003dec <HAL_RCC_OscConfig+0x7a8>
 8003dc4:	40021000 	.word	0x40021000
 8003dc8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dcc:	4b09      	ldr	r3, [pc, #36]	@ (8003df4 <HAL_RCC_OscConfig+0x7b0>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d1ec      	bne.n	8003db2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003dd8:	4b06      	ldr	r3, [pc, #24]	@ (8003df4 <HAL_RCC_OscConfig+0x7b0>)
 8003dda:	68da      	ldr	r2, [r3, #12]
 8003ddc:	4905      	ldr	r1, [pc, #20]	@ (8003df4 <HAL_RCC_OscConfig+0x7b0>)
 8003dde:	4b06      	ldr	r3, [pc, #24]	@ (8003df8 <HAL_RCC_OscConfig+0x7b4>)
 8003de0:	4013      	ands	r3, r2
 8003de2:	60cb      	str	r3, [r1, #12]
 8003de4:	e001      	b.n	8003dea <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e000      	b.n	8003dec <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003dea:	2300      	movs	r3, #0
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	3720      	adds	r7, #32
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}
 8003df4:	40021000 	.word	0x40021000
 8003df8:	feeefffc 	.word	0xfeeefffc

08003dfc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b084      	sub	sp, #16
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
 8003e04:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d101      	bne.n	8003e10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e0e7      	b.n	8003fe0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e10:	4b75      	ldr	r3, [pc, #468]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1ec>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f003 0307 	and.w	r3, r3, #7
 8003e18:	683a      	ldr	r2, [r7, #0]
 8003e1a:	429a      	cmp	r2, r3
 8003e1c:	d910      	bls.n	8003e40 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e1e:	4b72      	ldr	r3, [pc, #456]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1ec>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f023 0207 	bic.w	r2, r3, #7
 8003e26:	4970      	ldr	r1, [pc, #448]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1ec>)
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e2e:	4b6e      	ldr	r3, [pc, #440]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1ec>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 0307 	and.w	r3, r3, #7
 8003e36:	683a      	ldr	r2, [r7, #0]
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d001      	beq.n	8003e40 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e0cf      	b.n	8003fe0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 0302 	and.w	r3, r3, #2
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d010      	beq.n	8003e6e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	689a      	ldr	r2, [r3, #8]
 8003e50:	4b66      	ldr	r3, [pc, #408]	@ (8003fec <HAL_RCC_ClockConfig+0x1f0>)
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d908      	bls.n	8003e6e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e5c:	4b63      	ldr	r3, [pc, #396]	@ (8003fec <HAL_RCC_ClockConfig+0x1f0>)
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	4960      	ldr	r1, [pc, #384]	@ (8003fec <HAL_RCC_ClockConfig+0x1f0>)
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 0301 	and.w	r3, r3, #1
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d04c      	beq.n	8003f14 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	2b03      	cmp	r3, #3
 8003e80:	d107      	bne.n	8003e92 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e82:	4b5a      	ldr	r3, [pc, #360]	@ (8003fec <HAL_RCC_ClockConfig+0x1f0>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d121      	bne.n	8003ed2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e0a6      	b.n	8003fe0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	2b02      	cmp	r3, #2
 8003e98:	d107      	bne.n	8003eaa <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e9a:	4b54      	ldr	r3, [pc, #336]	@ (8003fec <HAL_RCC_ClockConfig+0x1f0>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d115      	bne.n	8003ed2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e09a      	b.n	8003fe0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d107      	bne.n	8003ec2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003eb2:	4b4e      	ldr	r3, [pc, #312]	@ (8003fec <HAL_RCC_ClockConfig+0x1f0>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 0302 	and.w	r3, r3, #2
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d109      	bne.n	8003ed2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e08e      	b.n	8003fe0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ec2:	4b4a      	ldr	r3, [pc, #296]	@ (8003fec <HAL_RCC_ClockConfig+0x1f0>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d101      	bne.n	8003ed2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e086      	b.n	8003fe0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ed2:	4b46      	ldr	r3, [pc, #280]	@ (8003fec <HAL_RCC_ClockConfig+0x1f0>)
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	f023 0203 	bic.w	r2, r3, #3
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	4943      	ldr	r1, [pc, #268]	@ (8003fec <HAL_RCC_ClockConfig+0x1f0>)
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ee4:	f7fe f818 	bl	8001f18 <HAL_GetTick>
 8003ee8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eea:	e00a      	b.n	8003f02 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003eec:	f7fe f814 	bl	8001f18 <HAL_GetTick>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	1ad3      	subs	r3, r2, r3
 8003ef6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d901      	bls.n	8003f02 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e06e      	b.n	8003fe0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f02:	4b3a      	ldr	r3, [pc, #232]	@ (8003fec <HAL_RCC_ClockConfig+0x1f0>)
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	f003 020c 	and.w	r2, r3, #12
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d1eb      	bne.n	8003eec <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f003 0302 	and.w	r3, r3, #2
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d010      	beq.n	8003f42 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	689a      	ldr	r2, [r3, #8]
 8003f24:	4b31      	ldr	r3, [pc, #196]	@ (8003fec <HAL_RCC_ClockConfig+0x1f0>)
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f2c:	429a      	cmp	r2, r3
 8003f2e:	d208      	bcs.n	8003f42 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f30:	4b2e      	ldr	r3, [pc, #184]	@ (8003fec <HAL_RCC_ClockConfig+0x1f0>)
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	492b      	ldr	r1, [pc, #172]	@ (8003fec <HAL_RCC_ClockConfig+0x1f0>)
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f42:	4b29      	ldr	r3, [pc, #164]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1ec>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 0307 	and.w	r3, r3, #7
 8003f4a:	683a      	ldr	r2, [r7, #0]
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d210      	bcs.n	8003f72 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f50:	4b25      	ldr	r3, [pc, #148]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1ec>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f023 0207 	bic.w	r2, r3, #7
 8003f58:	4923      	ldr	r1, [pc, #140]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1ec>)
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f60:	4b21      	ldr	r3, [pc, #132]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1ec>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 0307 	and.w	r3, r3, #7
 8003f68:	683a      	ldr	r2, [r7, #0]
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d001      	beq.n	8003f72 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e036      	b.n	8003fe0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 0304 	and.w	r3, r3, #4
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d008      	beq.n	8003f90 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f7e:	4b1b      	ldr	r3, [pc, #108]	@ (8003fec <HAL_RCC_ClockConfig+0x1f0>)
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	68db      	ldr	r3, [r3, #12]
 8003f8a:	4918      	ldr	r1, [pc, #96]	@ (8003fec <HAL_RCC_ClockConfig+0x1f0>)
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f003 0308 	and.w	r3, r3, #8
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d009      	beq.n	8003fb0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f9c:	4b13      	ldr	r3, [pc, #76]	@ (8003fec <HAL_RCC_ClockConfig+0x1f0>)
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	691b      	ldr	r3, [r3, #16]
 8003fa8:	00db      	lsls	r3, r3, #3
 8003faa:	4910      	ldr	r1, [pc, #64]	@ (8003fec <HAL_RCC_ClockConfig+0x1f0>)
 8003fac:	4313      	orrs	r3, r2
 8003fae:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003fb0:	f000 f824 	bl	8003ffc <HAL_RCC_GetSysClockFreq>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8003fec <HAL_RCC_ClockConfig+0x1f0>)
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	091b      	lsrs	r3, r3, #4
 8003fbc:	f003 030f 	and.w	r3, r3, #15
 8003fc0:	490b      	ldr	r1, [pc, #44]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1f4>)
 8003fc2:	5ccb      	ldrb	r3, [r1, r3]
 8003fc4:	f003 031f 	and.w	r3, r3, #31
 8003fc8:	fa22 f303 	lsr.w	r3, r2, r3
 8003fcc:	4a09      	ldr	r2, [pc, #36]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1f8>)
 8003fce:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003fd0:	4b09      	ldr	r3, [pc, #36]	@ (8003ff8 <HAL_RCC_ClockConfig+0x1fc>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f7fd fd2b 	bl	8001a30 <HAL_InitTick>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	72fb      	strb	r3, [r7, #11]

  return status;
 8003fde:	7afb      	ldrb	r3, [r7, #11]
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	3710      	adds	r7, #16
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}
 8003fe8:	40022000 	.word	0x40022000
 8003fec:	40021000 	.word	0x40021000
 8003ff0:	0800bb34 	.word	0x0800bb34
 8003ff4:	20000000 	.word	0x20000000
 8003ff8:	20000004 	.word	0x20000004

08003ffc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b089      	sub	sp, #36	@ 0x24
 8004000:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004002:	2300      	movs	r3, #0
 8004004:	61fb      	str	r3, [r7, #28]
 8004006:	2300      	movs	r3, #0
 8004008:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800400a:	4b3e      	ldr	r3, [pc, #248]	@ (8004104 <HAL_RCC_GetSysClockFreq+0x108>)
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	f003 030c 	and.w	r3, r3, #12
 8004012:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004014:	4b3b      	ldr	r3, [pc, #236]	@ (8004104 <HAL_RCC_GetSysClockFreq+0x108>)
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	f003 0303 	and.w	r3, r3, #3
 800401c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d005      	beq.n	8004030 <HAL_RCC_GetSysClockFreq+0x34>
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	2b0c      	cmp	r3, #12
 8004028:	d121      	bne.n	800406e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2b01      	cmp	r3, #1
 800402e:	d11e      	bne.n	800406e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004030:	4b34      	ldr	r3, [pc, #208]	@ (8004104 <HAL_RCC_GetSysClockFreq+0x108>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f003 0308 	and.w	r3, r3, #8
 8004038:	2b00      	cmp	r3, #0
 800403a:	d107      	bne.n	800404c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800403c:	4b31      	ldr	r3, [pc, #196]	@ (8004104 <HAL_RCC_GetSysClockFreq+0x108>)
 800403e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004042:	0a1b      	lsrs	r3, r3, #8
 8004044:	f003 030f 	and.w	r3, r3, #15
 8004048:	61fb      	str	r3, [r7, #28]
 800404a:	e005      	b.n	8004058 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800404c:	4b2d      	ldr	r3, [pc, #180]	@ (8004104 <HAL_RCC_GetSysClockFreq+0x108>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	091b      	lsrs	r3, r3, #4
 8004052:	f003 030f 	and.w	r3, r3, #15
 8004056:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004058:	4a2b      	ldr	r2, [pc, #172]	@ (8004108 <HAL_RCC_GetSysClockFreq+0x10c>)
 800405a:	69fb      	ldr	r3, [r7, #28]
 800405c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004060:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d10d      	bne.n	8004084 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004068:	69fb      	ldr	r3, [r7, #28]
 800406a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800406c:	e00a      	b.n	8004084 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	2b04      	cmp	r3, #4
 8004072:	d102      	bne.n	800407a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004074:	4b25      	ldr	r3, [pc, #148]	@ (800410c <HAL_RCC_GetSysClockFreq+0x110>)
 8004076:	61bb      	str	r3, [r7, #24]
 8004078:	e004      	b.n	8004084 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	2b08      	cmp	r3, #8
 800407e:	d101      	bne.n	8004084 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004080:	4b23      	ldr	r3, [pc, #140]	@ (8004110 <HAL_RCC_GetSysClockFreq+0x114>)
 8004082:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	2b0c      	cmp	r3, #12
 8004088:	d134      	bne.n	80040f4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800408a:	4b1e      	ldr	r3, [pc, #120]	@ (8004104 <HAL_RCC_GetSysClockFreq+0x108>)
 800408c:	68db      	ldr	r3, [r3, #12]
 800408e:	f003 0303 	and.w	r3, r3, #3
 8004092:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	2b02      	cmp	r3, #2
 8004098:	d003      	beq.n	80040a2 <HAL_RCC_GetSysClockFreq+0xa6>
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	2b03      	cmp	r3, #3
 800409e:	d003      	beq.n	80040a8 <HAL_RCC_GetSysClockFreq+0xac>
 80040a0:	e005      	b.n	80040ae <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80040a2:	4b1a      	ldr	r3, [pc, #104]	@ (800410c <HAL_RCC_GetSysClockFreq+0x110>)
 80040a4:	617b      	str	r3, [r7, #20]
      break;
 80040a6:	e005      	b.n	80040b4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80040a8:	4b19      	ldr	r3, [pc, #100]	@ (8004110 <HAL_RCC_GetSysClockFreq+0x114>)
 80040aa:	617b      	str	r3, [r7, #20]
      break;
 80040ac:	e002      	b.n	80040b4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80040ae:	69fb      	ldr	r3, [r7, #28]
 80040b0:	617b      	str	r3, [r7, #20]
      break;
 80040b2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80040b4:	4b13      	ldr	r3, [pc, #76]	@ (8004104 <HAL_RCC_GetSysClockFreq+0x108>)
 80040b6:	68db      	ldr	r3, [r3, #12]
 80040b8:	091b      	lsrs	r3, r3, #4
 80040ba:	f003 0307 	and.w	r3, r3, #7
 80040be:	3301      	adds	r3, #1
 80040c0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80040c2:	4b10      	ldr	r3, [pc, #64]	@ (8004104 <HAL_RCC_GetSysClockFreq+0x108>)
 80040c4:	68db      	ldr	r3, [r3, #12]
 80040c6:	0a1b      	lsrs	r3, r3, #8
 80040c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80040cc:	697a      	ldr	r2, [r7, #20]
 80040ce:	fb03 f202 	mul.w	r2, r3, r2
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80040d8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80040da:	4b0a      	ldr	r3, [pc, #40]	@ (8004104 <HAL_RCC_GetSysClockFreq+0x108>)
 80040dc:	68db      	ldr	r3, [r3, #12]
 80040de:	0e5b      	lsrs	r3, r3, #25
 80040e0:	f003 0303 	and.w	r3, r3, #3
 80040e4:	3301      	adds	r3, #1
 80040e6:	005b      	lsls	r3, r3, #1
 80040e8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80040ea:	697a      	ldr	r2, [r7, #20]
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80040f2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80040f4:	69bb      	ldr	r3, [r7, #24]
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	3724      	adds	r7, #36	@ 0x24
 80040fa:	46bd      	mov	sp, r7
 80040fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004100:	4770      	bx	lr
 8004102:	bf00      	nop
 8004104:	40021000 	.word	0x40021000
 8004108:	0800bb4c 	.word	0x0800bb4c
 800410c:	00f42400 	.word	0x00f42400
 8004110:	007a1200 	.word	0x007a1200

08004114 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004114:	b480      	push	{r7}
 8004116:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004118:	4b03      	ldr	r3, [pc, #12]	@ (8004128 <HAL_RCC_GetHCLKFreq+0x14>)
 800411a:	681b      	ldr	r3, [r3, #0]
}
 800411c:	4618      	mov	r0, r3
 800411e:	46bd      	mov	sp, r7
 8004120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004124:	4770      	bx	lr
 8004126:	bf00      	nop
 8004128:	20000000 	.word	0x20000000

0800412c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004130:	f7ff fff0 	bl	8004114 <HAL_RCC_GetHCLKFreq>
 8004134:	4602      	mov	r2, r0
 8004136:	4b06      	ldr	r3, [pc, #24]	@ (8004150 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	0a1b      	lsrs	r3, r3, #8
 800413c:	f003 0307 	and.w	r3, r3, #7
 8004140:	4904      	ldr	r1, [pc, #16]	@ (8004154 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004142:	5ccb      	ldrb	r3, [r1, r3]
 8004144:	f003 031f 	and.w	r3, r3, #31
 8004148:	fa22 f303 	lsr.w	r3, r2, r3
}
 800414c:	4618      	mov	r0, r3
 800414e:	bd80      	pop	{r7, pc}
 8004150:	40021000 	.word	0x40021000
 8004154:	0800bb44 	.word	0x0800bb44

08004158 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800415c:	f7ff ffda 	bl	8004114 <HAL_RCC_GetHCLKFreq>
 8004160:	4602      	mov	r2, r0
 8004162:	4b06      	ldr	r3, [pc, #24]	@ (800417c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	0adb      	lsrs	r3, r3, #11
 8004168:	f003 0307 	and.w	r3, r3, #7
 800416c:	4904      	ldr	r1, [pc, #16]	@ (8004180 <HAL_RCC_GetPCLK2Freq+0x28>)
 800416e:	5ccb      	ldrb	r3, [r1, r3]
 8004170:	f003 031f 	and.w	r3, r3, #31
 8004174:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004178:	4618      	mov	r0, r3
 800417a:	bd80      	pop	{r7, pc}
 800417c:	40021000 	.word	0x40021000
 8004180:	0800bb44 	.word	0x0800bb44

08004184 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004184:	b480      	push	{r7}
 8004186:	b083      	sub	sp, #12
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
 800418c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	220f      	movs	r2, #15
 8004192:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004194:	4b12      	ldr	r3, [pc, #72]	@ (80041e0 <HAL_RCC_GetClockConfig+0x5c>)
 8004196:	689b      	ldr	r3, [r3, #8]
 8004198:	f003 0203 	and.w	r2, r3, #3
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80041a0:	4b0f      	ldr	r3, [pc, #60]	@ (80041e0 <HAL_RCC_GetClockConfig+0x5c>)
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80041ac:	4b0c      	ldr	r3, [pc, #48]	@ (80041e0 <HAL_RCC_GetClockConfig+0x5c>)
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80041b8:	4b09      	ldr	r3, [pc, #36]	@ (80041e0 <HAL_RCC_GetClockConfig+0x5c>)
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	08db      	lsrs	r3, r3, #3
 80041be:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80041c6:	4b07      	ldr	r3, [pc, #28]	@ (80041e4 <HAL_RCC_GetClockConfig+0x60>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 0207 	and.w	r2, r3, #7
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	601a      	str	r2, [r3, #0]
}
 80041d2:	bf00      	nop
 80041d4:	370c      	adds	r7, #12
 80041d6:	46bd      	mov	sp, r7
 80041d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041dc:	4770      	bx	lr
 80041de:	bf00      	nop
 80041e0:	40021000 	.word	0x40021000
 80041e4:	40022000 	.word	0x40022000

080041e8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b086      	sub	sp, #24
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80041f0:	2300      	movs	r3, #0
 80041f2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80041f4:	4b2a      	ldr	r3, [pc, #168]	@ (80042a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d003      	beq.n	8004208 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004200:	f7ff f9bc 	bl	800357c <HAL_PWREx_GetVoltageRange>
 8004204:	6178      	str	r0, [r7, #20]
 8004206:	e014      	b.n	8004232 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004208:	4b25      	ldr	r3, [pc, #148]	@ (80042a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800420a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800420c:	4a24      	ldr	r2, [pc, #144]	@ (80042a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800420e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004212:	6593      	str	r3, [r2, #88]	@ 0x58
 8004214:	4b22      	ldr	r3, [pc, #136]	@ (80042a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004216:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004218:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800421c:	60fb      	str	r3, [r7, #12]
 800421e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004220:	f7ff f9ac 	bl	800357c <HAL_PWREx_GetVoltageRange>
 8004224:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004226:	4b1e      	ldr	r3, [pc, #120]	@ (80042a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004228:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800422a:	4a1d      	ldr	r2, [pc, #116]	@ (80042a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800422c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004230:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004238:	d10b      	bne.n	8004252 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2b80      	cmp	r3, #128	@ 0x80
 800423e:	d919      	bls.n	8004274 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2ba0      	cmp	r3, #160	@ 0xa0
 8004244:	d902      	bls.n	800424c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004246:	2302      	movs	r3, #2
 8004248:	613b      	str	r3, [r7, #16]
 800424a:	e013      	b.n	8004274 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800424c:	2301      	movs	r3, #1
 800424e:	613b      	str	r3, [r7, #16]
 8004250:	e010      	b.n	8004274 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2b80      	cmp	r3, #128	@ 0x80
 8004256:	d902      	bls.n	800425e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004258:	2303      	movs	r3, #3
 800425a:	613b      	str	r3, [r7, #16]
 800425c:	e00a      	b.n	8004274 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2b80      	cmp	r3, #128	@ 0x80
 8004262:	d102      	bne.n	800426a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004264:	2302      	movs	r3, #2
 8004266:	613b      	str	r3, [r7, #16]
 8004268:	e004      	b.n	8004274 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2b70      	cmp	r3, #112	@ 0x70
 800426e:	d101      	bne.n	8004274 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004270:	2301      	movs	r3, #1
 8004272:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004274:	4b0b      	ldr	r3, [pc, #44]	@ (80042a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f023 0207 	bic.w	r2, r3, #7
 800427c:	4909      	ldr	r1, [pc, #36]	@ (80042a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	4313      	orrs	r3, r2
 8004282:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004284:	4b07      	ldr	r3, [pc, #28]	@ (80042a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f003 0307 	and.w	r3, r3, #7
 800428c:	693a      	ldr	r2, [r7, #16]
 800428e:	429a      	cmp	r2, r3
 8004290:	d001      	beq.n	8004296 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e000      	b.n	8004298 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004296:	2300      	movs	r3, #0
}
 8004298:	4618      	mov	r0, r3
 800429a:	3718      	adds	r7, #24
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}
 80042a0:	40021000 	.word	0x40021000
 80042a4:	40022000 	.word	0x40022000

080042a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b086      	sub	sp, #24
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80042b0:	2300      	movs	r3, #0
 80042b2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80042b4:	2300      	movs	r3, #0
 80042b6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d041      	beq.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042c8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80042cc:	d02a      	beq.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80042ce:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80042d2:	d824      	bhi.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80042d4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80042d8:	d008      	beq.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x44>
 80042da:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80042de:	d81e      	bhi.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d00a      	beq.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x52>
 80042e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80042e8:	d010      	beq.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x64>
 80042ea:	e018      	b.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80042ec:	4b86      	ldr	r3, [pc, #536]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042ee:	68db      	ldr	r3, [r3, #12]
 80042f0:	4a85      	ldr	r2, [pc, #532]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042f6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80042f8:	e015      	b.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	3304      	adds	r3, #4
 80042fe:	2100      	movs	r1, #0
 8004300:	4618      	mov	r0, r3
 8004302:	f001 f829 	bl	8005358 <RCCEx_PLLSAI1_Config>
 8004306:	4603      	mov	r3, r0
 8004308:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800430a:	e00c      	b.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	3320      	adds	r3, #32
 8004310:	2100      	movs	r1, #0
 8004312:	4618      	mov	r0, r3
 8004314:	f001 f914 	bl	8005540 <RCCEx_PLLSAI2_Config>
 8004318:	4603      	mov	r3, r0
 800431a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800431c:	e003      	b.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	74fb      	strb	r3, [r7, #19]
      break;
 8004322:	e000      	b.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004324:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004326:	7cfb      	ldrb	r3, [r7, #19]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d10b      	bne.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800432c:	4b76      	ldr	r3, [pc, #472]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800432e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004332:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800433a:	4973      	ldr	r1, [pc, #460]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800433c:	4313      	orrs	r3, r2
 800433e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004342:	e001      	b.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004344:	7cfb      	ldrb	r3, [r7, #19]
 8004346:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004350:	2b00      	cmp	r3, #0
 8004352:	d041      	beq.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004358:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800435c:	d02a      	beq.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800435e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004362:	d824      	bhi.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004364:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004368:	d008      	beq.n	800437c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800436a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800436e:	d81e      	bhi.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004370:	2b00      	cmp	r3, #0
 8004372:	d00a      	beq.n	800438a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004374:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004378:	d010      	beq.n	800439c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800437a:	e018      	b.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800437c:	4b62      	ldr	r3, [pc, #392]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	4a61      	ldr	r2, [pc, #388]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004382:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004386:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004388:	e015      	b.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	3304      	adds	r3, #4
 800438e:	2100      	movs	r1, #0
 8004390:	4618      	mov	r0, r3
 8004392:	f000 ffe1 	bl	8005358 <RCCEx_PLLSAI1_Config>
 8004396:	4603      	mov	r3, r0
 8004398:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800439a:	e00c      	b.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	3320      	adds	r3, #32
 80043a0:	2100      	movs	r1, #0
 80043a2:	4618      	mov	r0, r3
 80043a4:	f001 f8cc 	bl	8005540 <RCCEx_PLLSAI2_Config>
 80043a8:	4603      	mov	r3, r0
 80043aa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80043ac:	e003      	b.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	74fb      	strb	r3, [r7, #19]
      break;
 80043b2:	e000      	b.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80043b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80043b6:	7cfb      	ldrb	r3, [r7, #19]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d10b      	bne.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80043bc:	4b52      	ldr	r3, [pc, #328]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043c2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80043ca:	494f      	ldr	r1, [pc, #316]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043cc:	4313      	orrs	r3, r2
 80043ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80043d2:	e001      	b.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043d4:	7cfb      	ldrb	r3, [r7, #19]
 80043d6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	f000 80a0 	beq.w	8004526 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043e6:	2300      	movs	r3, #0
 80043e8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80043ea:	4b47      	ldr	r3, [pc, #284]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d101      	bne.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0x152>
 80043f6:	2301      	movs	r3, #1
 80043f8:	e000      	b.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x154>
 80043fa:	2300      	movs	r3, #0
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d00d      	beq.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004400:	4b41      	ldr	r3, [pc, #260]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004402:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004404:	4a40      	ldr	r2, [pc, #256]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004406:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800440a:	6593      	str	r3, [r2, #88]	@ 0x58
 800440c:	4b3e      	ldr	r3, [pc, #248]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800440e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004410:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004414:	60bb      	str	r3, [r7, #8]
 8004416:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004418:	2301      	movs	r3, #1
 800441a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800441c:	4b3b      	ldr	r3, [pc, #236]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a3a      	ldr	r2, [pc, #232]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004422:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004426:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004428:	f7fd fd76 	bl	8001f18 <HAL_GetTick>
 800442c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800442e:	e009      	b.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004430:	f7fd fd72 	bl	8001f18 <HAL_GetTick>
 8004434:	4602      	mov	r2, r0
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	1ad3      	subs	r3, r2, r3
 800443a:	2b02      	cmp	r3, #2
 800443c:	d902      	bls.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800443e:	2303      	movs	r3, #3
 8004440:	74fb      	strb	r3, [r7, #19]
        break;
 8004442:	e005      	b.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004444:	4b31      	ldr	r3, [pc, #196]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800444c:	2b00      	cmp	r3, #0
 800444e:	d0ef      	beq.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004450:	7cfb      	ldrb	r3, [r7, #19]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d15c      	bne.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004456:	4b2c      	ldr	r3, [pc, #176]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004458:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800445c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004460:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d01f      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800446e:	697a      	ldr	r2, [r7, #20]
 8004470:	429a      	cmp	r2, r3
 8004472:	d019      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004474:	4b24      	ldr	r3, [pc, #144]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004476:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800447a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800447e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004480:	4b21      	ldr	r3, [pc, #132]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004482:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004486:	4a20      	ldr	r2, [pc, #128]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004488:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800448c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004490:	4b1d      	ldr	r3, [pc, #116]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004492:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004496:	4a1c      	ldr	r2, [pc, #112]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004498:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800449c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80044a0:	4a19      	ldr	r2, [pc, #100]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	f003 0301 	and.w	r3, r3, #1
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d016      	beq.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b2:	f7fd fd31 	bl	8001f18 <HAL_GetTick>
 80044b6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044b8:	e00b      	b.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044ba:	f7fd fd2d 	bl	8001f18 <HAL_GetTick>
 80044be:	4602      	mov	r2, r0
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	1ad3      	subs	r3, r2, r3
 80044c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d902      	bls.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80044cc:	2303      	movs	r3, #3
 80044ce:	74fb      	strb	r3, [r7, #19]
            break;
 80044d0:	e006      	b.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044d2:	4b0d      	ldr	r3, [pc, #52]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044d8:	f003 0302 	and.w	r3, r3, #2
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d0ec      	beq.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80044e0:	7cfb      	ldrb	r3, [r7, #19]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d10c      	bne.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044e6:	4b08      	ldr	r3, [pc, #32]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044f6:	4904      	ldr	r1, [pc, #16]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044f8:	4313      	orrs	r3, r2
 80044fa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80044fe:	e009      	b.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004500:	7cfb      	ldrb	r3, [r7, #19]
 8004502:	74bb      	strb	r3, [r7, #18]
 8004504:	e006      	b.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004506:	bf00      	nop
 8004508:	40021000 	.word	0x40021000
 800450c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004510:	7cfb      	ldrb	r3, [r7, #19]
 8004512:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004514:	7c7b      	ldrb	r3, [r7, #17]
 8004516:	2b01      	cmp	r3, #1
 8004518:	d105      	bne.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800451a:	4b9e      	ldr	r3, [pc, #632]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800451c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800451e:	4a9d      	ldr	r2, [pc, #628]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004520:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004524:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f003 0301 	and.w	r3, r3, #1
 800452e:	2b00      	cmp	r3, #0
 8004530:	d00a      	beq.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004532:	4b98      	ldr	r3, [pc, #608]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004534:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004538:	f023 0203 	bic.w	r2, r3, #3
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004540:	4994      	ldr	r1, [pc, #592]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004542:	4313      	orrs	r3, r2
 8004544:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 0302 	and.w	r3, r3, #2
 8004550:	2b00      	cmp	r3, #0
 8004552:	d00a      	beq.n	800456a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004554:	4b8f      	ldr	r3, [pc, #572]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004556:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800455a:	f023 020c 	bic.w	r2, r3, #12
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004562:	498c      	ldr	r1, [pc, #560]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004564:	4313      	orrs	r3, r2
 8004566:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 0304 	and.w	r3, r3, #4
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00a      	beq.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004576:	4b87      	ldr	r3, [pc, #540]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004578:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800457c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004584:	4983      	ldr	r1, [pc, #524]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004586:	4313      	orrs	r3, r2
 8004588:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f003 0308 	and.w	r3, r3, #8
 8004594:	2b00      	cmp	r3, #0
 8004596:	d00a      	beq.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004598:	4b7e      	ldr	r3, [pc, #504]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800459a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800459e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045a6:	497b      	ldr	r1, [pc, #492]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045a8:	4313      	orrs	r3, r2
 80045aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 0310 	and.w	r3, r3, #16
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d00a      	beq.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80045ba:	4b76      	ldr	r3, [pc, #472]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045c8:	4972      	ldr	r1, [pc, #456]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045ca:	4313      	orrs	r3, r2
 80045cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 0320 	and.w	r3, r3, #32
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d00a      	beq.n	80045f2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80045dc:	4b6d      	ldr	r3, [pc, #436]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045e2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ea:	496a      	ldr	r1, [pc, #424]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045ec:	4313      	orrs	r3, r2
 80045ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d00a      	beq.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80045fe:	4b65      	ldr	r3, [pc, #404]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004600:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004604:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800460c:	4961      	ldr	r1, [pc, #388]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800460e:	4313      	orrs	r3, r2
 8004610:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800461c:	2b00      	cmp	r3, #0
 800461e:	d00a      	beq.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004620:	4b5c      	ldr	r3, [pc, #368]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004622:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004626:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800462e:	4959      	ldr	r1, [pc, #356]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004630:	4313      	orrs	r3, r2
 8004632:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800463e:	2b00      	cmp	r3, #0
 8004640:	d00a      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004642:	4b54      	ldr	r3, [pc, #336]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004644:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004648:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004650:	4950      	ldr	r1, [pc, #320]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004652:	4313      	orrs	r3, r2
 8004654:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004660:	2b00      	cmp	r3, #0
 8004662:	d00a      	beq.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004664:	4b4b      	ldr	r3, [pc, #300]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004666:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800466a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004672:	4948      	ldr	r1, [pc, #288]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004674:	4313      	orrs	r3, r2
 8004676:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004682:	2b00      	cmp	r3, #0
 8004684:	d00a      	beq.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004686:	4b43      	ldr	r3, [pc, #268]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004688:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800468c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004694:	493f      	ldr	r1, [pc, #252]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004696:	4313      	orrs	r3, r2
 8004698:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d028      	beq.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80046a8:	4b3a      	ldr	r3, [pc, #232]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ae:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046b6:	4937      	ldr	r1, [pc, #220]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046b8:	4313      	orrs	r3, r2
 80046ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046c6:	d106      	bne.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046c8:	4b32      	ldr	r3, [pc, #200]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046ca:	68db      	ldr	r3, [r3, #12]
 80046cc:	4a31      	ldr	r2, [pc, #196]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046d2:	60d3      	str	r3, [r2, #12]
 80046d4:	e011      	b.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046da:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80046de:	d10c      	bne.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	3304      	adds	r3, #4
 80046e4:	2101      	movs	r1, #1
 80046e6:	4618      	mov	r0, r3
 80046e8:	f000 fe36 	bl	8005358 <RCCEx_PLLSAI1_Config>
 80046ec:	4603      	mov	r3, r0
 80046ee:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80046f0:	7cfb      	ldrb	r3, [r7, #19]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d001      	beq.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80046f6:	7cfb      	ldrb	r3, [r7, #19]
 80046f8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d028      	beq.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004706:	4b23      	ldr	r3, [pc, #140]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004708:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800470c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004714:	491f      	ldr	r1, [pc, #124]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004716:	4313      	orrs	r3, r2
 8004718:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004720:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004724:	d106      	bne.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004726:	4b1b      	ldr	r3, [pc, #108]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004728:	68db      	ldr	r3, [r3, #12]
 800472a:	4a1a      	ldr	r2, [pc, #104]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800472c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004730:	60d3      	str	r3, [r2, #12]
 8004732:	e011      	b.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004738:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800473c:	d10c      	bne.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	3304      	adds	r3, #4
 8004742:	2101      	movs	r1, #1
 8004744:	4618      	mov	r0, r3
 8004746:	f000 fe07 	bl	8005358 <RCCEx_PLLSAI1_Config>
 800474a:	4603      	mov	r3, r0
 800474c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800474e:	7cfb      	ldrb	r3, [r7, #19]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d001      	beq.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004754:	7cfb      	ldrb	r3, [r7, #19]
 8004756:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004760:	2b00      	cmp	r3, #0
 8004762:	d02b      	beq.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004764:	4b0b      	ldr	r3, [pc, #44]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004766:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800476a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004772:	4908      	ldr	r1, [pc, #32]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004774:	4313      	orrs	r3, r2
 8004776:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800477e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004782:	d109      	bne.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004784:	4b03      	ldr	r3, [pc, #12]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004786:	68db      	ldr	r3, [r3, #12]
 8004788:	4a02      	ldr	r2, [pc, #8]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800478a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800478e:	60d3      	str	r3, [r2, #12]
 8004790:	e014      	b.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004792:	bf00      	nop
 8004794:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800479c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80047a0:	d10c      	bne.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	3304      	adds	r3, #4
 80047a6:	2101      	movs	r1, #1
 80047a8:	4618      	mov	r0, r3
 80047aa:	f000 fdd5 	bl	8005358 <RCCEx_PLLSAI1_Config>
 80047ae:	4603      	mov	r3, r0
 80047b0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80047b2:	7cfb      	ldrb	r3, [r7, #19]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d001      	beq.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80047b8:	7cfb      	ldrb	r3, [r7, #19]
 80047ba:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d02f      	beq.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80047c8:	4b2b      	ldr	r3, [pc, #172]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80047ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047ce:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80047d6:	4928      	ldr	r1, [pc, #160]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80047d8:	4313      	orrs	r3, r2
 80047da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80047e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80047e6:	d10d      	bne.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	3304      	adds	r3, #4
 80047ec:	2102      	movs	r1, #2
 80047ee:	4618      	mov	r0, r3
 80047f0:	f000 fdb2 	bl	8005358 <RCCEx_PLLSAI1_Config>
 80047f4:	4603      	mov	r3, r0
 80047f6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80047f8:	7cfb      	ldrb	r3, [r7, #19]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d014      	beq.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80047fe:	7cfb      	ldrb	r3, [r7, #19]
 8004800:	74bb      	strb	r3, [r7, #18]
 8004802:	e011      	b.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004808:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800480c:	d10c      	bne.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	3320      	adds	r3, #32
 8004812:	2102      	movs	r1, #2
 8004814:	4618      	mov	r0, r3
 8004816:	f000 fe93 	bl	8005540 <RCCEx_PLLSAI2_Config>
 800481a:	4603      	mov	r3, r0
 800481c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800481e:	7cfb      	ldrb	r3, [r7, #19]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d001      	beq.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004824:	7cfb      	ldrb	r3, [r7, #19]
 8004826:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004830:	2b00      	cmp	r3, #0
 8004832:	d00a      	beq.n	800484a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004834:	4b10      	ldr	r3, [pc, #64]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004836:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800483a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004842:	490d      	ldr	r1, [pc, #52]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004844:	4313      	orrs	r3, r2
 8004846:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004852:	2b00      	cmp	r3, #0
 8004854:	d00b      	beq.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004856:	4b08      	ldr	r3, [pc, #32]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004858:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800485c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004866:	4904      	ldr	r1, [pc, #16]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004868:	4313      	orrs	r3, r2
 800486a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800486e:	7cbb      	ldrb	r3, [r7, #18]
}
 8004870:	4618      	mov	r0, r3
 8004872:	3718      	adds	r7, #24
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}
 8004878:	40021000 	.word	0x40021000

0800487c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b088      	sub	sp, #32
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8004884:	2300      	movs	r3, #0
 8004886:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800488e:	d13e      	bne.n	800490e <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004890:	4bb2      	ldr	r3, [pc, #712]	@ (8004b5c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004892:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004896:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800489a:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80048a2:	d028      	beq.n	80048f6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80048aa:	f200 8542 	bhi.w	8005332 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048b4:	d005      	beq.n	80048c2 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048bc:	d00e      	beq.n	80048dc <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80048be:	f000 bd38 	b.w	8005332 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80048c2:	4ba6      	ldr	r3, [pc, #664]	@ (8004b5c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80048c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048c8:	f003 0302 	and.w	r3, r3, #2
 80048cc:	2b02      	cmp	r3, #2
 80048ce:	f040 8532 	bne.w	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 80048d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048d6:	61fb      	str	r3, [r7, #28]
      break;
 80048d8:	f000 bd2d 	b.w	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80048dc:	4b9f      	ldr	r3, [pc, #636]	@ (8004b5c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80048de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048e2:	f003 0302 	and.w	r3, r3, #2
 80048e6:	2b02      	cmp	r3, #2
 80048e8:	f040 8527 	bne.w	800533a <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 80048ec:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80048f0:	61fb      	str	r3, [r7, #28]
      break;
 80048f2:	f000 bd22 	b.w	800533a <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80048f6:	4b99      	ldr	r3, [pc, #612]	@ (8004b5c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004902:	f040 851c 	bne.w	800533e <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 8004906:	4b96      	ldr	r3, [pc, #600]	@ (8004b60 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8004908:	61fb      	str	r3, [r7, #28]
      break;
 800490a:	f000 bd18 	b.w	800533e <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800490e:	4b93      	ldr	r3, [pc, #588]	@ (8004b5c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004910:	68db      	ldr	r3, [r3, #12]
 8004912:	f003 0303 	and.w	r3, r3, #3
 8004916:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	2b03      	cmp	r3, #3
 800491c:	d036      	beq.n	800498c <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	2b03      	cmp	r3, #3
 8004922:	d840      	bhi.n	80049a6 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	2b01      	cmp	r3, #1
 8004928:	d003      	beq.n	8004932 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	2b02      	cmp	r3, #2
 800492e:	d020      	beq.n	8004972 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8004930:	e039      	b.n	80049a6 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004932:	4b8a      	ldr	r3, [pc, #552]	@ (8004b5c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 0302 	and.w	r3, r3, #2
 800493a:	2b02      	cmp	r3, #2
 800493c:	d116      	bne.n	800496c <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800493e:	4b87      	ldr	r3, [pc, #540]	@ (8004b5c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f003 0308 	and.w	r3, r3, #8
 8004946:	2b00      	cmp	r3, #0
 8004948:	d005      	beq.n	8004956 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800494a:	4b84      	ldr	r3, [pc, #528]	@ (8004b5c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	091b      	lsrs	r3, r3, #4
 8004950:	f003 030f 	and.w	r3, r3, #15
 8004954:	e005      	b.n	8004962 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8004956:	4b81      	ldr	r3, [pc, #516]	@ (8004b5c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004958:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800495c:	0a1b      	lsrs	r3, r3, #8
 800495e:	f003 030f 	and.w	r3, r3, #15
 8004962:	4a80      	ldr	r2, [pc, #512]	@ (8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8004964:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004968:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800496a:	e01f      	b.n	80049ac <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800496c:	2300      	movs	r3, #0
 800496e:	61bb      	str	r3, [r7, #24]
      break;
 8004970:	e01c      	b.n	80049ac <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004972:	4b7a      	ldr	r3, [pc, #488]	@ (8004b5c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800497a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800497e:	d102      	bne.n	8004986 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8004980:	4b79      	ldr	r3, [pc, #484]	@ (8004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8004982:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8004984:	e012      	b.n	80049ac <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8004986:	2300      	movs	r3, #0
 8004988:	61bb      	str	r3, [r7, #24]
      break;
 800498a:	e00f      	b.n	80049ac <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800498c:	4b73      	ldr	r3, [pc, #460]	@ (8004b5c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004994:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004998:	d102      	bne.n	80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 800499a:	4b74      	ldr	r3, [pc, #464]	@ (8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800499c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800499e:	e005      	b.n	80049ac <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80049a0:	2300      	movs	r3, #0
 80049a2:	61bb      	str	r3, [r7, #24]
      break;
 80049a4:	e002      	b.n	80049ac <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 80049a6:	2300      	movs	r3, #0
 80049a8:	61bb      	str	r3, [r7, #24]
      break;
 80049aa:	bf00      	nop
    }

    switch(PeriphClk)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80049b2:	f000 80dd 	beq.w	8004b70 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80049bc:	f200 84c1 	bhi.w	8005342 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80049c6:	f000 80d3 	beq.w	8004b70 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80049d0:	f200 84b7 	bhi.w	8005342 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049da:	f000 835f 	beq.w	800509c <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049e4:	f200 84ad 	bhi.w	8005342 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049ee:	f000 847e 	beq.w	80052ee <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049f8:	f200 84a3 	bhi.w	8005342 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a02:	f000 82cd 	beq.w	8004fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a0c:	f200 8499 	bhi.w	8005342 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a16:	f000 80ab 	beq.w	8004b70 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a20:	f200 848f 	bhi.w	8005342 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a2a:	f000 8090 	beq.w	8004b4e <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a34:	f200 8485 	bhi.w	8005342 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a3e:	d07f      	beq.n	8004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a46:	f200 847c 	bhi.w	8005342 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a50:	f000 8403 	beq.w	800525a <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a5a:	f200 8472 	bhi.w	8005342 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a64:	f000 83af 	beq.w	80051c6 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a6e:	f200 8468 	bhi.w	8005342 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a78:	f000 8379 	beq.w	800516e <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a82:	f200 845e 	bhi.w	8005342 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2b80      	cmp	r3, #128	@ 0x80
 8004a8a:	f000 8344 	beq.w	8005116 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2b80      	cmp	r3, #128	@ 0x80
 8004a92:	f200 8456 	bhi.w	8005342 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2b20      	cmp	r3, #32
 8004a9a:	d84b      	bhi.n	8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	f000 844f 	beq.w	8005342 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	3b01      	subs	r3, #1
 8004aa8:	2b1f      	cmp	r3, #31
 8004aaa:	f200 844a 	bhi.w	8005342 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004aae:	a201      	add	r2, pc, #4	@ (adr r2, 8004ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8004ab0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ab4:	08004c9d 	.word	0x08004c9d
 8004ab8:	08004d0b 	.word	0x08004d0b
 8004abc:	08005343 	.word	0x08005343
 8004ac0:	08004d9f 	.word	0x08004d9f
 8004ac4:	08005343 	.word	0x08005343
 8004ac8:	08005343 	.word	0x08005343
 8004acc:	08005343 	.word	0x08005343
 8004ad0:	08004e25 	.word	0x08004e25
 8004ad4:	08005343 	.word	0x08005343
 8004ad8:	08005343 	.word	0x08005343
 8004adc:	08005343 	.word	0x08005343
 8004ae0:	08005343 	.word	0x08005343
 8004ae4:	08005343 	.word	0x08005343
 8004ae8:	08005343 	.word	0x08005343
 8004aec:	08005343 	.word	0x08005343
 8004af0:	08004e9d 	.word	0x08004e9d
 8004af4:	08005343 	.word	0x08005343
 8004af8:	08005343 	.word	0x08005343
 8004afc:	08005343 	.word	0x08005343
 8004b00:	08005343 	.word	0x08005343
 8004b04:	08005343 	.word	0x08005343
 8004b08:	08005343 	.word	0x08005343
 8004b0c:	08005343 	.word	0x08005343
 8004b10:	08005343 	.word	0x08005343
 8004b14:	08005343 	.word	0x08005343
 8004b18:	08005343 	.word	0x08005343
 8004b1c:	08005343 	.word	0x08005343
 8004b20:	08005343 	.word	0x08005343
 8004b24:	08005343 	.word	0x08005343
 8004b28:	08005343 	.word	0x08005343
 8004b2c:	08005343 	.word	0x08005343
 8004b30:	08004f1f 	.word	0x08004f1f
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2b40      	cmp	r3, #64	@ 0x40
 8004b38:	f000 82c1 	beq.w	80050be <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8004b3c:	f000 bc01 	b.w	8005342 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8004b40:	69b9      	ldr	r1, [r7, #24]
 8004b42:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004b46:	f000 fdd9 	bl	80056fc <RCCEx_GetSAIxPeriphCLKFreq>
 8004b4a:	61f8      	str	r0, [r7, #28]
      break;
 8004b4c:	e3fa      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8004b4e:	69b9      	ldr	r1, [r7, #24]
 8004b50:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004b54:	f000 fdd2 	bl	80056fc <RCCEx_GetSAIxPeriphCLKFreq>
 8004b58:	61f8      	str	r0, [r7, #28]
      break;
 8004b5a:	e3f3      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004b5c:	40021000 	.word	0x40021000
 8004b60:	0003d090 	.word	0x0003d090
 8004b64:	0800bb4c 	.word	0x0800bb4c
 8004b68:	00f42400 	.word	0x00f42400
 8004b6c:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8004b70:	4ba9      	ldr	r3, [pc, #676]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b76:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8004b7a:	613b      	str	r3, [r7, #16]
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004b82:	d00c      	beq.n	8004b9e <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004b8a:	d87f      	bhi.n	8004c8c <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 8004b8c:	693b      	ldr	r3, [r7, #16]
 8004b8e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004b92:	d04e      	beq.n	8004c32 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b9a:	d01d      	beq.n	8004bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 8004b9c:	e076      	b.n	8004c8c <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004b9e:	4b9e      	ldr	r3, [pc, #632]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0302 	and.w	r3, r3, #2
 8004ba6:	2b02      	cmp	r3, #2
 8004ba8:	d172      	bne.n	8004c90 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004baa:	4b9b      	ldr	r3, [pc, #620]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0308 	and.w	r3, r3, #8
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d005      	beq.n	8004bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 8004bb6:	4b98      	ldr	r3, [pc, #608]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	091b      	lsrs	r3, r3, #4
 8004bbc:	f003 030f 	and.w	r3, r3, #15
 8004bc0:	e005      	b.n	8004bce <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 8004bc2:	4b95      	ldr	r3, [pc, #596]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004bc4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bc8:	0a1b      	lsrs	r3, r3, #8
 8004bca:	f003 030f 	and.w	r3, r3, #15
 8004bce:	4a93      	ldr	r2, [pc, #588]	@ (8004e1c <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8004bd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bd4:	61fb      	str	r3, [r7, #28]
          break;
 8004bd6:	e05b      	b.n	8004c90 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8004bd8:	4b8f      	ldr	r3, [pc, #572]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004be0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004be4:	d156      	bne.n	8004c94 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8004be6:	4b8c      	ldr	r3, [pc, #560]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004be8:	68db      	ldr	r3, [r3, #12]
 8004bea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004bee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004bf2:	d14f      	bne.n	8004c94 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004bf4:	4b88      	ldr	r3, [pc, #544]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004bf6:	68db      	ldr	r3, [r3, #12]
 8004bf8:	0a1b      	lsrs	r3, r3, #8
 8004bfa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004bfe:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004c00:	69bb      	ldr	r3, [r7, #24]
 8004c02:	68fa      	ldr	r2, [r7, #12]
 8004c04:	fb03 f202 	mul.w	r2, r3, r2
 8004c08:	4b83      	ldr	r3, [pc, #524]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	091b      	lsrs	r3, r3, #4
 8004c0e:	f003 0307 	and.w	r3, r3, #7
 8004c12:	3301      	adds	r3, #1
 8004c14:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c18:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8004c1a:	4b7f      	ldr	r3, [pc, #508]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	0d5b      	lsrs	r3, r3, #21
 8004c20:	f003 0303 	and.w	r3, r3, #3
 8004c24:	3301      	adds	r3, #1
 8004c26:	005b      	lsls	r3, r3, #1
 8004c28:	69ba      	ldr	r2, [r7, #24]
 8004c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c2e:	61fb      	str	r3, [r7, #28]
          break;
 8004c30:	e030      	b.n	8004c94 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8004c32:	4b79      	ldr	r3, [pc, #484]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c3a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c3e:	d12b      	bne.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8004c40:	4b75      	ldr	r3, [pc, #468]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c42:	691b      	ldr	r3, [r3, #16]
 8004c44:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004c48:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c4c:	d124      	bne.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004c4e:	4b72      	ldr	r3, [pc, #456]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c50:	691b      	ldr	r3, [r3, #16]
 8004c52:	0a1b      	lsrs	r3, r3, #8
 8004c54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c58:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004c5a:	69bb      	ldr	r3, [r7, #24]
 8004c5c:	68fa      	ldr	r2, [r7, #12]
 8004c5e:	fb03 f202 	mul.w	r2, r3, r2
 8004c62:	4b6d      	ldr	r3, [pc, #436]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c64:	68db      	ldr	r3, [r3, #12]
 8004c66:	091b      	lsrs	r3, r3, #4
 8004c68:	f003 0307 	and.w	r3, r3, #7
 8004c6c:	3301      	adds	r3, #1
 8004c6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c72:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8004c74:	4b68      	ldr	r3, [pc, #416]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c76:	691b      	ldr	r3, [r3, #16]
 8004c78:	0d5b      	lsrs	r3, r3, #21
 8004c7a:	f003 0303 	and.w	r3, r3, #3
 8004c7e:	3301      	adds	r3, #1
 8004c80:	005b      	lsls	r3, r3, #1
 8004c82:	69ba      	ldr	r2, [r7, #24]
 8004c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c88:	61fb      	str	r3, [r7, #28]
          break;
 8004c8a:	e005      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 8004c8c:	bf00      	nop
 8004c8e:	e359      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c90:	bf00      	nop
 8004c92:	e357      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c94:	bf00      	nop
 8004c96:	e355      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c98:	bf00      	nop
        break;
 8004c9a:	e353      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8004c9c:	4b5e      	ldr	r3, [pc, #376]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ca2:	f003 0303 	and.w	r3, r3, #3
 8004ca6:	613b      	str	r3, [r7, #16]
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	2b03      	cmp	r3, #3
 8004cac:	d827      	bhi.n	8004cfe <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 8004cae:	a201      	add	r2, pc, #4	@ (adr r2, 8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8004cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cb4:	08004cc5 	.word	0x08004cc5
 8004cb8:	08004ccd 	.word	0x08004ccd
 8004cbc:	08004cd5 	.word	0x08004cd5
 8004cc0:	08004ce9 	.word	0x08004ce9
          frequency = HAL_RCC_GetPCLK2Freq();
 8004cc4:	f7ff fa48 	bl	8004158 <HAL_RCC_GetPCLK2Freq>
 8004cc8:	61f8      	str	r0, [r7, #28]
          break;
 8004cca:	e01d      	b.n	8004d08 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 8004ccc:	f7ff f996 	bl	8003ffc <HAL_RCC_GetSysClockFreq>
 8004cd0:	61f8      	str	r0, [r7, #28]
          break;
 8004cd2:	e019      	b.n	8004d08 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004cd4:	4b50      	ldr	r3, [pc, #320]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ce0:	d10f      	bne.n	8004d02 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 8004ce2:	4b4f      	ldr	r3, [pc, #316]	@ (8004e20 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004ce4:	61fb      	str	r3, [r7, #28]
          break;
 8004ce6:	e00c      	b.n	8004d02 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004ce8:	4b4b      	ldr	r3, [pc, #300]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004cea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cee:	f003 0302 	and.w	r3, r3, #2
 8004cf2:	2b02      	cmp	r3, #2
 8004cf4:	d107      	bne.n	8004d06 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 8004cf6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cfa:	61fb      	str	r3, [r7, #28]
          break;
 8004cfc:	e003      	b.n	8004d06 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 8004cfe:	bf00      	nop
 8004d00:	e320      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004d02:	bf00      	nop
 8004d04:	e31e      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004d06:	bf00      	nop
        break;
 8004d08:	e31c      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8004d0a:	4b43      	ldr	r3, [pc, #268]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d10:	f003 030c 	and.w	r3, r3, #12
 8004d14:	613b      	str	r3, [r7, #16]
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	2b0c      	cmp	r3, #12
 8004d1a:	d83a      	bhi.n	8004d92 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8004d1c:	a201      	add	r2, pc, #4	@ (adr r2, 8004d24 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 8004d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d22:	bf00      	nop
 8004d24:	08004d59 	.word	0x08004d59
 8004d28:	08004d93 	.word	0x08004d93
 8004d2c:	08004d93 	.word	0x08004d93
 8004d30:	08004d93 	.word	0x08004d93
 8004d34:	08004d61 	.word	0x08004d61
 8004d38:	08004d93 	.word	0x08004d93
 8004d3c:	08004d93 	.word	0x08004d93
 8004d40:	08004d93 	.word	0x08004d93
 8004d44:	08004d69 	.word	0x08004d69
 8004d48:	08004d93 	.word	0x08004d93
 8004d4c:	08004d93 	.word	0x08004d93
 8004d50:	08004d93 	.word	0x08004d93
 8004d54:	08004d7d 	.word	0x08004d7d
          frequency = HAL_RCC_GetPCLK1Freq();
 8004d58:	f7ff f9e8 	bl	800412c <HAL_RCC_GetPCLK1Freq>
 8004d5c:	61f8      	str	r0, [r7, #28]
          break;
 8004d5e:	e01d      	b.n	8004d9c <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 8004d60:	f7ff f94c 	bl	8003ffc <HAL_RCC_GetSysClockFreq>
 8004d64:	61f8      	str	r0, [r7, #28]
          break;
 8004d66:	e019      	b.n	8004d9c <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004d68:	4b2b      	ldr	r3, [pc, #172]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d74:	d10f      	bne.n	8004d96 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 8004d76:	4b2a      	ldr	r3, [pc, #168]	@ (8004e20 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004d78:	61fb      	str	r3, [r7, #28]
          break;
 8004d7a:	e00c      	b.n	8004d96 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004d7c:	4b26      	ldr	r3, [pc, #152]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d82:	f003 0302 	and.w	r3, r3, #2
 8004d86:	2b02      	cmp	r3, #2
 8004d88:	d107      	bne.n	8004d9a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 8004d8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d8e:	61fb      	str	r3, [r7, #28]
          break;
 8004d90:	e003      	b.n	8004d9a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 8004d92:	bf00      	nop
 8004d94:	e2d6      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004d96:	bf00      	nop
 8004d98:	e2d4      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004d9a:	bf00      	nop
        break;
 8004d9c:	e2d2      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004d9e:	4b1e      	ldr	r3, [pc, #120]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004da0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004da4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004da8:	613b      	str	r3, [r7, #16]
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	2b30      	cmp	r3, #48	@ 0x30
 8004dae:	d021      	beq.n	8004df4 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8004db0:	693b      	ldr	r3, [r7, #16]
 8004db2:	2b30      	cmp	r3, #48	@ 0x30
 8004db4:	d829      	bhi.n	8004e0a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	2b20      	cmp	r3, #32
 8004dba:	d011      	beq.n	8004de0 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 8004dbc:	693b      	ldr	r3, [r7, #16]
 8004dbe:	2b20      	cmp	r3, #32
 8004dc0:	d823      	bhi.n	8004e0a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d003      	beq.n	8004dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	2b10      	cmp	r3, #16
 8004dcc:	d004      	beq.n	8004dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 8004dce:	e01c      	b.n	8004e0a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004dd0:	f7ff f9ac 	bl	800412c <HAL_RCC_GetPCLK1Freq>
 8004dd4:	61f8      	str	r0, [r7, #28]
          break;
 8004dd6:	e01d      	b.n	8004e14 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8004dd8:	f7ff f910 	bl	8003ffc <HAL_RCC_GetSysClockFreq>
 8004ddc:	61f8      	str	r0, [r7, #28]
          break;
 8004dde:	e019      	b.n	8004e14 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004de0:	4b0d      	ldr	r3, [pc, #52]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004de8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dec:	d10f      	bne.n	8004e0e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 8004dee:	4b0c      	ldr	r3, [pc, #48]	@ (8004e20 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004df0:	61fb      	str	r3, [r7, #28]
          break;
 8004df2:	e00c      	b.n	8004e0e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004df4:	4b08      	ldr	r3, [pc, #32]	@ (8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dfa:	f003 0302 	and.w	r3, r3, #2
 8004dfe:	2b02      	cmp	r3, #2
 8004e00:	d107      	bne.n	8004e12 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 8004e02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e06:	61fb      	str	r3, [r7, #28]
          break;
 8004e08:	e003      	b.n	8004e12 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 8004e0a:	bf00      	nop
 8004e0c:	e29a      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004e0e:	bf00      	nop
 8004e10:	e298      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004e12:	bf00      	nop
        break;
 8004e14:	e296      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004e16:	bf00      	nop
 8004e18:	40021000 	.word	0x40021000
 8004e1c:	0800bb4c 	.word	0x0800bb4c
 8004e20:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8004e24:	4b9b      	ldr	r3, [pc, #620]	@ (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e2a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004e2e:	613b      	str	r3, [r7, #16]
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e34:	d021      	beq.n	8004e7a <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e3a:	d829      	bhi.n	8004e90 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004e3c:	693b      	ldr	r3, [r7, #16]
 8004e3e:	2b80      	cmp	r3, #128	@ 0x80
 8004e40:	d011      	beq.n	8004e66 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	2b80      	cmp	r3, #128	@ 0x80
 8004e46:	d823      	bhi.n	8004e90 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d003      	beq.n	8004e56 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	2b40      	cmp	r3, #64	@ 0x40
 8004e52:	d004      	beq.n	8004e5e <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 8004e54:	e01c      	b.n	8004e90 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004e56:	f7ff f969 	bl	800412c <HAL_RCC_GetPCLK1Freq>
 8004e5a:	61f8      	str	r0, [r7, #28]
          break;
 8004e5c:	e01d      	b.n	8004e9a <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 8004e5e:	f7ff f8cd 	bl	8003ffc <HAL_RCC_GetSysClockFreq>
 8004e62:	61f8      	str	r0, [r7, #28]
          break;
 8004e64:	e019      	b.n	8004e9a <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004e66:	4b8b      	ldr	r3, [pc, #556]	@ (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e72:	d10f      	bne.n	8004e94 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 8004e74:	4b88      	ldr	r3, [pc, #544]	@ (8005098 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004e76:	61fb      	str	r3, [r7, #28]
          break;
 8004e78:	e00c      	b.n	8004e94 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004e7a:	4b86      	ldr	r3, [pc, #536]	@ (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e80:	f003 0302 	and.w	r3, r3, #2
 8004e84:	2b02      	cmp	r3, #2
 8004e86:	d107      	bne.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 8004e88:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e8c:	61fb      	str	r3, [r7, #28]
          break;
 8004e8e:	e003      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 8004e90:	bf00      	nop
 8004e92:	e257      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004e94:	bf00      	nop
 8004e96:	e255      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004e98:	bf00      	nop
        break;
 8004e9a:	e253      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8004e9c:	4b7d      	ldr	r3, [pc, #500]	@ (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ea2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ea6:	613b      	str	r3, [r7, #16]
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004eae:	d025      	beq.n	8004efc <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 8004eb0:	693b      	ldr	r3, [r7, #16]
 8004eb2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004eb6:	d82c      	bhi.n	8004f12 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8004eb8:	693b      	ldr	r3, [r7, #16]
 8004eba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ebe:	d013      	beq.n	8004ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8004ec0:	693b      	ldr	r3, [r7, #16]
 8004ec2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ec6:	d824      	bhi.n	8004f12 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8004ec8:	693b      	ldr	r3, [r7, #16]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d004      	beq.n	8004ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ed4:	d004      	beq.n	8004ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 8004ed6:	e01c      	b.n	8004f12 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004ed8:	f7ff f928 	bl	800412c <HAL_RCC_GetPCLK1Freq>
 8004edc:	61f8      	str	r0, [r7, #28]
          break;
 8004ede:	e01d      	b.n	8004f1c <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004ee0:	f7ff f88c 	bl	8003ffc <HAL_RCC_GetSysClockFreq>
 8004ee4:	61f8      	str	r0, [r7, #28]
          break;
 8004ee6:	e019      	b.n	8004f1c <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004ee8:	4b6a      	ldr	r3, [pc, #424]	@ (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ef0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ef4:	d10f      	bne.n	8004f16 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 8004ef6:	4b68      	ldr	r3, [pc, #416]	@ (8005098 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004ef8:	61fb      	str	r3, [r7, #28]
          break;
 8004efa:	e00c      	b.n	8004f16 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004efc:	4b65      	ldr	r3, [pc, #404]	@ (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004efe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f02:	f003 0302 	and.w	r3, r3, #2
 8004f06:	2b02      	cmp	r3, #2
 8004f08:	d107      	bne.n	8004f1a <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8004f0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f0e:	61fb      	str	r3, [r7, #28]
          break;
 8004f10:	e003      	b.n	8004f1a <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 8004f12:	bf00      	nop
 8004f14:	e216      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004f16:	bf00      	nop
 8004f18:	e214      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004f1a:	bf00      	nop
        break;
 8004f1c:	e212      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004f1e:	4b5d      	ldr	r3, [pc, #372]	@ (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f24:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004f28:	613b      	str	r3, [r7, #16]
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f30:	d025      	beq.n	8004f7e <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8004f32:	693b      	ldr	r3, [r7, #16]
 8004f34:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f38:	d82c      	bhi.n	8004f94 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f40:	d013      	beq.n	8004f6a <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f48:	d824      	bhi.n	8004f94 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8004f4a:	693b      	ldr	r3, [r7, #16]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d004      	beq.n	8004f5a <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f56:	d004      	beq.n	8004f62 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 8004f58:	e01c      	b.n	8004f94 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004f5a:	f7ff f8e7 	bl	800412c <HAL_RCC_GetPCLK1Freq>
 8004f5e:	61f8      	str	r0, [r7, #28]
          break;
 8004f60:	e01d      	b.n	8004f9e <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 8004f62:	f7ff f84b 	bl	8003ffc <HAL_RCC_GetSysClockFreq>
 8004f66:	61f8      	str	r0, [r7, #28]
          break;
 8004f68:	e019      	b.n	8004f9e <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004f6a:	4b4a      	ldr	r3, [pc, #296]	@ (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f76:	d10f      	bne.n	8004f98 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 8004f78:	4b47      	ldr	r3, [pc, #284]	@ (8005098 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004f7a:	61fb      	str	r3, [r7, #28]
          break;
 8004f7c:	e00c      	b.n	8004f98 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004f7e:	4b45      	ldr	r3, [pc, #276]	@ (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f84:	f003 0302 	and.w	r3, r3, #2
 8004f88:	2b02      	cmp	r3, #2
 8004f8a:	d107      	bne.n	8004f9c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 8004f8c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f90:	61fb      	str	r3, [r7, #28]
          break;
 8004f92:	e003      	b.n	8004f9c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 8004f94:	bf00      	nop
 8004f96:	e1d5      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004f98:	bf00      	nop
 8004f9a:	e1d3      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004f9c:	bf00      	nop
        break;
 8004f9e:	e1d1      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8004fa0:	4b3c      	ldr	r3, [pc, #240]	@ (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004fa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fa6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004faa:	613b      	str	r3, [r7, #16]
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004fb2:	d00c      	beq.n	8004fce <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8004fb4:	693b      	ldr	r3, [r7, #16]
 8004fb6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004fba:	d864      	bhi.n	8005086 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8004fbc:	693b      	ldr	r3, [r7, #16]
 8004fbe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004fc2:	d008      	beq.n	8004fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004fca:	d030      	beq.n	800502e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8004fcc:	e05b      	b.n	8005086 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 8004fce:	f7ff f815 	bl	8003ffc <HAL_RCC_GetSysClockFreq>
 8004fd2:	61f8      	str	r0, [r7, #28]
          break;
 8004fd4:	e05c      	b.n	8005090 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8004fd6:	4b2f      	ldr	r3, [pc, #188]	@ (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004fde:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004fe2:	d152      	bne.n	800508a <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8004fe4:	4b2b      	ldr	r3, [pc, #172]	@ (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004fe6:	691b      	ldr	r3, [r3, #16]
 8004fe8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d04c      	beq.n	800508a <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004ff0:	4b28      	ldr	r3, [pc, #160]	@ (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004ff2:	691b      	ldr	r3, [r3, #16]
 8004ff4:	0a1b      	lsrs	r3, r3, #8
 8004ff6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ffa:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004ffc:	69bb      	ldr	r3, [r7, #24]
 8004ffe:	68fa      	ldr	r2, [r7, #12]
 8005000:	fb03 f202 	mul.w	r2, r3, r2
 8005004:	4b23      	ldr	r3, [pc, #140]	@ (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005006:	68db      	ldr	r3, [r3, #12]
 8005008:	091b      	lsrs	r3, r3, #4
 800500a:	f003 0307 	and.w	r3, r3, #7
 800500e:	3301      	adds	r3, #1
 8005010:	fbb2 f3f3 	udiv	r3, r2, r3
 8005014:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8005016:	4b1f      	ldr	r3, [pc, #124]	@ (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005018:	691b      	ldr	r3, [r3, #16]
 800501a:	0e5b      	lsrs	r3, r3, #25
 800501c:	f003 0303 	and.w	r3, r3, #3
 8005020:	3301      	adds	r3, #1
 8005022:	005b      	lsls	r3, r3, #1
 8005024:	69ba      	ldr	r2, [r7, #24]
 8005026:	fbb2 f3f3 	udiv	r3, r2, r3
 800502a:	61fb      	str	r3, [r7, #28]
          break;
 800502c:	e02d      	b.n	800508a <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 800502e:	4b19      	ldr	r3, [pc, #100]	@ (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005036:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800503a:	d128      	bne.n	800508e <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 800503c:	4b15      	ldr	r3, [pc, #84]	@ (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800503e:	695b      	ldr	r3, [r3, #20]
 8005040:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005044:	2b00      	cmp	r3, #0
 8005046:	d022      	beq.n	800508e <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8005048:	4b12      	ldr	r3, [pc, #72]	@ (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800504a:	695b      	ldr	r3, [r3, #20]
 800504c:	0a1b      	lsrs	r3, r3, #8
 800504e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005052:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005054:	69bb      	ldr	r3, [r7, #24]
 8005056:	68fa      	ldr	r2, [r7, #12]
 8005058:	fb03 f202 	mul.w	r2, r3, r2
 800505c:	4b0d      	ldr	r3, [pc, #52]	@ (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800505e:	68db      	ldr	r3, [r3, #12]
 8005060:	091b      	lsrs	r3, r3, #4
 8005062:	f003 0307 	and.w	r3, r3, #7
 8005066:	3301      	adds	r3, #1
 8005068:	fbb2 f3f3 	udiv	r3, r2, r3
 800506c:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 800506e:	4b09      	ldr	r3, [pc, #36]	@ (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005070:	695b      	ldr	r3, [r3, #20]
 8005072:	0e5b      	lsrs	r3, r3, #25
 8005074:	f003 0303 	and.w	r3, r3, #3
 8005078:	3301      	adds	r3, #1
 800507a:	005b      	lsls	r3, r3, #1
 800507c:	69ba      	ldr	r2, [r7, #24]
 800507e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005082:	61fb      	str	r3, [r7, #28]
          break;
 8005084:	e003      	b.n	800508e <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 8005086:	bf00      	nop
 8005088:	e15c      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800508a:	bf00      	nop
 800508c:	e15a      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800508e:	bf00      	nop
        break;
 8005090:	e158      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8005092:	bf00      	nop
 8005094:	40021000 	.word	0x40021000
 8005098:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 800509c:	4b9d      	ldr	r3, [pc, #628]	@ (8005314 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800509e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80050a6:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d103      	bne.n	80050b6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 80050ae:	f7ff f853 	bl	8004158 <HAL_RCC_GetPCLK2Freq>
 80050b2:	61f8      	str	r0, [r7, #28]
        break;
 80050b4:	e146      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 80050b6:	f7fe ffa1 	bl	8003ffc <HAL_RCC_GetSysClockFreq>
 80050ba:	61f8      	str	r0, [r7, #28]
        break;
 80050bc:	e142      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80050be:	4b95      	ldr	r3, [pc, #596]	@ (8005314 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80050c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050c4:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80050c8:	613b      	str	r3, [r7, #16]
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050d0:	d013      	beq.n	80050fa <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050d8:	d819      	bhi.n	800510e <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d004      	beq.n	80050ea <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050e6:	d004      	beq.n	80050f2 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 80050e8:	e011      	b.n	800510e <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 80050ea:	f7ff f81f 	bl	800412c <HAL_RCC_GetPCLK1Freq>
 80050ee:	61f8      	str	r0, [r7, #28]
          break;
 80050f0:	e010      	b.n	8005114 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 80050f2:	f7fe ff83 	bl	8003ffc <HAL_RCC_GetSysClockFreq>
 80050f6:	61f8      	str	r0, [r7, #28]
          break;
 80050f8:	e00c      	b.n	8005114 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80050fa:	4b86      	ldr	r3, [pc, #536]	@ (8005314 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005102:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005106:	d104      	bne.n	8005112 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8005108:	4b83      	ldr	r3, [pc, #524]	@ (8005318 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800510a:	61fb      	str	r3, [r7, #28]
          break;
 800510c:	e001      	b.n	8005112 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 800510e:	bf00      	nop
 8005110:	e118      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005112:	bf00      	nop
        break;
 8005114:	e116      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8005116:	4b7f      	ldr	r3, [pc, #508]	@ (8005314 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005118:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800511c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005120:	613b      	str	r3, [r7, #16]
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005128:	d013      	beq.n	8005152 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800512a:	693b      	ldr	r3, [r7, #16]
 800512c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005130:	d819      	bhi.n	8005166 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d004      	beq.n	8005142 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8005138:	693b      	ldr	r3, [r7, #16]
 800513a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800513e:	d004      	beq.n	800514a <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8005140:	e011      	b.n	8005166 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005142:	f7fe fff3 	bl	800412c <HAL_RCC_GetPCLK1Freq>
 8005146:	61f8      	str	r0, [r7, #28]
          break;
 8005148:	e010      	b.n	800516c <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 800514a:	f7fe ff57 	bl	8003ffc <HAL_RCC_GetSysClockFreq>
 800514e:	61f8      	str	r0, [r7, #28]
          break;
 8005150:	e00c      	b.n	800516c <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005152:	4b70      	ldr	r3, [pc, #448]	@ (8005314 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800515a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800515e:	d104      	bne.n	800516a <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8005160:	4b6d      	ldr	r3, [pc, #436]	@ (8005318 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005162:	61fb      	str	r3, [r7, #28]
          break;
 8005164:	e001      	b.n	800516a <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 8005166:	bf00      	nop
 8005168:	e0ec      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800516a:	bf00      	nop
        break;
 800516c:	e0ea      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800516e:	4b69      	ldr	r3, [pc, #420]	@ (8005314 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005170:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005174:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005178:	613b      	str	r3, [r7, #16]
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005180:	d013      	beq.n	80051aa <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8005182:	693b      	ldr	r3, [r7, #16]
 8005184:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005188:	d819      	bhi.n	80051be <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d004      	beq.n	800519a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005196:	d004      	beq.n	80051a2 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8005198:	e011      	b.n	80051be <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 800519a:	f7fe ffc7 	bl	800412c <HAL_RCC_GetPCLK1Freq>
 800519e:	61f8      	str	r0, [r7, #28]
          break;
 80051a0:	e010      	b.n	80051c4 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 80051a2:	f7fe ff2b 	bl	8003ffc <HAL_RCC_GetSysClockFreq>
 80051a6:	61f8      	str	r0, [r7, #28]
          break;
 80051a8:	e00c      	b.n	80051c4 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80051aa:	4b5a      	ldr	r3, [pc, #360]	@ (8005314 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051b6:	d104      	bne.n	80051c2 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 80051b8:	4b57      	ldr	r3, [pc, #348]	@ (8005318 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80051ba:	61fb      	str	r3, [r7, #28]
          break;
 80051bc:	e001      	b.n	80051c2 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 80051be:	bf00      	nop
 80051c0:	e0c0      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80051c2:	bf00      	nop
        break;
 80051c4:	e0be      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80051c6:	4b53      	ldr	r3, [pc, #332]	@ (8005314 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80051c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051cc:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80051d0:	613b      	str	r3, [r7, #16]
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80051d8:	d02c      	beq.n	8005234 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80051e0:	d833      	bhi.n	800524a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80051e8:	d01a      	beq.n	8005220 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80051f0:	d82b      	bhi.n	800524a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d004      	beq.n	8005202 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80051fe:	d004      	beq.n	800520a <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8005200:	e023      	b.n	800524a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005202:	f7fe ff93 	bl	800412c <HAL_RCC_GetPCLK1Freq>
 8005206:	61f8      	str	r0, [r7, #28]
          break;
 8005208:	e026      	b.n	8005258 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800520a:	4b42      	ldr	r3, [pc, #264]	@ (8005314 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800520c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005210:	f003 0302 	and.w	r3, r3, #2
 8005214:	2b02      	cmp	r3, #2
 8005216:	d11a      	bne.n	800524e <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8005218:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800521c:	61fb      	str	r3, [r7, #28]
          break;
 800521e:	e016      	b.n	800524e <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005220:	4b3c      	ldr	r3, [pc, #240]	@ (8005314 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005228:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800522c:	d111      	bne.n	8005252 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 800522e:	4b3a      	ldr	r3, [pc, #232]	@ (8005318 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005230:	61fb      	str	r3, [r7, #28]
          break;
 8005232:	e00e      	b.n	8005252 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005234:	4b37      	ldr	r3, [pc, #220]	@ (8005314 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005236:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800523a:	f003 0302 	and.w	r3, r3, #2
 800523e:	2b02      	cmp	r3, #2
 8005240:	d109      	bne.n	8005256 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 8005242:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005246:	61fb      	str	r3, [r7, #28]
          break;
 8005248:	e005      	b.n	8005256 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 800524a:	bf00      	nop
 800524c:	e07a      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800524e:	bf00      	nop
 8005250:	e078      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005252:	bf00      	nop
 8005254:	e076      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005256:	bf00      	nop
        break;
 8005258:	e074      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800525a:	4b2e      	ldr	r3, [pc, #184]	@ (8005314 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800525c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005260:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005264:	613b      	str	r3, [r7, #16]
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800526c:	d02c      	beq.n	80052c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005274:	d833      	bhi.n	80052de <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800527c:	d01a      	beq.n	80052b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005284:	d82b      	bhi.n	80052de <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8005286:	693b      	ldr	r3, [r7, #16]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d004      	beq.n	8005296 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005292:	d004      	beq.n	800529e <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 8005294:	e023      	b.n	80052de <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005296:	f7fe ff49 	bl	800412c <HAL_RCC_GetPCLK1Freq>
 800529a:	61f8      	str	r0, [r7, #28]
          break;
 800529c:	e026      	b.n	80052ec <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800529e:	4b1d      	ldr	r3, [pc, #116]	@ (8005314 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80052a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80052a4:	f003 0302 	and.w	r3, r3, #2
 80052a8:	2b02      	cmp	r3, #2
 80052aa:	d11a      	bne.n	80052e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 80052ac:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80052b0:	61fb      	str	r3, [r7, #28]
          break;
 80052b2:	e016      	b.n	80052e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80052b4:	4b17      	ldr	r3, [pc, #92]	@ (8005314 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052c0:	d111      	bne.n	80052e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 80052c2:	4b15      	ldr	r3, [pc, #84]	@ (8005318 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80052c4:	61fb      	str	r3, [r7, #28]
          break;
 80052c6:	e00e      	b.n	80052e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80052c8:	4b12      	ldr	r3, [pc, #72]	@ (8005314 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80052ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052ce:	f003 0302 	and.w	r3, r3, #2
 80052d2:	2b02      	cmp	r3, #2
 80052d4:	d109      	bne.n	80052ea <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 80052d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052da:	61fb      	str	r3, [r7, #28]
          break;
 80052dc:	e005      	b.n	80052ea <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 80052de:	bf00      	nop
 80052e0:	e030      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80052e2:	bf00      	nop
 80052e4:	e02e      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80052e6:	bf00      	nop
 80052e8:	e02c      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80052ea:	bf00      	nop
        break;
 80052ec:	e02a      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 80052ee:	4b09      	ldr	r3, [pc, #36]	@ (8005314 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80052f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052f4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80052f8:	613b      	str	r3, [r7, #16]
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d004      	beq.n	800530a <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005306:	d009      	beq.n	800531c <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8005308:	e012      	b.n	8005330 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 800530a:	f7fe ff0f 	bl	800412c <HAL_RCC_GetPCLK1Freq>
 800530e:	61f8      	str	r0, [r7, #28]
          break;
 8005310:	e00e      	b.n	8005330 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8005312:	bf00      	nop
 8005314:	40021000 	.word	0x40021000
 8005318:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800531c:	4b0c      	ldr	r3, [pc, #48]	@ (8005350 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005324:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005328:	d101      	bne.n	800532e <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 800532a:	4b0a      	ldr	r3, [pc, #40]	@ (8005354 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 800532c:	61fb      	str	r3, [r7, #28]
          break;
 800532e:	bf00      	nop
        break;
 8005330:	e008      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005332:	bf00      	nop
 8005334:	e006      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005336:	bf00      	nop
 8005338:	e004      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800533a:	bf00      	nop
 800533c:	e002      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800533e:	bf00      	nop
 8005340:	e000      	b.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005342:	bf00      	nop
    }
  }

  return(frequency);
 8005344:	69fb      	ldr	r3, [r7, #28]
}
 8005346:	4618      	mov	r0, r3
 8005348:	3720      	adds	r7, #32
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}
 800534e:	bf00      	nop
 8005350:	40021000 	.word	0x40021000
 8005354:	00f42400 	.word	0x00f42400

08005358 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b084      	sub	sp, #16
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
 8005360:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005362:	2300      	movs	r3, #0
 8005364:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005366:	4b75      	ldr	r3, [pc, #468]	@ (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005368:	68db      	ldr	r3, [r3, #12]
 800536a:	f003 0303 	and.w	r3, r3, #3
 800536e:	2b00      	cmp	r3, #0
 8005370:	d018      	beq.n	80053a4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005372:	4b72      	ldr	r3, [pc, #456]	@ (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	f003 0203 	and.w	r2, r3, #3
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	429a      	cmp	r2, r3
 8005380:	d10d      	bne.n	800539e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
       ||
 8005386:	2b00      	cmp	r3, #0
 8005388:	d009      	beq.n	800539e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800538a:	4b6c      	ldr	r3, [pc, #432]	@ (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 800538c:	68db      	ldr	r3, [r3, #12]
 800538e:	091b      	lsrs	r3, r3, #4
 8005390:	f003 0307 	and.w	r3, r3, #7
 8005394:	1c5a      	adds	r2, r3, #1
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	685b      	ldr	r3, [r3, #4]
       ||
 800539a:	429a      	cmp	r2, r3
 800539c:	d047      	beq.n	800542e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	73fb      	strb	r3, [r7, #15]
 80053a2:	e044      	b.n	800542e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	2b03      	cmp	r3, #3
 80053aa:	d018      	beq.n	80053de <RCCEx_PLLSAI1_Config+0x86>
 80053ac:	2b03      	cmp	r3, #3
 80053ae:	d825      	bhi.n	80053fc <RCCEx_PLLSAI1_Config+0xa4>
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d002      	beq.n	80053ba <RCCEx_PLLSAI1_Config+0x62>
 80053b4:	2b02      	cmp	r3, #2
 80053b6:	d009      	beq.n	80053cc <RCCEx_PLLSAI1_Config+0x74>
 80053b8:	e020      	b.n	80053fc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80053ba:	4b60      	ldr	r3, [pc, #384]	@ (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f003 0302 	and.w	r3, r3, #2
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d11d      	bne.n	8005402 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053ca:	e01a      	b.n	8005402 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80053cc:	4b5b      	ldr	r3, [pc, #364]	@ (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d116      	bne.n	8005406 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80053d8:	2301      	movs	r3, #1
 80053da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053dc:	e013      	b.n	8005406 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80053de:	4b57      	ldr	r3, [pc, #348]	@ (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d10f      	bne.n	800540a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80053ea:	4b54      	ldr	r3, [pc, #336]	@ (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d109      	bne.n	800540a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80053fa:	e006      	b.n	800540a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80053fc:	2301      	movs	r3, #1
 80053fe:	73fb      	strb	r3, [r7, #15]
      break;
 8005400:	e004      	b.n	800540c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005402:	bf00      	nop
 8005404:	e002      	b.n	800540c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005406:	bf00      	nop
 8005408:	e000      	b.n	800540c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800540a:	bf00      	nop
    }

    if(status == HAL_OK)
 800540c:	7bfb      	ldrb	r3, [r7, #15]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d10d      	bne.n	800542e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005412:	4b4a      	ldr	r3, [pc, #296]	@ (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005414:	68db      	ldr	r3, [r3, #12]
 8005416:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6819      	ldr	r1, [r3, #0]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	3b01      	subs	r3, #1
 8005424:	011b      	lsls	r3, r3, #4
 8005426:	430b      	orrs	r3, r1
 8005428:	4944      	ldr	r1, [pc, #272]	@ (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 800542a:	4313      	orrs	r3, r2
 800542c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800542e:	7bfb      	ldrb	r3, [r7, #15]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d17d      	bne.n	8005530 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005434:	4b41      	ldr	r3, [pc, #260]	@ (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a40      	ldr	r2, [pc, #256]	@ (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 800543a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800543e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005440:	f7fc fd6a 	bl	8001f18 <HAL_GetTick>
 8005444:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005446:	e009      	b.n	800545c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005448:	f7fc fd66 	bl	8001f18 <HAL_GetTick>
 800544c:	4602      	mov	r2, r0
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	1ad3      	subs	r3, r2, r3
 8005452:	2b02      	cmp	r3, #2
 8005454:	d902      	bls.n	800545c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005456:	2303      	movs	r3, #3
 8005458:	73fb      	strb	r3, [r7, #15]
        break;
 800545a:	e005      	b.n	8005468 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800545c:	4b37      	ldr	r3, [pc, #220]	@ (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005464:	2b00      	cmp	r3, #0
 8005466:	d1ef      	bne.n	8005448 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005468:	7bfb      	ldrb	r3, [r7, #15]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d160      	bne.n	8005530 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d111      	bne.n	8005498 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005474:	4b31      	ldr	r3, [pc, #196]	@ (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005476:	691b      	ldr	r3, [r3, #16]
 8005478:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800547c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005480:	687a      	ldr	r2, [r7, #4]
 8005482:	6892      	ldr	r2, [r2, #8]
 8005484:	0211      	lsls	r1, r2, #8
 8005486:	687a      	ldr	r2, [r7, #4]
 8005488:	68d2      	ldr	r2, [r2, #12]
 800548a:	0912      	lsrs	r2, r2, #4
 800548c:	0452      	lsls	r2, r2, #17
 800548e:	430a      	orrs	r2, r1
 8005490:	492a      	ldr	r1, [pc, #168]	@ (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005492:	4313      	orrs	r3, r2
 8005494:	610b      	str	r3, [r1, #16]
 8005496:	e027      	b.n	80054e8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	2b01      	cmp	r3, #1
 800549c:	d112      	bne.n	80054c4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800549e:	4b27      	ldr	r3, [pc, #156]	@ (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 80054a0:	691b      	ldr	r3, [r3, #16]
 80054a2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80054a6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80054aa:	687a      	ldr	r2, [r7, #4]
 80054ac:	6892      	ldr	r2, [r2, #8]
 80054ae:	0211      	lsls	r1, r2, #8
 80054b0:	687a      	ldr	r2, [r7, #4]
 80054b2:	6912      	ldr	r2, [r2, #16]
 80054b4:	0852      	lsrs	r2, r2, #1
 80054b6:	3a01      	subs	r2, #1
 80054b8:	0552      	lsls	r2, r2, #21
 80054ba:	430a      	orrs	r2, r1
 80054bc:	491f      	ldr	r1, [pc, #124]	@ (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 80054be:	4313      	orrs	r3, r2
 80054c0:	610b      	str	r3, [r1, #16]
 80054c2:	e011      	b.n	80054e8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80054c4:	4b1d      	ldr	r3, [pc, #116]	@ (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 80054c6:	691b      	ldr	r3, [r3, #16]
 80054c8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80054cc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80054d0:	687a      	ldr	r2, [r7, #4]
 80054d2:	6892      	ldr	r2, [r2, #8]
 80054d4:	0211      	lsls	r1, r2, #8
 80054d6:	687a      	ldr	r2, [r7, #4]
 80054d8:	6952      	ldr	r2, [r2, #20]
 80054da:	0852      	lsrs	r2, r2, #1
 80054dc:	3a01      	subs	r2, #1
 80054de:	0652      	lsls	r2, r2, #25
 80054e0:	430a      	orrs	r2, r1
 80054e2:	4916      	ldr	r1, [pc, #88]	@ (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 80054e4:	4313      	orrs	r3, r2
 80054e6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80054e8:	4b14      	ldr	r3, [pc, #80]	@ (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a13      	ldr	r2, [pc, #76]	@ (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 80054ee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80054f2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054f4:	f7fc fd10 	bl	8001f18 <HAL_GetTick>
 80054f8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80054fa:	e009      	b.n	8005510 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80054fc:	f7fc fd0c 	bl	8001f18 <HAL_GetTick>
 8005500:	4602      	mov	r2, r0
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	1ad3      	subs	r3, r2, r3
 8005506:	2b02      	cmp	r3, #2
 8005508:	d902      	bls.n	8005510 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800550a:	2303      	movs	r3, #3
 800550c:	73fb      	strb	r3, [r7, #15]
          break;
 800550e:	e005      	b.n	800551c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005510:	4b0a      	ldr	r3, [pc, #40]	@ (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005518:	2b00      	cmp	r3, #0
 800551a:	d0ef      	beq.n	80054fc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800551c:	7bfb      	ldrb	r3, [r7, #15]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d106      	bne.n	8005530 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005522:	4b06      	ldr	r3, [pc, #24]	@ (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005524:	691a      	ldr	r2, [r3, #16]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	699b      	ldr	r3, [r3, #24]
 800552a:	4904      	ldr	r1, [pc, #16]	@ (800553c <RCCEx_PLLSAI1_Config+0x1e4>)
 800552c:	4313      	orrs	r3, r2
 800552e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005530:	7bfb      	ldrb	r3, [r7, #15]
}
 8005532:	4618      	mov	r0, r3
 8005534:	3710      	adds	r7, #16
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
 800553a:	bf00      	nop
 800553c:	40021000 	.word	0x40021000

08005540 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b084      	sub	sp, #16
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
 8005548:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800554a:	2300      	movs	r3, #0
 800554c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800554e:	4b6a      	ldr	r3, [pc, #424]	@ (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005550:	68db      	ldr	r3, [r3, #12]
 8005552:	f003 0303 	and.w	r3, r3, #3
 8005556:	2b00      	cmp	r3, #0
 8005558:	d018      	beq.n	800558c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800555a:	4b67      	ldr	r3, [pc, #412]	@ (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800555c:	68db      	ldr	r3, [r3, #12]
 800555e:	f003 0203 	and.w	r2, r3, #3
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	429a      	cmp	r2, r3
 8005568:	d10d      	bne.n	8005586 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
       ||
 800556e:	2b00      	cmp	r3, #0
 8005570:	d009      	beq.n	8005586 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005572:	4b61      	ldr	r3, [pc, #388]	@ (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005574:	68db      	ldr	r3, [r3, #12]
 8005576:	091b      	lsrs	r3, r3, #4
 8005578:	f003 0307 	and.w	r3, r3, #7
 800557c:	1c5a      	adds	r2, r3, #1
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	685b      	ldr	r3, [r3, #4]
       ||
 8005582:	429a      	cmp	r2, r3
 8005584:	d047      	beq.n	8005616 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	73fb      	strb	r3, [r7, #15]
 800558a:	e044      	b.n	8005616 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	2b03      	cmp	r3, #3
 8005592:	d018      	beq.n	80055c6 <RCCEx_PLLSAI2_Config+0x86>
 8005594:	2b03      	cmp	r3, #3
 8005596:	d825      	bhi.n	80055e4 <RCCEx_PLLSAI2_Config+0xa4>
 8005598:	2b01      	cmp	r3, #1
 800559a:	d002      	beq.n	80055a2 <RCCEx_PLLSAI2_Config+0x62>
 800559c:	2b02      	cmp	r3, #2
 800559e:	d009      	beq.n	80055b4 <RCCEx_PLLSAI2_Config+0x74>
 80055a0:	e020      	b.n	80055e4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80055a2:	4b55      	ldr	r3, [pc, #340]	@ (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f003 0302 	and.w	r3, r3, #2
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d11d      	bne.n	80055ea <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055b2:	e01a      	b.n	80055ea <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80055b4:	4b50      	ldr	r3, [pc, #320]	@ (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d116      	bne.n	80055ee <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80055c0:	2301      	movs	r3, #1
 80055c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055c4:	e013      	b.n	80055ee <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80055c6:	4b4c      	ldr	r3, [pc, #304]	@ (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d10f      	bne.n	80055f2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80055d2:	4b49      	ldr	r3, [pc, #292]	@ (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d109      	bne.n	80055f2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80055e2:	e006      	b.n	80055f2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	73fb      	strb	r3, [r7, #15]
      break;
 80055e8:	e004      	b.n	80055f4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80055ea:	bf00      	nop
 80055ec:	e002      	b.n	80055f4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80055ee:	bf00      	nop
 80055f0:	e000      	b.n	80055f4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80055f2:	bf00      	nop
    }

    if(status == HAL_OK)
 80055f4:	7bfb      	ldrb	r3, [r7, #15]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d10d      	bne.n	8005616 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80055fa:	4b3f      	ldr	r3, [pc, #252]	@ (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055fc:	68db      	ldr	r3, [r3, #12]
 80055fe:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6819      	ldr	r1, [r3, #0]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	3b01      	subs	r3, #1
 800560c:	011b      	lsls	r3, r3, #4
 800560e:	430b      	orrs	r3, r1
 8005610:	4939      	ldr	r1, [pc, #228]	@ (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005612:	4313      	orrs	r3, r2
 8005614:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005616:	7bfb      	ldrb	r3, [r7, #15]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d167      	bne.n	80056ec <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800561c:	4b36      	ldr	r3, [pc, #216]	@ (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a35      	ldr	r2, [pc, #212]	@ (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005622:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005626:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005628:	f7fc fc76 	bl	8001f18 <HAL_GetTick>
 800562c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800562e:	e009      	b.n	8005644 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005630:	f7fc fc72 	bl	8001f18 <HAL_GetTick>
 8005634:	4602      	mov	r2, r0
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	1ad3      	subs	r3, r2, r3
 800563a:	2b02      	cmp	r3, #2
 800563c:	d902      	bls.n	8005644 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800563e:	2303      	movs	r3, #3
 8005640:	73fb      	strb	r3, [r7, #15]
        break;
 8005642:	e005      	b.n	8005650 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005644:	4b2c      	ldr	r3, [pc, #176]	@ (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800564c:	2b00      	cmp	r3, #0
 800564e:	d1ef      	bne.n	8005630 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005650:	7bfb      	ldrb	r3, [r7, #15]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d14a      	bne.n	80056ec <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d111      	bne.n	8005680 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800565c:	4b26      	ldr	r3, [pc, #152]	@ (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800565e:	695b      	ldr	r3, [r3, #20]
 8005660:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005664:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005668:	687a      	ldr	r2, [r7, #4]
 800566a:	6892      	ldr	r2, [r2, #8]
 800566c:	0211      	lsls	r1, r2, #8
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	68d2      	ldr	r2, [r2, #12]
 8005672:	0912      	lsrs	r2, r2, #4
 8005674:	0452      	lsls	r2, r2, #17
 8005676:	430a      	orrs	r2, r1
 8005678:	491f      	ldr	r1, [pc, #124]	@ (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800567a:	4313      	orrs	r3, r2
 800567c:	614b      	str	r3, [r1, #20]
 800567e:	e011      	b.n	80056a4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005680:	4b1d      	ldr	r3, [pc, #116]	@ (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005682:	695b      	ldr	r3, [r3, #20]
 8005684:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005688:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800568c:	687a      	ldr	r2, [r7, #4]
 800568e:	6892      	ldr	r2, [r2, #8]
 8005690:	0211      	lsls	r1, r2, #8
 8005692:	687a      	ldr	r2, [r7, #4]
 8005694:	6912      	ldr	r2, [r2, #16]
 8005696:	0852      	lsrs	r2, r2, #1
 8005698:	3a01      	subs	r2, #1
 800569a:	0652      	lsls	r2, r2, #25
 800569c:	430a      	orrs	r2, r1
 800569e:	4916      	ldr	r1, [pc, #88]	@ (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056a0:	4313      	orrs	r3, r2
 80056a2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80056a4:	4b14      	ldr	r3, [pc, #80]	@ (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a13      	ldr	r2, [pc, #76]	@ (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056ae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056b0:	f7fc fc32 	bl	8001f18 <HAL_GetTick>
 80056b4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80056b6:	e009      	b.n	80056cc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80056b8:	f7fc fc2e 	bl	8001f18 <HAL_GetTick>
 80056bc:	4602      	mov	r2, r0
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	1ad3      	subs	r3, r2, r3
 80056c2:	2b02      	cmp	r3, #2
 80056c4:	d902      	bls.n	80056cc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80056c6:	2303      	movs	r3, #3
 80056c8:	73fb      	strb	r3, [r7, #15]
          break;
 80056ca:	e005      	b.n	80056d8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80056cc:	4b0a      	ldr	r3, [pc, #40]	@ (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d0ef      	beq.n	80056b8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80056d8:	7bfb      	ldrb	r3, [r7, #15]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d106      	bne.n	80056ec <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80056de:	4b06      	ldr	r3, [pc, #24]	@ (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056e0:	695a      	ldr	r2, [r3, #20]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	695b      	ldr	r3, [r3, #20]
 80056e6:	4904      	ldr	r1, [pc, #16]	@ (80056f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056e8:	4313      	orrs	r3, r2
 80056ea:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80056ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	3710      	adds	r7, #16
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}
 80056f6:	bf00      	nop
 80056f8:	40021000 	.word	0x40021000

080056fc <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b089      	sub	sp, #36	@ 0x24
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
 8005704:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8005706:	2300      	movs	r3, #0
 8005708:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800570a:	2300      	movs	r3, #0
 800570c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800570e:	2300      	movs	r3, #0
 8005710:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005718:	d10c      	bne.n	8005734 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800571a:	4b6e      	ldr	r3, [pc, #440]	@ (80058d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800571c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005720:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8005724:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8005726:	69bb      	ldr	r3, [r7, #24]
 8005728:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800572c:	d112      	bne.n	8005754 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800572e:	4b6a      	ldr	r3, [pc, #424]	@ (80058d8 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005730:	61fb      	str	r3, [r7, #28]
 8005732:	e00f      	b.n	8005754 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800573a:	d10b      	bne.n	8005754 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800573c:	4b65      	ldr	r3, [pc, #404]	@ (80058d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800573e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005742:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8005746:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8005748:	69bb      	ldr	r3, [r7, #24]
 800574a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800574e:	d101      	bne.n	8005754 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8005750:	4b61      	ldr	r3, [pc, #388]	@ (80058d8 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005752:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8005754:	69fb      	ldr	r3, [r7, #28]
 8005756:	2b00      	cmp	r3, #0
 8005758:	f040 80b4 	bne.w	80058c4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8005760:	69bb      	ldr	r3, [r7, #24]
 8005762:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005766:	d003      	beq.n	8005770 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8005768:	69bb      	ldr	r3, [r7, #24]
 800576a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800576e:	d135      	bne.n	80057dc <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005770:	4b58      	ldr	r3, [pc, #352]	@ (80058d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005778:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800577c:	f040 80a1 	bne.w	80058c2 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 8005780:	4b54      	ldr	r3, [pc, #336]	@ (80058d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005782:	68db      	ldr	r3, [r3, #12]
 8005784:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005788:	2b00      	cmp	r3, #0
 800578a:	f000 809a 	beq.w	80058c2 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800578e:	4b51      	ldr	r3, [pc, #324]	@ (80058d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005790:	68db      	ldr	r3, [r3, #12]
 8005792:	091b      	lsrs	r3, r3, #4
 8005794:	f003 0307 	and.w	r3, r3, #7
 8005798:	3301      	adds	r3, #1
 800579a:	693a      	ldr	r2, [r7, #16]
 800579c:	fbb2 f3f3 	udiv	r3, r2, r3
 80057a0:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80057a2:	4b4c      	ldr	r3, [pc, #304]	@ (80058d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80057a4:	68db      	ldr	r3, [r3, #12]
 80057a6:	0a1b      	lsrs	r3, r3, #8
 80057a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057ac:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d10a      	bne.n	80057ca <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80057b4:	4b47      	ldr	r3, [pc, #284]	@ (80058d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80057b6:	68db      	ldr	r3, [r3, #12]
 80057b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d002      	beq.n	80057c6 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 80057c0:	2311      	movs	r3, #17
 80057c2:	617b      	str	r3, [r7, #20]
 80057c4:	e001      	b.n	80057ca <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 80057c6:	2307      	movs	r3, #7
 80057c8:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80057ca:	693b      	ldr	r3, [r7, #16]
 80057cc:	68fa      	ldr	r2, [r7, #12]
 80057ce:	fb03 f202 	mul.w	r2, r3, r2
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80057d8:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80057da:	e072      	b.n	80058c2 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 80057dc:	69bb      	ldr	r3, [r7, #24]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d133      	bne.n	800584a <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 80057e2:	4b3c      	ldr	r3, [pc, #240]	@ (80058d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80057ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80057ee:	d169      	bne.n	80058c4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 80057f0:	4b38      	ldr	r3, [pc, #224]	@ (80058d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80057f2:	691b      	ldr	r3, [r3, #16]
 80057f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d063      	beq.n	80058c4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80057fc:	4b35      	ldr	r3, [pc, #212]	@ (80058d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	091b      	lsrs	r3, r3, #4
 8005802:	f003 0307 	and.w	r3, r3, #7
 8005806:	3301      	adds	r3, #1
 8005808:	693a      	ldr	r2, [r7, #16]
 800580a:	fbb2 f3f3 	udiv	r3, r2, r3
 800580e:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005810:	4b30      	ldr	r3, [pc, #192]	@ (80058d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005812:	691b      	ldr	r3, [r3, #16]
 8005814:	0a1b      	lsrs	r3, r3, #8
 8005816:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800581a:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d10a      	bne.n	8005838 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8005822:	4b2c      	ldr	r3, [pc, #176]	@ (80058d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005824:	691b      	ldr	r3, [r3, #16]
 8005826:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800582a:	2b00      	cmp	r3, #0
 800582c:	d002      	beq.n	8005834 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 800582e:	2311      	movs	r3, #17
 8005830:	617b      	str	r3, [r7, #20]
 8005832:	e001      	b.n	8005838 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8005834:	2307      	movs	r3, #7
 8005836:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	68fa      	ldr	r2, [r7, #12]
 800583c:	fb03 f202 	mul.w	r2, r3, r2
 8005840:	697b      	ldr	r3, [r7, #20]
 8005842:	fbb2 f3f3 	udiv	r3, r2, r3
 8005846:	61fb      	str	r3, [r7, #28]
 8005848:	e03c      	b.n	80058c4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800584a:	69bb      	ldr	r3, [r7, #24]
 800584c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005850:	d003      	beq.n	800585a <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8005852:	69bb      	ldr	r3, [r7, #24]
 8005854:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005858:	d134      	bne.n	80058c4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800585a:	4b1e      	ldr	r3, [pc, #120]	@ (80058d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005862:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005866:	d12d      	bne.n	80058c4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005868:	4b1a      	ldr	r3, [pc, #104]	@ (80058d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800586a:	695b      	ldr	r3, [r3, #20]
 800586c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005870:	2b00      	cmp	r3, #0
 8005872:	d027      	beq.n	80058c4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005874:	4b17      	ldr	r3, [pc, #92]	@ (80058d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005876:	68db      	ldr	r3, [r3, #12]
 8005878:	091b      	lsrs	r3, r3, #4
 800587a:	f003 0307 	and.w	r3, r3, #7
 800587e:	3301      	adds	r3, #1
 8005880:	693a      	ldr	r2, [r7, #16]
 8005882:	fbb2 f3f3 	udiv	r3, r2, r3
 8005886:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8005888:	4b12      	ldr	r3, [pc, #72]	@ (80058d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800588a:	695b      	ldr	r3, [r3, #20]
 800588c:	0a1b      	lsrs	r3, r3, #8
 800588e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005892:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d10a      	bne.n	80058b0 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800589a:	4b0e      	ldr	r3, [pc, #56]	@ (80058d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800589c:	695b      	ldr	r3, [r3, #20]
 800589e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d002      	beq.n	80058ac <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 80058a6:	2311      	movs	r3, #17
 80058a8:	617b      	str	r3, [r7, #20]
 80058aa:	e001      	b.n	80058b0 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 80058ac:	2307      	movs	r3, #7
 80058ae:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	68fa      	ldr	r2, [r7, #12]
 80058b4:	fb03 f202 	mul.w	r2, r3, r2
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80058be:	61fb      	str	r3, [r7, #28]
 80058c0:	e000      	b.n	80058c4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80058c2:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 80058c4:	69fb      	ldr	r3, [r7, #28]
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3724      	adds	r7, #36	@ 0x24
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr
 80058d2:	bf00      	nop
 80058d4:	40021000 	.word	0x40021000
 80058d8:	001fff68 	.word	0x001fff68

080058dc <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b086      	sub	sp, #24
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	60f8      	str	r0, [r7, #12]
 80058e4:	60b9      	str	r1, [r7, #8]
 80058e6:	607a      	str	r2, [r7, #4]
 80058e8:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	2b02      	cmp	r3, #2
 80058ee:	d904      	bls.n	80058fa <HAL_SAI_InitProtocol+0x1e>
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	3b03      	subs	r3, #3
 80058f4:	2b01      	cmp	r3, #1
 80058f6:	d812      	bhi.n	800591e <HAL_SAI_InitProtocol+0x42>
 80058f8:	e008      	b.n	800590c <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	687a      	ldr	r2, [r7, #4]
 80058fe:	68b9      	ldr	r1, [r7, #8]
 8005900:	68f8      	ldr	r0, [r7, #12]
 8005902:	f000 fce1 	bl	80062c8 <SAI_InitI2S>
 8005906:	4603      	mov	r3, r0
 8005908:	75fb      	strb	r3, [r7, #23]
      break;
 800590a:	e00b      	b.n	8005924 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	687a      	ldr	r2, [r7, #4]
 8005910:	68b9      	ldr	r1, [r7, #8]
 8005912:	68f8      	ldr	r0, [r7, #12]
 8005914:	f000 fd8a 	bl	800642c <SAI_InitPCM>
 8005918:	4603      	mov	r3, r0
 800591a:	75fb      	strb	r3, [r7, #23]
      break;
 800591c:	e002      	b.n	8005924 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	75fb      	strb	r3, [r7, #23]
      break;
 8005922:	bf00      	nop
  }

  if (status == HAL_OK)
 8005924:	7dfb      	ldrb	r3, [r7, #23]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d104      	bne.n	8005934 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800592a:	68f8      	ldr	r0, [r7, #12]
 800592c:	f000 f808 	bl	8005940 <HAL_SAI_Init>
 8005930:	4603      	mov	r3, r0
 8005932:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005934:	7dfb      	ldrb	r3, [r7, #23]
}
 8005936:	4618      	mov	r0, r3
 8005938:	3718      	adds	r7, #24
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}
	...

08005940 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b088      	sub	sp, #32
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d101      	bne.n	8005952 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800594e:	2301      	movs	r3, #1
 8005950:	e155      	b.n	8005bfe <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005958:	b2db      	uxtb	r3, r3
 800595a:	2b00      	cmp	r3, #0
 800595c:	d106      	bne.n	800596c <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2200      	movs	r2, #0
 8005962:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f7fb fb80 	bl	800106c <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800596c:	6878      	ldr	r0, [r7, #4]
 800596e:	f000 fe17 	bl	80065a0 <SAI_Disable>
 8005972:	4603      	mov	r3, r0
 8005974:	2b00      	cmp	r3, #0
 8005976:	d001      	beq.n	800597c <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8005978:	2301      	movs	r3, #1
 800597a:	e140      	b.n	8005bfe <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2202      	movs	r2, #2
 8005980:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	68db      	ldr	r3, [r3, #12]
 8005988:	2b02      	cmp	r3, #2
 800598a:	d00c      	beq.n	80059a6 <HAL_SAI_Init+0x66>
 800598c:	2b02      	cmp	r3, #2
 800598e:	d80d      	bhi.n	80059ac <HAL_SAI_Init+0x6c>
 8005990:	2b00      	cmp	r3, #0
 8005992:	d002      	beq.n	800599a <HAL_SAI_Init+0x5a>
 8005994:	2b01      	cmp	r3, #1
 8005996:	d003      	beq.n	80059a0 <HAL_SAI_Init+0x60>
 8005998:	e008      	b.n	80059ac <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800599a:	2300      	movs	r3, #0
 800599c:	61fb      	str	r3, [r7, #28]
      break;
 800599e:	e008      	b.n	80059b2 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80059a0:	2310      	movs	r3, #16
 80059a2:	61fb      	str	r3, [r7, #28]
      break;
 80059a4:	e005      	b.n	80059b2 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80059a6:	2320      	movs	r3, #32
 80059a8:	61fb      	str	r3, [r7, #28]
      break;
 80059aa:	e002      	b.n	80059b2 <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 80059ac:	2300      	movs	r3, #0
 80059ae:	61fb      	str	r3, [r7, #28]
      break;
 80059b0:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	689b      	ldr	r3, [r3, #8]
 80059b6:	2b03      	cmp	r3, #3
 80059b8:	d81d      	bhi.n	80059f6 <HAL_SAI_Init+0xb6>
 80059ba:	a201      	add	r2, pc, #4	@ (adr r2, 80059c0 <HAL_SAI_Init+0x80>)
 80059bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059c0:	080059d1 	.word	0x080059d1
 80059c4:	080059d7 	.word	0x080059d7
 80059c8:	080059df 	.word	0x080059df
 80059cc:	080059e7 	.word	0x080059e7
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 80059d0:	2300      	movs	r3, #0
 80059d2:	617b      	str	r3, [r7, #20]
      break;
 80059d4:	e012      	b.n	80059fc <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80059d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80059da:	617b      	str	r3, [r7, #20]
      break;
 80059dc:	e00e      	b.n	80059fc <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80059de:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80059e2:	617b      	str	r3, [r7, #20]
      break;
 80059e4:	e00a      	b.n	80059fc <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80059e6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80059ea:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80059ec:	69fb      	ldr	r3, [r7, #28]
 80059ee:	f043 0301 	orr.w	r3, r3, #1
 80059f2:	61fb      	str	r3, [r7, #28]
      break;
 80059f4:	e002      	b.n	80059fc <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 80059f6:	2300      	movs	r3, #0
 80059f8:	617b      	str	r3, [r7, #20]
      break;
 80059fa:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a81      	ldr	r2, [pc, #516]	@ (8005c08 <HAL_SAI_Init+0x2c8>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d004      	beq.n	8005a10 <HAL_SAI_Init+0xd0>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a80      	ldr	r2, [pc, #512]	@ (8005c0c <HAL_SAI_Init+0x2cc>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d103      	bne.n	8005a18 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8005a10:	4a7f      	ldr	r2, [pc, #508]	@ (8005c10 <HAL_SAI_Init+0x2d0>)
 8005a12:	69fb      	ldr	r3, [r7, #28]
 8005a14:	6013      	str	r3, [r2, #0]
 8005a16:	e002      	b.n	8005a1e <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8005a18:	4a7e      	ldr	r2, [pc, #504]	@ (8005c14 <HAL_SAI_Init+0x2d4>)
 8005a1a:	69fb      	ldr	r3, [r7, #28]
 8005a1c:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	69db      	ldr	r3, [r3, #28]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d041      	beq.n	8005aaa <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4a77      	ldr	r2, [pc, #476]	@ (8005c08 <HAL_SAI_Init+0x2c8>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d004      	beq.n	8005a3a <HAL_SAI_Init+0xfa>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4a75      	ldr	r2, [pc, #468]	@ (8005c0c <HAL_SAI_Init+0x2cc>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d105      	bne.n	8005a46 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8005a3a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8005a3e:	f7fe ff1d 	bl	800487c <HAL_RCCEx_GetPeriphCLKFreq>
 8005a42:	6138      	str	r0, [r7, #16]
 8005a44:	e004      	b.n	8005a50 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8005a46:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8005a4a:	f7fe ff17 	bl	800487c <HAL_RCCEx_GetPeriphCLKFreq>
 8005a4e:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8005a50:	693a      	ldr	r2, [r7, #16]
 8005a52:	4613      	mov	r3, r2
 8005a54:	009b      	lsls	r3, r3, #2
 8005a56:	4413      	add	r3, r2
 8005a58:	005b      	lsls	r3, r3, #1
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	69db      	ldr	r3, [r3, #28]
 8005a60:	025b      	lsls	r3, r3, #9
 8005a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a66:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	4a6b      	ldr	r2, [pc, #428]	@ (8005c18 <HAL_SAI_Init+0x2d8>)
 8005a6c:	fba2 2303 	umull	r2, r3, r2, r3
 8005a70:	08da      	lsrs	r2, r3, #3
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8005a76:	68f9      	ldr	r1, [r7, #12]
 8005a78:	4b67      	ldr	r3, [pc, #412]	@ (8005c18 <HAL_SAI_Init+0x2d8>)
 8005a7a:	fba3 2301 	umull	r2, r3, r3, r1
 8005a7e:	08da      	lsrs	r2, r3, #3
 8005a80:	4613      	mov	r3, r2
 8005a82:	009b      	lsls	r3, r3, #2
 8005a84:	4413      	add	r3, r2
 8005a86:	005b      	lsls	r3, r3, #1
 8005a88:	1aca      	subs	r2, r1, r3
 8005a8a:	2a08      	cmp	r2, #8
 8005a8c:	d904      	bls.n	8005a98 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6a1b      	ldr	r3, [r3, #32]
 8005a92:	1c5a      	adds	r2, r3, #1
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a9c:	2b04      	cmp	r3, #4
 8005a9e:	d104      	bne.n	8005aaa <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6a1b      	ldr	r3, [r3, #32]
 8005aa4:	085a      	lsrs	r2, r3, #1
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d003      	beq.n	8005aba <HAL_SAI_Init+0x17a>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	2b02      	cmp	r3, #2
 8005ab8:	d109      	bne.n	8005ace <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005abe:	2b01      	cmp	r3, #1
 8005ac0:	d101      	bne.n	8005ac6 <HAL_SAI_Init+0x186>
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	e001      	b.n	8005aca <HAL_SAI_Init+0x18a>
 8005ac6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005aca:	61bb      	str	r3, [r7, #24]
 8005acc:	e008      	b.n	8005ae0 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ad2:	2b01      	cmp	r3, #1
 8005ad4:	d102      	bne.n	8005adc <HAL_SAI_Init+0x19c>
 8005ad6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005ada:	e000      	b.n	8005ade <HAL_SAI_Init+0x19e>
 8005adc:	2300      	movs	r3, #0
 8005ade:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	6819      	ldr	r1, [r3, #0]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	4b4c      	ldr	r3, [pc, #304]	@ (8005c1c <HAL_SAI_Init+0x2dc>)
 8005aec:	400b      	ands	r3, r1
 8005aee:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	6819      	ldr	r1, [r3, #0]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	685a      	ldr	r2, [r3, #4]
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005afe:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005b04:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b0a:	431a      	orrs	r2, r3
 8005b0c:	69bb      	ldr	r3, [r7, #24]
 8005b0e:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 8005b18:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	691b      	ldr	r3, [r3, #16]
 8005b1e:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005b24:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a1b      	ldr	r3, [r3, #32]
 8005b2a:	051b      	lsls	r3, r3, #20
 8005b2c:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	430a      	orrs	r2, r1
 8005b34:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	685b      	ldr	r3, [r3, #4]
 8005b3c:	687a      	ldr	r2, [r7, #4]
 8005b3e:	6812      	ldr	r2, [r2, #0]
 8005b40:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8005b44:	f023 030f 	bic.w	r3, r3, #15
 8005b48:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	6859      	ldr	r1, [r3, #4]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	699a      	ldr	r2, [r3, #24]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b58:	431a      	orrs	r2, r3
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b5e:	431a      	orrs	r2, r3
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	430a      	orrs	r2, r1
 8005b66:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	6899      	ldr	r1, [r3, #8]
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681a      	ldr	r2, [r3, #0]
 8005b72:	4b2b      	ldr	r3, [pc, #172]	@ (8005c20 <HAL_SAI_Init+0x2e0>)
 8005b74:	400b      	ands	r3, r1
 8005b76:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	6899      	ldr	r1, [r3, #8]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b82:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005b88:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 8005b8e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8005b94:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b9a:	3b01      	subs	r3, #1
 8005b9c:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8005b9e:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	430a      	orrs	r2, r1
 8005ba6:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	68d9      	ldr	r1, [r3, #12]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681a      	ldr	r2, [r3, #0]
 8005bb2:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8005bb6:	400b      	ands	r3, r1
 8005bb8:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	68d9      	ldr	r1, [r3, #12]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bc8:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bce:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005bd0:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bd6:	3b01      	subs	r3, #1
 8005bd8:	021b      	lsls	r3, r3, #8
 8005bda:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	430a      	orrs	r2, r1
 8005be2:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2200      	movs	r2, #0
 8005be8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2201      	movs	r2, #1
 8005bf0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8005bfc:	2300      	movs	r3, #0
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3720      	adds	r7, #32
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}
 8005c06:	bf00      	nop
 8005c08:	40015404 	.word	0x40015404
 8005c0c:	40015424 	.word	0x40015424
 8005c10:	40015400 	.word	0x40015400
 8005c14:	40015800 	.word	0x40015800
 8005c18:	cccccccd 	.word	0xcccccccd
 8005c1c:	ff05c010 	.word	0xff05c010
 8005c20:	fff88000 	.word	0xfff88000

08005c24 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b084      	sub	sp, #16
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8005c36:	2b01      	cmp	r3, #1
 8005c38:	d101      	bne.n	8005c3e <HAL_SAI_Abort+0x1a>
 8005c3a:	2302      	movs	r3, #2
 8005c3c:	e053      	b.n	8005ce6 <HAL_SAI_Abort+0xc2>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2201      	movs	r2, #1
 8005c42:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	f000 fcaa 	bl	80065a0 <SAI_Disable>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d001      	beq.n	8005c56 <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 8005c52:	2301      	movs	r3, #1
 8005c54:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c60:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c64:	d125      	bne.n	8005cb2 <HAL_SAI_Abort+0x8e>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8005c74:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005c7c:	b2db      	uxtb	r3, r3
 8005c7e:	2b12      	cmp	r3, #18
 8005c80:	d108      	bne.n	8005c94 <HAL_SAI_Abort+0x70>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d004      	beq.n	8005c94 <HAL_SAI_Abort+0x70>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmatx);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c8e:	4618      	mov	r0, r3
 8005c90:	f7fc fb6c 	bl	800236c <HAL_DMA_Abort>
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005c9a:	b2db      	uxtb	r3, r3
 8005c9c:	2b22      	cmp	r3, #34	@ 0x22
 8005c9e:	d108      	bne.n	8005cb2 <HAL_SAI_Abort+0x8e>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d004      	beq.n	8005cb2 <HAL_SAI_Abort+0x8e>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmarx);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cac:	4618      	mov	r0, r3
 8005cae:	f7fc fb5d 	bl	800236c <HAL_DMA_Abort>
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f04f 32ff 	mov.w	r2, #4294967295
 8005cc2:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	685a      	ldr	r2, [r3, #4]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f042 0208 	orr.w	r2, r2, #8
 8005cd2:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2201      	movs	r2, #1
 8005cd8:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 8005ce4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	3710      	adds	r7, #16
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd80      	pop	{r7, pc}
	...

08005cf0 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b086      	sub	sp, #24
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	60f8      	str	r0, [r7, #12]
 8005cf8:	60b9      	str	r1, [r7, #8]
 8005cfa:	4613      	mov	r3, r2
 8005cfc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8005cfe:	f7fc f90b 	bl	8001f18 <HAL_GetTick>
 8005d02:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d002      	beq.n	8005d10 <HAL_SAI_Transmit_DMA+0x20>
 8005d0a:	88fb      	ldrh	r3, [r7, #6]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d101      	bne.n	8005d14 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8005d10:	2301      	movs	r3, #1
 8005d12:	e093      	b.n	8005e3c <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005d1a:	b2db      	uxtb	r3, r3
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	f040 808c 	bne.w	8005e3a <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	d101      	bne.n	8005d30 <HAL_SAI_Transmit_DMA+0x40>
 8005d2c:	2302      	movs	r3, #2
 8005d2e:	e085      	b.n	8005e3c <HAL_SAI_Transmit_DMA+0x14c>
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	68ba      	ldr	r2, [r7, #8]
 8005d3c:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	88fa      	ldrh	r2, [r7, #6]
 8005d42:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	88fa      	ldrh	r2, [r7, #6]
 8005d4a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	2200      	movs	r2, #0
 8005d52:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2212      	movs	r2, #18
 8005d5a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d62:	4a38      	ldr	r2, [pc, #224]	@ (8005e44 <HAL_SAI_Transmit_DMA+0x154>)
 8005d64:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d6a:	4a37      	ldr	r2, [pc, #220]	@ (8005e48 <HAL_SAI_Transmit_DMA+0x158>)
 8005d6c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d72:	4a36      	ldr	r2, [pc, #216]	@ (8005e4c <HAL_SAI_Transmit_DMA+0x15c>)
 8005d74:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d86:	4619      	mov	r1, r3
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	331c      	adds	r3, #28
 8005d8e:	461a      	mov	r2, r3
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005d96:	f7fc fa89 	bl	80022ac <HAL_DMA_Start_IT>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d005      	beq.n	8005dac <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	2200      	movs	r2, #0
 8005da4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8005da8:	2301      	movs	r3, #1
 8005daa:	e047      	b.n	8005e3c <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005dac:	2100      	movs	r1, #0
 8005dae:	68f8      	ldr	r0, [r7, #12]
 8005db0:	f000 fbbe 	bl	8006530 <SAI_InterruptFlag>
 8005db4:	4601      	mov	r1, r0
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	691a      	ldr	r2, [r3, #16]
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	430a      	orrs	r2, r1
 8005dc2:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	681a      	ldr	r2, [r3, #0]
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8005dd2:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8005dd4:	e015      	b.n	8005e02 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8005dd6:	f7fc f89f 	bl	8001f18 <HAL_GetTick>
 8005dda:	4602      	mov	r2, r0
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	1ad3      	subs	r3, r2, r3
 8005de0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005de4:	d90d      	bls.n	8005e02 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005dec:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005dfe:	2303      	movs	r3, #3
 8005e00:	e01c      	b.n	8005e3c <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	695b      	ldr	r3, [r3, #20]
 8005e08:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d0e2      	beq.n	8005dd6 <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d107      	bne.n	8005e2e <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005e2c:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2200      	movs	r2, #0
 8005e32:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005e36:	2300      	movs	r3, #0
 8005e38:	e000      	b.n	8005e3c <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 8005e3a:	2302      	movs	r3, #2
  }
}
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	3718      	adds	r7, #24
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bd80      	pop	{r7, pc}
 8005e44:	08006673 	.word	0x08006673
 8005e48:	08006615 	.word	0x08006615
 8005e4c:	08006709 	.word	0x08006709

08005e50 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b084      	sub	sp, #16
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	60f8      	str	r0, [r7, #12]
 8005e58:	60b9      	str	r1, [r7, #8]
 8005e5a:	4613      	mov	r3, r2
 8005e5c:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d002      	beq.n	8005e6a <HAL_SAI_Receive_DMA+0x1a>
 8005e64:	88fb      	ldrh	r3, [r7, #6]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d101      	bne.n	8005e6e <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	e074      	b.n	8005f58 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005e74:	b2db      	uxtb	r3, r3
 8005e76:	2b01      	cmp	r3, #1
 8005e78:	d16d      	bne.n	8005f56 <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	d101      	bne.n	8005e88 <HAL_SAI_Receive_DMA+0x38>
 8005e84:	2302      	movs	r3, #2
 8005e86:	e067      	b.n	8005f58 <HAL_SAI_Receive_DMA+0x108>
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	68ba      	ldr	r2, [r7, #8]
 8005e94:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	88fa      	ldrh	r2, [r7, #6]
 8005e9a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	88fa      	ldrh	r2, [r7, #6]
 8005ea2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2222      	movs	r2, #34	@ 0x22
 8005eb2:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005eba:	4a29      	ldr	r2, [pc, #164]	@ (8005f60 <HAL_SAI_Receive_DMA+0x110>)
 8005ebc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ec2:	4a28      	ldr	r2, [pc, #160]	@ (8005f64 <HAL_SAI_Receive_DMA+0x114>)
 8005ec4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005eca:	4a27      	ldr	r2, [pc, #156]	@ (8005f68 <HAL_SAI_Receive_DMA+0x118>)
 8005ecc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	331c      	adds	r3, #28
 8005ee0:	4619      	mov	r1, r3
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ee6:	461a      	mov	r2, r3
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005eee:	f7fc f9dd 	bl	80022ac <HAL_DMA_Start_IT>
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d005      	beq.n	8005f04 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2200      	movs	r2, #0
 8005efc:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8005f00:	2301      	movs	r3, #1
 8005f02:	e029      	b.n	8005f58 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005f04:	2100      	movs	r1, #0
 8005f06:	68f8      	ldr	r0, [r7, #12]
 8005f08:	f000 fb12 	bl	8006530 <SAI_InterruptFlag>
 8005f0c:	4601      	mov	r1, r0
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	691a      	ldr	r2, [r3, #16]
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	430a      	orrs	r2, r1
 8005f1a:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8005f2a:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d107      	bne.n	8005f4a <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	681a      	ldr	r2, [r3, #0]
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005f48:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005f52:	2300      	movs	r3, #0
 8005f54:	e000      	b.n	8005f58 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 8005f56:	2302      	movs	r3, #2
  }
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	3710      	adds	r7, #16
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bd80      	pop	{r7, pc}
 8005f60:	080066ed 	.word	0x080066ed
 8005f64:	0800668f 	.word	0x0800668f
 8005f68:	08006709 	.word	0x08006709

08005f6c <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b086      	sub	sp, #24
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005f7a:	b2db      	uxtb	r3, r3
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	f000 8192 	beq.w	80062a6 <HAL_SAI_IRQHandler+0x33a>
  {
    uint32_t itflags = hsai->Instance->SR;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	695b      	ldr	r3, [r3, #20]
 8005f88:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	691b      	ldr	r3, [r3, #16]
 8005f90:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred -----------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	f003 0308 	and.w	r3, r3, #8
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d009      	beq.n	8005fb8 <HAL_SAI_IRQHandler+0x4c>
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	f003 0308 	and.w	r3, r3, #8
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d004      	beq.n	8005fb8 <HAL_SAI_IRQHandler+0x4c>
    {
      hsai->InterruptServiceRoutine(hsai);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005fb2:	6878      	ldr	r0, [r7, #4]
 8005fb4:	4798      	blx	r3
 8005fb6:	e176      	b.n	80062a6 <HAL_SAI_IRQHandler+0x33a>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	f003 0301 	and.w	r3, r3, #1
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d01e      	beq.n	8006000 <HAL_SAI_IRQHandler+0x94>
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	f003 0301 	and.w	r3, r3, #1
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d019      	beq.n	8006000 <HAL_SAI_IRQHandler+0x94>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005fda:	b2db      	uxtb	r3, r3
 8005fdc:	2b22      	cmp	r3, #34	@ 0x22
 8005fde:	d101      	bne.n	8005fe4 <HAL_SAI_IRQHandler+0x78>
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	e000      	b.n	8005fe6 <HAL_SAI_IRQHandler+0x7a>
 8005fe4:	2302      	movs	r3, #2
 8005fe6:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005fee:	68bb      	ldr	r3, [r7, #8]
 8005ff0:	431a      	orrs	r2, r3
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8005ff8:	6878      	ldr	r0, [r7, #4]
 8005ffa:	f000 f95b 	bl	80062b4 <HAL_SAI_ErrorCallback>
 8005ffe:	e152      	b.n	80062a6 <HAL_SAI_IRQHandler+0x33a>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 8006000:	697b      	ldr	r3, [r7, #20]
 8006002:	f003 0302 	and.w	r3, r3, #2
 8006006:	2b00      	cmp	r3, #0
 8006008:	d011      	beq.n	800602e <HAL_SAI_IRQHandler+0xc2>
 800600a:	693b      	ldr	r3, [r7, #16]
 800600c:	f003 0302 	and.w	r3, r3, #2
 8006010:	2b00      	cmp	r3, #0
 8006012:	d00c      	beq.n	800602e <HAL_SAI_IRQHandler+0xc2>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	2202      	movs	r2, #2
 800601a:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006020:	2b00      	cmp	r3, #0
 8006022:	f000 8140 	beq.w	80062a6 <HAL_SAI_IRQHandler+0x33a>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800602a:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 800602c:	e13b      	b.n	80062a6 <HAL_SAI_IRQHandler+0x33a>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 800602e:	697b      	ldr	r3, [r7, #20]
 8006030:	f003 0320 	and.w	r3, r3, #32
 8006034:	2b00      	cmp	r3, #0
 8006036:	d055      	beq.n	80060e4 <HAL_SAI_IRQHandler+0x178>
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	f003 0320 	and.w	r3, r3, #32
 800603e:	2b00      	cmp	r3, #0
 8006040:	d050      	beq.n	80060e4 <HAL_SAI_IRQHandler+0x178>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	2220      	movs	r2, #32
 8006048:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006050:	f043 0204 	orr.w	r2, r3, #4
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006060:	2b00      	cmp	r3, #0
 8006062:	d038      	beq.n	80060d6 <HAL_SAI_IRQHandler+0x16a>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006068:	2b00      	cmp	r3, #0
 800606a:	d016      	beq.n	800609a <HAL_SAI_IRQHandler+0x12e>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006070:	4a8f      	ldr	r2, [pc, #572]	@ (80062b0 <HAL_SAI_IRQHandler+0x344>)
 8006072:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006078:	4618      	mov	r0, r3
 800607a:	f7fc f9b5 	bl	80023e8 <HAL_DMA_Abort_IT>
 800607e:	4603      	mov	r3, r0
 8006080:	2b00      	cmp	r3, #0
 8006082:	d00a      	beq.n	800609a <HAL_SAI_IRQHandler+0x12e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800608a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8006094:	6878      	ldr	r0, [r7, #4]
 8006096:	f000 f90d 	bl	80062b4 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800609e:	2b00      	cmp	r3, #0
 80060a0:	f000 80fc 	beq.w	800629c <HAL_SAI_IRQHandler+0x330>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060a8:	4a81      	ldr	r2, [pc, #516]	@ (80062b0 <HAL_SAI_IRQHandler+0x344>)
 80060aa:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060b0:	4618      	mov	r0, r3
 80060b2:	f7fc f999 	bl	80023e8 <HAL_DMA_Abort_IT>
 80060b6:	4603      	mov	r3, r0
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	f000 80ef 	beq.w	800629c <HAL_SAI_IRQHandler+0x330>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80060c4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80060ce:	6878      	ldr	r0, [r7, #4]
 80060d0:	f000 f8f0 	bl	80062b4 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80060d4:	e0e2      	b.n	800629c <HAL_SAI_IRQHandler+0x330>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 80060d6:	6878      	ldr	r0, [r7, #4]
 80060d8:	f7ff fda4 	bl	8005c24 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 80060dc:	6878      	ldr	r0, [r7, #4]
 80060de:	f000 f8e9 	bl	80062b4 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80060e2:	e0db      	b.n	800629c <HAL_SAI_IRQHandler+0x330>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d055      	beq.n	800619a <HAL_SAI_IRQHandler+0x22e>
 80060ee:	693b      	ldr	r3, [r7, #16]
 80060f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d050      	beq.n	800619a <HAL_SAI_IRQHandler+0x22e>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	2240      	movs	r2, #64	@ 0x40
 80060fe:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006106:	f043 0208 	orr.w	r2, r3, #8
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006116:	2b00      	cmp	r3, #0
 8006118:	d038      	beq.n	800618c <HAL_SAI_IRQHandler+0x220>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800611e:	2b00      	cmp	r3, #0
 8006120:	d016      	beq.n	8006150 <HAL_SAI_IRQHandler+0x1e4>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006126:	4a62      	ldr	r2, [pc, #392]	@ (80062b0 <HAL_SAI_IRQHandler+0x344>)
 8006128:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800612e:	4618      	mov	r0, r3
 8006130:	f7fc f95a 	bl	80023e8 <HAL_DMA_Abort_IT>
 8006134:	4603      	mov	r3, r0
 8006136:	2b00      	cmp	r3, #0
 8006138:	d00a      	beq.n	8006150 <HAL_SAI_IRQHandler+0x1e4>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006140:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f000 f8b2 	bl	80062b4 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006154:	2b00      	cmp	r3, #0
 8006156:	f000 80a3 	beq.w	80062a0 <HAL_SAI_IRQHandler+0x334>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800615e:	4a54      	ldr	r2, [pc, #336]	@ (80062b0 <HAL_SAI_IRQHandler+0x344>)
 8006160:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006166:	4618      	mov	r0, r3
 8006168:	f7fc f93e 	bl	80023e8 <HAL_DMA_Abort_IT>
 800616c:	4603      	mov	r3, r0
 800616e:	2b00      	cmp	r3, #0
 8006170:	f000 8096 	beq.w	80062a0 <HAL_SAI_IRQHandler+0x334>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800617a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8006184:	6878      	ldr	r0, [r7, #4]
 8006186:	f000 f895 	bl	80062b4 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800618a:	e089      	b.n	80062a0 <HAL_SAI_IRQHandler+0x334>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800618c:	6878      	ldr	r0, [r7, #4]
 800618e:	f7ff fd49 	bl	8005c24 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8006192:	6878      	ldr	r0, [r7, #4]
 8006194:	f000 f88e 	bl	80062b4 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006198:	e082      	b.n	80062a0 <HAL_SAI_IRQHandler+0x334>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	f003 0304 	and.w	r3, r3, #4
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d061      	beq.n	8006268 <HAL_SAI_IRQHandler+0x2fc>
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	f003 0304 	and.w	r3, r3, #4
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d05c      	beq.n	8006268 <HAL_SAI_IRQHandler+0x2fc>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	2204      	movs	r2, #4
 80061b4:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80061bc:	f043 0220 	orr.w	r2, r3, #32
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d036      	beq.n	800623e <HAL_SAI_IRQHandler+0x2d2>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d016      	beq.n	8006206 <HAL_SAI_IRQHandler+0x29a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80061dc:	4a34      	ldr	r2, [pc, #208]	@ (80062b0 <HAL_SAI_IRQHandler+0x344>)
 80061de:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80061e4:	4618      	mov	r0, r3
 80061e6:	f7fc f8ff 	bl	80023e8 <HAL_DMA_Abort_IT>
 80061ea:	4603      	mov	r3, r0
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d00a      	beq.n	8006206 <HAL_SAI_IRQHandler+0x29a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80061f6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f000 f857 	bl	80062b4 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800620a:	2b00      	cmp	r3, #0
 800620c:	d04a      	beq.n	80062a4 <HAL_SAI_IRQHandler+0x338>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006212:	4a27      	ldr	r2, [pc, #156]	@ (80062b0 <HAL_SAI_IRQHandler+0x344>)
 8006214:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800621a:	4618      	mov	r0, r3
 800621c:	f7fc f8e4 	bl	80023e8 <HAL_DMA_Abort_IT>
 8006220:	4603      	mov	r3, r0
 8006222:	2b00      	cmp	r3, #0
 8006224:	d03e      	beq.n	80062a4 <HAL_SAI_IRQHandler+0x338>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800622c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f000 f83c 	bl	80062b4 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800623c:	e032      	b.n	80062a4 <HAL_SAI_IRQHandler+0x338>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	2200      	movs	r2, #0
 8006244:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f04f 32ff 	mov.w	r2, #4294967295
 800624e:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2201      	movs	r2, #1
 8006254:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2200      	movs	r2, #0
 800625c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8006260:	6878      	ldr	r0, [r7, #4]
 8006262:	f000 f827 	bl	80062b4 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006266:	e01d      	b.n	80062a4 <HAL_SAI_IRQHandler+0x338>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	f003 0310 	and.w	r3, r3, #16
 800626e:	2b00      	cmp	r3, #0
 8006270:	d019      	beq.n	80062a6 <HAL_SAI_IRQHandler+0x33a>
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	f003 0310 	and.w	r3, r3, #16
 8006278:	2b00      	cmp	r3, #0
 800627a:	d014      	beq.n	80062a6 <HAL_SAI_IRQHandler+0x33a>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	2210      	movs	r2, #16
 8006282:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800628a:	f043 0210 	orr.w	r2, r3, #16
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8006294:	6878      	ldr	r0, [r7, #4]
 8006296:	f000 f80d 	bl	80062b4 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 800629a:	e004      	b.n	80062a6 <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800629c:	bf00      	nop
 800629e:	e002      	b.n	80062a6 <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80062a0:	bf00      	nop
 80062a2:	e000      	b.n	80062a6 <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80062a4:	bf00      	nop
}
 80062a6:	bf00      	nop
 80062a8:	3718      	adds	r7, #24
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}
 80062ae:	bf00      	nop
 80062b0:	0800675b 	.word	0x0800675b

080062b4 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 80062b4:	b480      	push	{r7}
 80062b6:	b083      	sub	sp, #12
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 80062bc:	bf00      	nop
 80062be:	370c      	adds	r7, #12
 80062c0:	46bd      	mov	sp, r7
 80062c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c6:	4770      	bx	lr

080062c8 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b087      	sub	sp, #28
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	60b9      	str	r1, [r7, #8]
 80062d2:	607a      	str	r2, [r7, #4]
 80062d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062d6:	2300      	movs	r3, #0
 80062d8:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2200      	movs	r2, #0
 80062de:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2200      	movs	r2, #0
 80062e4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	685b      	ldr	r3, [r3, #4]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d003      	beq.n	80062f6 <SAI_InitI2S+0x2e>
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	2b02      	cmp	r3, #2
 80062f4:	d103      	bne.n	80062fe <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2200      	movs	r2, #0
 80062fa:	63da      	str	r2, [r3, #60]	@ 0x3c
 80062fc:	e002      	b.n	8006304 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2201      	movs	r2, #1
 8006302:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800630a:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006312:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2200      	movs	r2, #0
 8006318:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	683a      	ldr	r2, [r7, #0]
 800631e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	f003 0301 	and.w	r3, r3, #1
 8006326:	2b00      	cmp	r3, #0
 8006328:	d001      	beq.n	800632e <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	e077      	b.n	800641e <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d107      	bne.n	8006344 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2200      	movs	r2, #0
 8006338:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8006340:	651a      	str	r2, [r3, #80]	@ 0x50
 8006342:	e006      	b.n	8006352 <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800634a:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	2200      	movs	r2, #0
 8006350:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2b03      	cmp	r3, #3
 8006356:	d84f      	bhi.n	80063f8 <SAI_InitI2S+0x130>
 8006358:	a201      	add	r2, pc, #4	@ (adr r2, 8006360 <SAI_InitI2S+0x98>)
 800635a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800635e:	bf00      	nop
 8006360:	08006371 	.word	0x08006371
 8006364:	08006393 	.word	0x08006393
 8006368:	080063b5 	.word	0x080063b5
 800636c:	080063d7 	.word	0x080063d7
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	2280      	movs	r2, #128	@ 0x80
 8006374:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	085b      	lsrs	r3, r3, #1
 800637a:	015a      	lsls	r2, r3, #5
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	085b      	lsrs	r3, r3, #1
 8006384:	011a      	lsls	r2, r3, #4
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2240      	movs	r2, #64	@ 0x40
 800638e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006390:	e035      	b.n	80063fe <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2280      	movs	r2, #128	@ 0x80
 8006396:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	085b      	lsrs	r3, r3, #1
 800639c:	019a      	lsls	r2, r3, #6
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	085b      	lsrs	r3, r3, #1
 80063a6:	015a      	lsls	r2, r3, #5
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	2280      	movs	r2, #128	@ 0x80
 80063b0:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80063b2:	e024      	b.n	80063fe <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	22c0      	movs	r2, #192	@ 0xc0
 80063b8:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	085b      	lsrs	r3, r3, #1
 80063be:	019a      	lsls	r2, r3, #6
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	085b      	lsrs	r3, r3, #1
 80063c8:	015a      	lsls	r2, r3, #5
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2280      	movs	r2, #128	@ 0x80
 80063d2:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80063d4:	e013      	b.n	80063fe <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	22e0      	movs	r2, #224	@ 0xe0
 80063da:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	085b      	lsrs	r3, r3, #1
 80063e0:	019a      	lsls	r2, r3, #6
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	085b      	lsrs	r3, r3, #1
 80063ea:	015a      	lsls	r2, r3, #5
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2280      	movs	r2, #128	@ 0x80
 80063f4:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80063f6:	e002      	b.n	80063fe <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 80063f8:	2301      	movs	r3, #1
 80063fa:	75fb      	strb	r3, [r7, #23]
      break;
 80063fc:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	2b02      	cmp	r3, #2
 8006402:	d10b      	bne.n	800641c <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2b01      	cmp	r3, #1
 8006408:	d102      	bne.n	8006410 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	2210      	movs	r2, #16
 800640e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2b02      	cmp	r3, #2
 8006414:	d102      	bne.n	800641c <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	2208      	movs	r2, #8
 800641a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 800641c:	7dfb      	ldrb	r3, [r7, #23]
}
 800641e:	4618      	mov	r0, r3
 8006420:	371c      	adds	r7, #28
 8006422:	46bd      	mov	sp, r7
 8006424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006428:	4770      	bx	lr
 800642a:	bf00      	nop

0800642c <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800642c:	b480      	push	{r7}
 800642e:	b087      	sub	sp, #28
 8006430:	af00      	add	r7, sp, #0
 8006432:	60f8      	str	r0, [r7, #12]
 8006434:	60b9      	str	r1, [r7, #8]
 8006436:	607a      	str	r2, [r7, #4]
 8006438:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800643a:	2300      	movs	r3, #0
 800643c:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2200      	movs	r2, #0
 8006442:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2200      	movs	r2, #0
 8006448:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d003      	beq.n	800645a <SAI_InitPCM+0x2e>
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	685b      	ldr	r3, [r3, #4]
 8006456:	2b02      	cmp	r3, #2
 8006458:	d103      	bne.n	8006462 <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2201      	movs	r2, #1
 800645e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006460:	e002      	b.n	8006468 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	2200      	movs	r2, #0
 8006466:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	2200      	movs	r2, #0
 800646c:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006474:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800647c:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2200      	movs	r2, #0
 8006482:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	683a      	ldr	r2, [r7, #0]
 8006488:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006490:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	2b04      	cmp	r3, #4
 8006496:	d103      	bne.n	80064a0 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2201      	movs	r2, #1
 800649c:	645a      	str	r2, [r3, #68]	@ 0x44
 800649e:	e002      	b.n	80064a6 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	220d      	movs	r2, #13
 80064a4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2b03      	cmp	r3, #3
 80064aa:	d837      	bhi.n	800651c <SAI_InitPCM+0xf0>
 80064ac:	a201      	add	r2, pc, #4	@ (adr r2, 80064b4 <SAI_InitPCM+0x88>)
 80064ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064b2:	bf00      	nop
 80064b4:	080064c5 	.word	0x080064c5
 80064b8:	080064db 	.word	0x080064db
 80064bc:	080064f1 	.word	0x080064f1
 80064c0:	08006507 	.word	0x08006507
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	2280      	movs	r2, #128	@ 0x80
 80064c8:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	011a      	lsls	r2, r3, #4
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	2240      	movs	r2, #64	@ 0x40
 80064d6:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80064d8:	e023      	b.n	8006522 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2280      	movs	r2, #128	@ 0x80
 80064de:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	015a      	lsls	r2, r3, #5
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	2280      	movs	r2, #128	@ 0x80
 80064ec:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80064ee:	e018      	b.n	8006522 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	22c0      	movs	r2, #192	@ 0xc0
 80064f4:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	015a      	lsls	r2, r3, #5
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	2280      	movs	r2, #128	@ 0x80
 8006502:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006504:	e00d      	b.n	8006522 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	22e0      	movs	r2, #224	@ 0xe0
 800650a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	015a      	lsls	r2, r3, #5
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	2280      	movs	r2, #128	@ 0x80
 8006518:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800651a:	e002      	b.n	8006522 <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 800651c:	2301      	movs	r3, #1
 800651e:	75fb      	strb	r3, [r7, #23]
      break;
 8006520:	bf00      	nop
  }

  return status;
 8006522:	7dfb      	ldrb	r3, [r7, #23]
}
 8006524:	4618      	mov	r0, r3
 8006526:	371c      	adds	r7, #28
 8006528:	46bd      	mov	sp, r7
 800652a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652e:	4770      	bx	lr

08006530 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 8006530:	b480      	push	{r7}
 8006532:	b085      	sub	sp, #20
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
 8006538:	460b      	mov	r3, r1
 800653a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800653c:	2301      	movs	r3, #1
 800653e:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8006540:	78fb      	ldrb	r3, [r7, #3]
 8006542:	2b01      	cmp	r3, #1
 8006544:	d103      	bne.n	800654e <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	f043 0308 	orr.w	r3, r3, #8
 800654c:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006552:	2b08      	cmp	r3, #8
 8006554:	d10b      	bne.n	800656e <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800655a:	2b03      	cmp	r3, #3
 800655c:	d003      	beq.n	8006566 <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	685b      	ldr	r3, [r3, #4]
 8006562:	2b01      	cmp	r3, #1
 8006564:	d103      	bne.n	800656e <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	f043 0310 	orr.w	r3, r3, #16
 800656c:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	685b      	ldr	r3, [r3, #4]
 8006572:	2b03      	cmp	r3, #3
 8006574:	d003      	beq.n	800657e <SAI_InterruptFlag+0x4e>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	2b02      	cmp	r3, #2
 800657c:	d104      	bne.n	8006588 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006584:	60fb      	str	r3, [r7, #12]
 8006586:	e003      	b.n	8006590 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	f043 0304 	orr.w	r3, r3, #4
 800658e:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8006590:	68fb      	ldr	r3, [r7, #12]
}
 8006592:	4618      	mov	r0, r3
 8006594:	3714      	adds	r7, #20
 8006596:	46bd      	mov	sp, r7
 8006598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659c:	4770      	bx	lr
	...

080065a0 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b085      	sub	sp, #20
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80065a8:	4b18      	ldr	r3, [pc, #96]	@ (800660c <SAI_Disable+0x6c>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4a18      	ldr	r2, [pc, #96]	@ (8006610 <SAI_Disable+0x70>)
 80065ae:	fba2 2303 	umull	r2, r3, r2, r3
 80065b2:	0b1b      	lsrs	r3, r3, #12
 80065b4:	009b      	lsls	r3, r3, #2
 80065b6:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80065b8:	2300      	movs	r3, #0
 80065ba:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	681a      	ldr	r2, [r3, #0]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80065ca:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d10a      	bne.n	80065e8 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80065d8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 80065e2:	2303      	movs	r3, #3
 80065e4:	72fb      	strb	r3, [r7, #11]
      break;
 80065e6:	e009      	b.n	80065fc <SAI_Disable+0x5c>
    }
    count--;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	3b01      	subs	r3, #1
 80065ec:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d1e7      	bne.n	80065cc <SAI_Disable+0x2c>

  return status;
 80065fc:	7afb      	ldrb	r3, [r7, #11]
}
 80065fe:	4618      	mov	r0, r3
 8006600:	3714      	adds	r7, #20
 8006602:	46bd      	mov	sp, r7
 8006604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006608:	4770      	bx	lr
 800660a:	bf00      	nop
 800660c:	20000000 	.word	0x20000000
 8006610:	95cbec1b 	.word	0x95cbec1b

08006614 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b084      	sub	sp, #16
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006620:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	69db      	ldr	r3, [r3, #28]
 8006626:	2b20      	cmp	r3, #32
 8006628:	d01c      	beq.n	8006664 <SAI_DMATxCplt+0x50>
  {
    hsai->XferCount = 0;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	2200      	movs	r2, #0
 800662e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	681a      	ldr	r2, [r3, #0]
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006640:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8006642:	2100      	movs	r1, #0
 8006644:	68f8      	ldr	r0, [r7, #12]
 8006646:	f7ff ff73 	bl	8006530 <SAI_InterruptFlag>
 800664a:	4603      	mov	r3, r0
 800664c:	43d9      	mvns	r1, r3
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	691a      	ldr	r2, [r3, #16]
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	400a      	ands	r2, r1
 800665a:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	2201      	movs	r2, #1
 8006660:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 8006664:	68f8      	ldr	r0, [r7, #12]
 8006666:	f7fa fc2e 	bl	8000ec6 <HAL_SAI_TxCpltCallback>
#endif
}
 800666a:	bf00      	nop
 800666c:	3710      	adds	r7, #16
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}

08006672 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006672:	b580      	push	{r7, lr}
 8006674:	b084      	sub	sp, #16
 8006676:	af00      	add	r7, sp, #0
 8006678:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800667e:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 8006680:	68f8      	ldr	r0, [r7, #12]
 8006682:	f7fa fc16 	bl	8000eb2 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 8006686:	bf00      	nop
 8006688:	3710      	adds	r7, #16
 800668a:	46bd      	mov	sp, r7
 800668c:	bd80      	pop	{r7, pc}

0800668e <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800668e:	b580      	push	{r7, lr}
 8006690:	b084      	sub	sp, #16
 8006692:	af00      	add	r7, sp, #0
 8006694:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800669a:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	69db      	ldr	r3, [r3, #28]
 80066a0:	2b20      	cmp	r3, #32
 80066a2:	d01c      	beq.n	80066de <SAI_DMARxCplt+0x50>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	681a      	ldr	r2, [r3, #0]
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80066b2:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	2200      	movs	r2, #0
 80066b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80066bc:	2100      	movs	r1, #0
 80066be:	68f8      	ldr	r0, [r7, #12]
 80066c0:	f7ff ff36 	bl	8006530 <SAI_InterruptFlag>
 80066c4:	4603      	mov	r3, r0
 80066c6:	43d9      	mvns	r1, r3
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	691a      	ldr	r2, [r3, #16]
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	400a      	ands	r2, r1
 80066d4:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2201      	movs	r2, #1
 80066da:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 80066de:	68f8      	ldr	r0, [r7, #12]
 80066e0:	f7fa fc22 	bl	8000f28 <HAL_SAI_RxCpltCallback>
#endif
}
 80066e4:	bf00      	nop
 80066e6:	3710      	adds	r7, #16
 80066e8:	46bd      	mov	sp, r7
 80066ea:	bd80      	pop	{r7, pc}

080066ec <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b084      	sub	sp, #16
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066f8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 80066fa:	68f8      	ldr	r0, [r7, #12]
 80066fc:	f7fa fbee 	bl	8000edc <HAL_SAI_RxHalfCpltCallback>
#endif
}
 8006700:	bf00      	nop
 8006702:	3710      	adds	r7, #16
 8006704:	46bd      	mov	sp, r7
 8006706:	bd80      	pop	{r7, pc}

08006708 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b084      	sub	sp, #16
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006714:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800671c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	681a      	ldr	r2, [r3, #0]
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006734:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 8006736:	68f8      	ldr	r0, [r7, #12]
 8006738:	f7ff ff32 	bl	80065a0 <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2200      	movs	r2, #0
 8006748:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800674c:	68f8      	ldr	r0, [r7, #12]
 800674e:	f7ff fdb1 	bl	80062b4 <HAL_SAI_ErrorCallback>
#endif
}
 8006752:	bf00      	nop
 8006754:	3710      	adds	r7, #16
 8006756:	46bd      	mov	sp, r7
 8006758:	bd80      	pop	{r7, pc}

0800675a <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800675a:	b580      	push	{r7, lr}
 800675c:	b084      	sub	sp, #16
 800675e:	af00      	add	r7, sp, #0
 8006760:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006766:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	681a      	ldr	r2, [r3, #0]
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006776:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	2200      	movs	r2, #0
 800677e:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f04f 32ff 	mov.w	r2, #4294967295
 8006788:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006790:	2b20      	cmp	r3, #32
 8006792:	d00a      	beq.n	80067aa <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 8006794:	68f8      	ldr	r0, [r7, #12]
 8006796:	f7ff ff03 	bl	80065a0 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	685a      	ldr	r2, [r3, #4]
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f042 0208 	orr.w	r2, r2, #8
 80067a8:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2201      	movs	r2, #1
 80067ae:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2200      	movs	r2, #0
 80067b6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 80067ba:	68f8      	ldr	r0, [r7, #12]
 80067bc:	f7ff fd7a 	bl	80062b4 <HAL_SAI_ErrorCallback>
#endif
}
 80067c0:	bf00      	nop
 80067c2:	3710      	adds	r7, #16
 80067c4:	46bd      	mov	sp, r7
 80067c6:	bd80      	pop	{r7, pc}

080067c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b084      	sub	sp, #16
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d101      	bne.n	80067da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80067d6:	2301      	movs	r3, #1
 80067d8:	e095      	b.n	8006906 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d108      	bne.n	80067f4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	685b      	ldr	r3, [r3, #4]
 80067e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80067ea:	d009      	beq.n	8006800 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	61da      	str	r2, [r3, #28]
 80067f2:	e005      	b.n	8006800 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2200      	movs	r2, #0
 80067f8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2200      	movs	r2, #0
 80067fe:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2200      	movs	r2, #0
 8006804:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800680c:	b2db      	uxtb	r3, r3
 800680e:	2b00      	cmp	r3, #0
 8006810:	d106      	bne.n	8006820 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2200      	movs	r2, #0
 8006816:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f7fb f87e 	bl	800191c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2202      	movs	r2, #2
 8006824:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	681a      	ldr	r2, [r3, #0]
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006836:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	68db      	ldr	r3, [r3, #12]
 800683c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006840:	d902      	bls.n	8006848 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006842:	2300      	movs	r3, #0
 8006844:	60fb      	str	r3, [r7, #12]
 8006846:	e002      	b.n	800684e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006848:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800684c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	68db      	ldr	r3, [r3, #12]
 8006852:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006856:	d007      	beq.n	8006868 <HAL_SPI_Init+0xa0>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	68db      	ldr	r3, [r3, #12]
 800685c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006860:	d002      	beq.n	8006868 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2200      	movs	r2, #0
 8006866:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	685b      	ldr	r3, [r3, #4]
 800686c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006878:	431a      	orrs	r2, r3
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	691b      	ldr	r3, [r3, #16]
 800687e:	f003 0302 	and.w	r3, r3, #2
 8006882:	431a      	orrs	r2, r3
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	695b      	ldr	r3, [r3, #20]
 8006888:	f003 0301 	and.w	r3, r3, #1
 800688c:	431a      	orrs	r2, r3
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	699b      	ldr	r3, [r3, #24]
 8006892:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006896:	431a      	orrs	r2, r3
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	69db      	ldr	r3, [r3, #28]
 800689c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80068a0:	431a      	orrs	r2, r3
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6a1b      	ldr	r3, [r3, #32]
 80068a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068aa:	ea42 0103 	orr.w	r1, r2, r3
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068b2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	430a      	orrs	r2, r1
 80068bc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	699b      	ldr	r3, [r3, #24]
 80068c2:	0c1b      	lsrs	r3, r3, #16
 80068c4:	f003 0204 	and.w	r2, r3, #4
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068cc:	f003 0310 	and.w	r3, r3, #16
 80068d0:	431a      	orrs	r2, r3
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068d6:	f003 0308 	and.w	r3, r3, #8
 80068da:	431a      	orrs	r2, r3
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	68db      	ldr	r3, [r3, #12]
 80068e0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80068e4:	ea42 0103 	orr.w	r1, r2, r3
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	430a      	orrs	r2, r1
 80068f4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2200      	movs	r2, #0
 80068fa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2201      	movs	r2, #1
 8006900:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006904:	2300      	movs	r3, #0
}
 8006906:	4618      	mov	r0, r3
 8006908:	3710      	adds	r7, #16
 800690a:	46bd      	mov	sp, r7
 800690c:	bd80      	pop	{r7, pc}

0800690e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800690e:	b580      	push	{r7, lr}
 8006910:	b088      	sub	sp, #32
 8006912:	af00      	add	r7, sp, #0
 8006914:	60f8      	str	r0, [r7, #12]
 8006916:	60b9      	str	r1, [r7, #8]
 8006918:	603b      	str	r3, [r7, #0]
 800691a:	4613      	mov	r3, r2
 800691c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800691e:	f7fb fafb 	bl	8001f18 <HAL_GetTick>
 8006922:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006924:	88fb      	ldrh	r3, [r7, #6]
 8006926:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800692e:	b2db      	uxtb	r3, r3
 8006930:	2b01      	cmp	r3, #1
 8006932:	d001      	beq.n	8006938 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006934:	2302      	movs	r3, #2
 8006936:	e15c      	b.n	8006bf2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d002      	beq.n	8006944 <HAL_SPI_Transmit+0x36>
 800693e:	88fb      	ldrh	r3, [r7, #6]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d101      	bne.n	8006948 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006944:	2301      	movs	r3, #1
 8006946:	e154      	b.n	8006bf2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800694e:	2b01      	cmp	r3, #1
 8006950:	d101      	bne.n	8006956 <HAL_SPI_Transmit+0x48>
 8006952:	2302      	movs	r3, #2
 8006954:	e14d      	b.n	8006bf2 <HAL_SPI_Transmit+0x2e4>
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	2201      	movs	r2, #1
 800695a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	2203      	movs	r2, #3
 8006962:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	2200      	movs	r2, #0
 800696a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	68ba      	ldr	r2, [r7, #8]
 8006970:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	88fa      	ldrh	r2, [r7, #6]
 8006976:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	88fa      	ldrh	r2, [r7, #6]
 800697c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	2200      	movs	r2, #0
 8006982:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	2200      	movs	r2, #0
 8006988:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	2200      	movs	r2, #0
 8006990:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2200      	movs	r2, #0
 8006998:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	2200      	movs	r2, #0
 800699e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	689b      	ldr	r3, [r3, #8]
 80069a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80069a8:	d10f      	bne.n	80069ca <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	681a      	ldr	r2, [r3, #0]
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80069b8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	681a      	ldr	r2, [r3, #0]
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80069c8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069d4:	2b40      	cmp	r3, #64	@ 0x40
 80069d6:	d007      	beq.n	80069e8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	681a      	ldr	r2, [r3, #0]
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80069e6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	68db      	ldr	r3, [r3, #12]
 80069ec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80069f0:	d952      	bls.n	8006a98 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d002      	beq.n	8006a00 <HAL_SPI_Transmit+0xf2>
 80069fa:	8b7b      	ldrh	r3, [r7, #26]
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	d145      	bne.n	8006a8c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a04:	881a      	ldrh	r2, [r3, #0]
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a10:	1c9a      	adds	r2, r3, #2
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a1a:	b29b      	uxth	r3, r3
 8006a1c:	3b01      	subs	r3, #1
 8006a1e:	b29a      	uxth	r2, r3
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006a24:	e032      	b.n	8006a8c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	689b      	ldr	r3, [r3, #8]
 8006a2c:	f003 0302 	and.w	r3, r3, #2
 8006a30:	2b02      	cmp	r3, #2
 8006a32:	d112      	bne.n	8006a5a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a38:	881a      	ldrh	r2, [r3, #0]
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a44:	1c9a      	adds	r2, r3, #2
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a4e:	b29b      	uxth	r3, r3
 8006a50:	3b01      	subs	r3, #1
 8006a52:	b29a      	uxth	r2, r3
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006a58:	e018      	b.n	8006a8c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006a5a:	f7fb fa5d 	bl	8001f18 <HAL_GetTick>
 8006a5e:	4602      	mov	r2, r0
 8006a60:	69fb      	ldr	r3, [r7, #28]
 8006a62:	1ad3      	subs	r3, r2, r3
 8006a64:	683a      	ldr	r2, [r7, #0]
 8006a66:	429a      	cmp	r2, r3
 8006a68:	d803      	bhi.n	8006a72 <HAL_SPI_Transmit+0x164>
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a70:	d102      	bne.n	8006a78 <HAL_SPI_Transmit+0x16a>
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d109      	bne.n	8006a8c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	2201      	movs	r2, #1
 8006a7c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	2200      	movs	r2, #0
 8006a84:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006a88:	2303      	movs	r3, #3
 8006a8a:	e0b2      	b.n	8006bf2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d1c7      	bne.n	8006a26 <HAL_SPI_Transmit+0x118>
 8006a96:	e083      	b.n	8006ba0 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	685b      	ldr	r3, [r3, #4]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d002      	beq.n	8006aa6 <HAL_SPI_Transmit+0x198>
 8006aa0:	8b7b      	ldrh	r3, [r7, #26]
 8006aa2:	2b01      	cmp	r3, #1
 8006aa4:	d177      	bne.n	8006b96 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006aaa:	b29b      	uxth	r3, r3
 8006aac:	2b01      	cmp	r3, #1
 8006aae:	d912      	bls.n	8006ad6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ab4:	881a      	ldrh	r2, [r3, #0]
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ac0:	1c9a      	adds	r2, r3, #2
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006aca:	b29b      	uxth	r3, r3
 8006acc:	3b02      	subs	r3, #2
 8006ace:	b29a      	uxth	r2, r3
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006ad4:	e05f      	b.n	8006b96 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	330c      	adds	r3, #12
 8006ae0:	7812      	ldrb	r2, [r2, #0]
 8006ae2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ae8:	1c5a      	adds	r2, r3, #1
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006af2:	b29b      	uxth	r3, r3
 8006af4:	3b01      	subs	r3, #1
 8006af6:	b29a      	uxth	r2, r3
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006afc:	e04b      	b.n	8006b96 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	689b      	ldr	r3, [r3, #8]
 8006b04:	f003 0302 	and.w	r3, r3, #2
 8006b08:	2b02      	cmp	r3, #2
 8006b0a:	d12b      	bne.n	8006b64 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b10:	b29b      	uxth	r3, r3
 8006b12:	2b01      	cmp	r3, #1
 8006b14:	d912      	bls.n	8006b3c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b1a:	881a      	ldrh	r2, [r3, #0]
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b26:	1c9a      	adds	r2, r3, #2
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	3b02      	subs	r3, #2
 8006b34:	b29a      	uxth	r2, r3
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006b3a:	e02c      	b.n	8006b96 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	330c      	adds	r3, #12
 8006b46:	7812      	ldrb	r2, [r2, #0]
 8006b48:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b4e:	1c5a      	adds	r2, r3, #1
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b58:	b29b      	uxth	r3, r3
 8006b5a:	3b01      	subs	r3, #1
 8006b5c:	b29a      	uxth	r2, r3
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006b62:	e018      	b.n	8006b96 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b64:	f7fb f9d8 	bl	8001f18 <HAL_GetTick>
 8006b68:	4602      	mov	r2, r0
 8006b6a:	69fb      	ldr	r3, [r7, #28]
 8006b6c:	1ad3      	subs	r3, r2, r3
 8006b6e:	683a      	ldr	r2, [r7, #0]
 8006b70:	429a      	cmp	r2, r3
 8006b72:	d803      	bhi.n	8006b7c <HAL_SPI_Transmit+0x26e>
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b7a:	d102      	bne.n	8006b82 <HAL_SPI_Transmit+0x274>
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d109      	bne.n	8006b96 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	2201      	movs	r2, #1
 8006b86:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006b92:	2303      	movs	r3, #3
 8006b94:	e02d      	b.n	8006bf2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b9a:	b29b      	uxth	r3, r3
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d1ae      	bne.n	8006afe <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006ba0:	69fa      	ldr	r2, [r7, #28]
 8006ba2:	6839      	ldr	r1, [r7, #0]
 8006ba4:	68f8      	ldr	r0, [r7, #12]
 8006ba6:	f000 fb65 	bl	8007274 <SPI_EndRxTxTransaction>
 8006baa:	4603      	mov	r3, r0
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d002      	beq.n	8006bb6 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	2220      	movs	r2, #32
 8006bb4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	689b      	ldr	r3, [r3, #8]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d10a      	bne.n	8006bd4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	617b      	str	r3, [r7, #20]
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	68db      	ldr	r3, [r3, #12]
 8006bc8:	617b      	str	r3, [r7, #20]
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	689b      	ldr	r3, [r3, #8]
 8006bd0:	617b      	str	r3, [r7, #20]
 8006bd2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	2201      	movs	r2, #1
 8006bd8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	2200      	movs	r2, #0
 8006be0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d001      	beq.n	8006bf0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8006bec:	2301      	movs	r3, #1
 8006bee:	e000      	b.n	8006bf2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8006bf0:	2300      	movs	r3, #0
  }
}
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	3720      	adds	r7, #32
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}

08006bfa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006bfa:	b580      	push	{r7, lr}
 8006bfc:	b08a      	sub	sp, #40	@ 0x28
 8006bfe:	af00      	add	r7, sp, #0
 8006c00:	60f8      	str	r0, [r7, #12]
 8006c02:	60b9      	str	r1, [r7, #8]
 8006c04:	607a      	str	r2, [r7, #4]
 8006c06:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006c08:	2301      	movs	r3, #1
 8006c0a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006c0c:	f7fb f984 	bl	8001f18 <HAL_GetTick>
 8006c10:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006c18:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	685b      	ldr	r3, [r3, #4]
 8006c1e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006c20:	887b      	ldrh	r3, [r7, #2]
 8006c22:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8006c24:	887b      	ldrh	r3, [r7, #2]
 8006c26:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006c28:	7ffb      	ldrb	r3, [r7, #31]
 8006c2a:	2b01      	cmp	r3, #1
 8006c2c:	d00c      	beq.n	8006c48 <HAL_SPI_TransmitReceive+0x4e>
 8006c2e:	69bb      	ldr	r3, [r7, #24]
 8006c30:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c34:	d106      	bne.n	8006c44 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	689b      	ldr	r3, [r3, #8]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d102      	bne.n	8006c44 <HAL_SPI_TransmitReceive+0x4a>
 8006c3e:	7ffb      	ldrb	r3, [r7, #31]
 8006c40:	2b04      	cmp	r3, #4
 8006c42:	d001      	beq.n	8006c48 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006c44:	2302      	movs	r3, #2
 8006c46:	e1f3      	b.n	8007030 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d005      	beq.n	8006c5a <HAL_SPI_TransmitReceive+0x60>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d002      	beq.n	8006c5a <HAL_SPI_TransmitReceive+0x60>
 8006c54:	887b      	ldrh	r3, [r7, #2]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d101      	bne.n	8006c5e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	e1e8      	b.n	8007030 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006c64:	2b01      	cmp	r3, #1
 8006c66:	d101      	bne.n	8006c6c <HAL_SPI_TransmitReceive+0x72>
 8006c68:	2302      	movs	r3, #2
 8006c6a:	e1e1      	b.n	8007030 <HAL_SPI_TransmitReceive+0x436>
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	2201      	movs	r2, #1
 8006c70:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006c7a:	b2db      	uxtb	r3, r3
 8006c7c:	2b04      	cmp	r3, #4
 8006c7e:	d003      	beq.n	8006c88 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	2205      	movs	r2, #5
 8006c84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	687a      	ldr	r2, [r7, #4]
 8006c92:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	887a      	ldrh	r2, [r7, #2]
 8006c98:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	887a      	ldrh	r2, [r7, #2]
 8006ca0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	68ba      	ldr	r2, [r7, #8]
 8006ca8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	887a      	ldrh	r2, [r7, #2]
 8006cae:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	887a      	ldrh	r2, [r7, #2]
 8006cb4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	2200      	movs	r2, #0
 8006cba:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	68db      	ldr	r3, [r3, #12]
 8006cc6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006cca:	d802      	bhi.n	8006cd2 <HAL_SPI_TransmitReceive+0xd8>
 8006ccc:	8abb      	ldrh	r3, [r7, #20]
 8006cce:	2b01      	cmp	r3, #1
 8006cd0:	d908      	bls.n	8006ce4 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	685a      	ldr	r2, [r3, #4]
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006ce0:	605a      	str	r2, [r3, #4]
 8006ce2:	e007      	b.n	8006cf4 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	685a      	ldr	r2, [r3, #4]
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006cf2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cfe:	2b40      	cmp	r3, #64	@ 0x40
 8006d00:	d007      	beq.n	8006d12 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	681a      	ldr	r2, [r3, #0]
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d10:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	68db      	ldr	r3, [r3, #12]
 8006d16:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006d1a:	f240 8083 	bls.w	8006e24 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	685b      	ldr	r3, [r3, #4]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d002      	beq.n	8006d2c <HAL_SPI_TransmitReceive+0x132>
 8006d26:	8afb      	ldrh	r3, [r7, #22]
 8006d28:	2b01      	cmp	r3, #1
 8006d2a:	d16f      	bne.n	8006e0c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d30:	881a      	ldrh	r2, [r3, #0]
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d3c:	1c9a      	adds	r2, r3, #2
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d46:	b29b      	uxth	r3, r3
 8006d48:	3b01      	subs	r3, #1
 8006d4a:	b29a      	uxth	r2, r3
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006d50:	e05c      	b.n	8006e0c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	689b      	ldr	r3, [r3, #8]
 8006d58:	f003 0302 	and.w	r3, r3, #2
 8006d5c:	2b02      	cmp	r3, #2
 8006d5e:	d11b      	bne.n	8006d98 <HAL_SPI_TransmitReceive+0x19e>
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d64:	b29b      	uxth	r3, r3
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d016      	beq.n	8006d98 <HAL_SPI_TransmitReceive+0x19e>
 8006d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d6c:	2b01      	cmp	r3, #1
 8006d6e:	d113      	bne.n	8006d98 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d74:	881a      	ldrh	r2, [r3, #0]
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d80:	1c9a      	adds	r2, r3, #2
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d8a:	b29b      	uxth	r3, r3
 8006d8c:	3b01      	subs	r3, #1
 8006d8e:	b29a      	uxth	r2, r3
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006d94:	2300      	movs	r3, #0
 8006d96:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	689b      	ldr	r3, [r3, #8]
 8006d9e:	f003 0301 	and.w	r3, r3, #1
 8006da2:	2b01      	cmp	r3, #1
 8006da4:	d11c      	bne.n	8006de0 <HAL_SPI_TransmitReceive+0x1e6>
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006dac:	b29b      	uxth	r3, r3
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d016      	beq.n	8006de0 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	68da      	ldr	r2, [r3, #12]
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dbc:	b292      	uxth	r2, r2
 8006dbe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dc4:	1c9a      	adds	r2, r3, #2
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006dd0:	b29b      	uxth	r3, r3
 8006dd2:	3b01      	subs	r3, #1
 8006dd4:	b29a      	uxth	r2, r3
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006ddc:	2301      	movs	r3, #1
 8006dde:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006de0:	f7fb f89a 	bl	8001f18 <HAL_GetTick>
 8006de4:	4602      	mov	r2, r0
 8006de6:	6a3b      	ldr	r3, [r7, #32]
 8006de8:	1ad3      	subs	r3, r2, r3
 8006dea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006dec:	429a      	cmp	r2, r3
 8006dee:	d80d      	bhi.n	8006e0c <HAL_SPI_TransmitReceive+0x212>
 8006df0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006df6:	d009      	beq.n	8006e0c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	2201      	movs	r2, #1
 8006dfc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	2200      	movs	r2, #0
 8006e04:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006e08:	2303      	movs	r3, #3
 8006e0a:	e111      	b.n	8007030 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e10:	b29b      	uxth	r3, r3
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d19d      	bne.n	8006d52 <HAL_SPI_TransmitReceive+0x158>
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e1c:	b29b      	uxth	r3, r3
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d197      	bne.n	8006d52 <HAL_SPI_TransmitReceive+0x158>
 8006e22:	e0e5      	b.n	8006ff0 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d003      	beq.n	8006e34 <HAL_SPI_TransmitReceive+0x23a>
 8006e2c:	8afb      	ldrh	r3, [r7, #22]
 8006e2e:	2b01      	cmp	r3, #1
 8006e30:	f040 80d1 	bne.w	8006fd6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e38:	b29b      	uxth	r3, r3
 8006e3a:	2b01      	cmp	r3, #1
 8006e3c:	d912      	bls.n	8006e64 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e42:	881a      	ldrh	r2, [r3, #0]
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e4e:	1c9a      	adds	r2, r3, #2
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e58:	b29b      	uxth	r3, r3
 8006e5a:	3b02      	subs	r3, #2
 8006e5c:	b29a      	uxth	r2, r3
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006e62:	e0b8      	b.n	8006fd6 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	330c      	adds	r3, #12
 8006e6e:	7812      	ldrb	r2, [r2, #0]
 8006e70:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e76:	1c5a      	adds	r2, r3, #1
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e80:	b29b      	uxth	r3, r3
 8006e82:	3b01      	subs	r3, #1
 8006e84:	b29a      	uxth	r2, r3
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e8a:	e0a4      	b.n	8006fd6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	689b      	ldr	r3, [r3, #8]
 8006e92:	f003 0302 	and.w	r3, r3, #2
 8006e96:	2b02      	cmp	r3, #2
 8006e98:	d134      	bne.n	8006f04 <HAL_SPI_TransmitReceive+0x30a>
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e9e:	b29b      	uxth	r3, r3
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d02f      	beq.n	8006f04 <HAL_SPI_TransmitReceive+0x30a>
 8006ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ea6:	2b01      	cmp	r3, #1
 8006ea8:	d12c      	bne.n	8006f04 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006eae:	b29b      	uxth	r3, r3
 8006eb0:	2b01      	cmp	r3, #1
 8006eb2:	d912      	bls.n	8006eda <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eb8:	881a      	ldrh	r2, [r3, #0]
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ec4:	1c9a      	adds	r2, r3, #2
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ece:	b29b      	uxth	r3, r3
 8006ed0:	3b02      	subs	r3, #2
 8006ed2:	b29a      	uxth	r2, r3
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006ed8:	e012      	b.n	8006f00 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	330c      	adds	r3, #12
 8006ee4:	7812      	ldrb	r2, [r2, #0]
 8006ee6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eec:	1c5a      	adds	r2, r3, #1
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ef6:	b29b      	uxth	r3, r3
 8006ef8:	3b01      	subs	r3, #1
 8006efa:	b29a      	uxth	r2, r3
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006f00:	2300      	movs	r3, #0
 8006f02:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	689b      	ldr	r3, [r3, #8]
 8006f0a:	f003 0301 	and.w	r3, r3, #1
 8006f0e:	2b01      	cmp	r3, #1
 8006f10:	d148      	bne.n	8006fa4 <HAL_SPI_TransmitReceive+0x3aa>
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f18:	b29b      	uxth	r3, r3
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d042      	beq.n	8006fa4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f24:	b29b      	uxth	r3, r3
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	d923      	bls.n	8006f72 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	68da      	ldr	r2, [r3, #12]
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f34:	b292      	uxth	r2, r2
 8006f36:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f3c:	1c9a      	adds	r2, r3, #2
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f48:	b29b      	uxth	r3, r3
 8006f4a:	3b02      	subs	r3, #2
 8006f4c:	b29a      	uxth	r2, r3
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f5a:	b29b      	uxth	r3, r3
 8006f5c:	2b01      	cmp	r3, #1
 8006f5e:	d81f      	bhi.n	8006fa0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	685a      	ldr	r2, [r3, #4]
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006f6e:	605a      	str	r2, [r3, #4]
 8006f70:	e016      	b.n	8006fa0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f103 020c 	add.w	r2, r3, #12
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f7e:	7812      	ldrb	r2, [r2, #0]
 8006f80:	b2d2      	uxtb	r2, r2
 8006f82:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f88:	1c5a      	adds	r2, r3, #1
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f94:	b29b      	uxth	r3, r3
 8006f96:	3b01      	subs	r3, #1
 8006f98:	b29a      	uxth	r2, r3
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006fa4:	f7fa ffb8 	bl	8001f18 <HAL_GetTick>
 8006fa8:	4602      	mov	r2, r0
 8006faa:	6a3b      	ldr	r3, [r7, #32]
 8006fac:	1ad3      	subs	r3, r2, r3
 8006fae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fb0:	429a      	cmp	r2, r3
 8006fb2:	d803      	bhi.n	8006fbc <HAL_SPI_TransmitReceive+0x3c2>
 8006fb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fba:	d102      	bne.n	8006fc2 <HAL_SPI_TransmitReceive+0x3c8>
 8006fbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d109      	bne.n	8006fd6 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	2201      	movs	r2, #1
 8006fc6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	2200      	movs	r2, #0
 8006fce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006fd2:	2303      	movs	r3, #3
 8006fd4:	e02c      	b.n	8007030 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006fda:	b29b      	uxth	r3, r3
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	f47f af55 	bne.w	8006e8c <HAL_SPI_TransmitReceive+0x292>
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006fe8:	b29b      	uxth	r3, r3
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	f47f af4e 	bne.w	8006e8c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006ff0:	6a3a      	ldr	r2, [r7, #32]
 8006ff2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006ff4:	68f8      	ldr	r0, [r7, #12]
 8006ff6:	f000 f93d 	bl	8007274 <SPI_EndRxTxTransaction>
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d008      	beq.n	8007012 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2220      	movs	r2, #32
 8007004:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	2200      	movs	r2, #0
 800700a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800700e:	2301      	movs	r3, #1
 8007010:	e00e      	b.n	8007030 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	2201      	movs	r2, #1
 8007016:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	2200      	movs	r2, #0
 800701e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007026:	2b00      	cmp	r3, #0
 8007028:	d001      	beq.n	800702e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800702a:	2301      	movs	r3, #1
 800702c:	e000      	b.n	8007030 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800702e:	2300      	movs	r3, #0
  }
}
 8007030:	4618      	mov	r0, r3
 8007032:	3728      	adds	r7, #40	@ 0x28
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}

08007038 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b088      	sub	sp, #32
 800703c:	af00      	add	r7, sp, #0
 800703e:	60f8      	str	r0, [r7, #12]
 8007040:	60b9      	str	r1, [r7, #8]
 8007042:	603b      	str	r3, [r7, #0]
 8007044:	4613      	mov	r3, r2
 8007046:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007048:	f7fa ff66 	bl	8001f18 <HAL_GetTick>
 800704c:	4602      	mov	r2, r0
 800704e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007050:	1a9b      	subs	r3, r3, r2
 8007052:	683a      	ldr	r2, [r7, #0]
 8007054:	4413      	add	r3, r2
 8007056:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007058:	f7fa ff5e 	bl	8001f18 <HAL_GetTick>
 800705c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800705e:	4b39      	ldr	r3, [pc, #228]	@ (8007144 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	015b      	lsls	r3, r3, #5
 8007064:	0d1b      	lsrs	r3, r3, #20
 8007066:	69fa      	ldr	r2, [r7, #28]
 8007068:	fb02 f303 	mul.w	r3, r2, r3
 800706c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800706e:	e054      	b.n	800711a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007076:	d050      	beq.n	800711a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007078:	f7fa ff4e 	bl	8001f18 <HAL_GetTick>
 800707c:	4602      	mov	r2, r0
 800707e:	69bb      	ldr	r3, [r7, #24]
 8007080:	1ad3      	subs	r3, r2, r3
 8007082:	69fa      	ldr	r2, [r7, #28]
 8007084:	429a      	cmp	r2, r3
 8007086:	d902      	bls.n	800708e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007088:	69fb      	ldr	r3, [r7, #28]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d13d      	bne.n	800710a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	685a      	ldr	r2, [r3, #4]
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800709c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	685b      	ldr	r3, [r3, #4]
 80070a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80070a6:	d111      	bne.n	80070cc <SPI_WaitFlagStateUntilTimeout+0x94>
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	689b      	ldr	r3, [r3, #8]
 80070ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070b0:	d004      	beq.n	80070bc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	689b      	ldr	r3, [r3, #8]
 80070b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070ba:	d107      	bne.n	80070cc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	681a      	ldr	r2, [r3, #0]
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80070ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070d4:	d10f      	bne.n	80070f6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	681a      	ldr	r2, [r3, #0]
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80070e4:	601a      	str	r2, [r3, #0]
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	681a      	ldr	r2, [r3, #0]
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80070f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	2201      	movs	r2, #1
 80070fa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2200      	movs	r2, #0
 8007102:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007106:	2303      	movs	r3, #3
 8007108:	e017      	b.n	800713a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800710a:	697b      	ldr	r3, [r7, #20]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d101      	bne.n	8007114 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007110:	2300      	movs	r3, #0
 8007112:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	3b01      	subs	r3, #1
 8007118:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	689a      	ldr	r2, [r3, #8]
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	4013      	ands	r3, r2
 8007124:	68ba      	ldr	r2, [r7, #8]
 8007126:	429a      	cmp	r2, r3
 8007128:	bf0c      	ite	eq
 800712a:	2301      	moveq	r3, #1
 800712c:	2300      	movne	r3, #0
 800712e:	b2db      	uxtb	r3, r3
 8007130:	461a      	mov	r2, r3
 8007132:	79fb      	ldrb	r3, [r7, #7]
 8007134:	429a      	cmp	r2, r3
 8007136:	d19b      	bne.n	8007070 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007138:	2300      	movs	r3, #0
}
 800713a:	4618      	mov	r0, r3
 800713c:	3720      	adds	r7, #32
 800713e:	46bd      	mov	sp, r7
 8007140:	bd80      	pop	{r7, pc}
 8007142:	bf00      	nop
 8007144:	20000000 	.word	0x20000000

08007148 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b08a      	sub	sp, #40	@ 0x28
 800714c:	af00      	add	r7, sp, #0
 800714e:	60f8      	str	r0, [r7, #12]
 8007150:	60b9      	str	r1, [r7, #8]
 8007152:	607a      	str	r2, [r7, #4]
 8007154:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007156:	2300      	movs	r3, #0
 8007158:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800715a:	f7fa fedd 	bl	8001f18 <HAL_GetTick>
 800715e:	4602      	mov	r2, r0
 8007160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007162:	1a9b      	subs	r3, r3, r2
 8007164:	683a      	ldr	r2, [r7, #0]
 8007166:	4413      	add	r3, r2
 8007168:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800716a:	f7fa fed5 	bl	8001f18 <HAL_GetTick>
 800716e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	330c      	adds	r3, #12
 8007176:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007178:	4b3d      	ldr	r3, [pc, #244]	@ (8007270 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800717a:	681a      	ldr	r2, [r3, #0]
 800717c:	4613      	mov	r3, r2
 800717e:	009b      	lsls	r3, r3, #2
 8007180:	4413      	add	r3, r2
 8007182:	00da      	lsls	r2, r3, #3
 8007184:	1ad3      	subs	r3, r2, r3
 8007186:	0d1b      	lsrs	r3, r3, #20
 8007188:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800718a:	fb02 f303 	mul.w	r3, r2, r3
 800718e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007190:	e060      	b.n	8007254 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007198:	d107      	bne.n	80071aa <SPI_WaitFifoStateUntilTimeout+0x62>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d104      	bne.n	80071aa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80071a0:	69fb      	ldr	r3, [r7, #28]
 80071a2:	781b      	ldrb	r3, [r3, #0]
 80071a4:	b2db      	uxtb	r3, r3
 80071a6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80071a8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071b0:	d050      	beq.n	8007254 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80071b2:	f7fa feb1 	bl	8001f18 <HAL_GetTick>
 80071b6:	4602      	mov	r2, r0
 80071b8:	6a3b      	ldr	r3, [r7, #32]
 80071ba:	1ad3      	subs	r3, r2, r3
 80071bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071be:	429a      	cmp	r2, r3
 80071c0:	d902      	bls.n	80071c8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80071c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d13d      	bne.n	8007244 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	685a      	ldr	r2, [r3, #4]
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80071d6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80071e0:	d111      	bne.n	8007206 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	689b      	ldr	r3, [r3, #8]
 80071e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071ea:	d004      	beq.n	80071f6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	689b      	ldr	r3, [r3, #8]
 80071f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071f4:	d107      	bne.n	8007206 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	681a      	ldr	r2, [r3, #0]
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007204:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800720a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800720e:	d10f      	bne.n	8007230 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	681a      	ldr	r2, [r3, #0]
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800721e:	601a      	str	r2, [r3, #0]
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	681a      	ldr	r2, [r3, #0]
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800722e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2201      	movs	r2, #1
 8007234:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	2200      	movs	r2, #0
 800723c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007240:	2303      	movs	r3, #3
 8007242:	e010      	b.n	8007266 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007244:	69bb      	ldr	r3, [r7, #24]
 8007246:	2b00      	cmp	r3, #0
 8007248:	d101      	bne.n	800724e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800724a:	2300      	movs	r3, #0
 800724c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800724e:	69bb      	ldr	r3, [r7, #24]
 8007250:	3b01      	subs	r3, #1
 8007252:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	689a      	ldr	r2, [r3, #8]
 800725a:	68bb      	ldr	r3, [r7, #8]
 800725c:	4013      	ands	r3, r2
 800725e:	687a      	ldr	r2, [r7, #4]
 8007260:	429a      	cmp	r2, r3
 8007262:	d196      	bne.n	8007192 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007264:	2300      	movs	r3, #0
}
 8007266:	4618      	mov	r0, r3
 8007268:	3728      	adds	r7, #40	@ 0x28
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}
 800726e:	bf00      	nop
 8007270:	20000000 	.word	0x20000000

08007274 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007274:	b580      	push	{r7, lr}
 8007276:	b086      	sub	sp, #24
 8007278:	af02      	add	r7, sp, #8
 800727a:	60f8      	str	r0, [r7, #12]
 800727c:	60b9      	str	r1, [r7, #8]
 800727e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	9300      	str	r3, [sp, #0]
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	2200      	movs	r2, #0
 8007288:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800728c:	68f8      	ldr	r0, [r7, #12]
 800728e:	f7ff ff5b 	bl	8007148 <SPI_WaitFifoStateUntilTimeout>
 8007292:	4603      	mov	r3, r0
 8007294:	2b00      	cmp	r3, #0
 8007296:	d007      	beq.n	80072a8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800729c:	f043 0220 	orr.w	r2, r3, #32
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80072a4:	2303      	movs	r3, #3
 80072a6:	e027      	b.n	80072f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	9300      	str	r3, [sp, #0]
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	2200      	movs	r2, #0
 80072b0:	2180      	movs	r1, #128	@ 0x80
 80072b2:	68f8      	ldr	r0, [r7, #12]
 80072b4:	f7ff fec0 	bl	8007038 <SPI_WaitFlagStateUntilTimeout>
 80072b8:	4603      	mov	r3, r0
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d007      	beq.n	80072ce <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072c2:	f043 0220 	orr.w	r2, r3, #32
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80072ca:	2303      	movs	r3, #3
 80072cc:	e014      	b.n	80072f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	9300      	str	r3, [sp, #0]
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	2200      	movs	r2, #0
 80072d6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80072da:	68f8      	ldr	r0, [r7, #12]
 80072dc:	f7ff ff34 	bl	8007148 <SPI_WaitFifoStateUntilTimeout>
 80072e0:	4603      	mov	r3, r0
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d007      	beq.n	80072f6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072ea:	f043 0220 	orr.w	r2, r3, #32
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80072f2:	2303      	movs	r3, #3
 80072f4:	e000      	b.n	80072f8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80072f6:	2300      	movs	r3, #0
}
 80072f8:	4618      	mov	r0, r3
 80072fa:	3710      	adds	r7, #16
 80072fc:	46bd      	mov	sp, r7
 80072fe:	bd80      	pop	{r7, pc}

08007300 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b082      	sub	sp, #8
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d101      	bne.n	8007312 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800730e:	2301      	movs	r3, #1
 8007310:	e049      	b.n	80073a6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007318:	b2db      	uxtb	r3, r3
 800731a:	2b00      	cmp	r3, #0
 800731c:	d106      	bne.n	800732c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2200      	movs	r2, #0
 8007322:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f000 f841 	bl	80073ae <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2202      	movs	r2, #2
 8007330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681a      	ldr	r2, [r3, #0]
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	3304      	adds	r3, #4
 800733c:	4619      	mov	r1, r3
 800733e:	4610      	mov	r0, r2
 8007340:	f000 f9e0 	bl	8007704 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2201      	movs	r2, #1
 8007348:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2201      	movs	r2, #1
 8007350:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2201      	movs	r2, #1
 8007358:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2201      	movs	r2, #1
 8007360:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2201      	movs	r2, #1
 8007368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2201      	movs	r2, #1
 8007370:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2201      	movs	r2, #1
 8007378:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2201      	movs	r2, #1
 8007380:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2201      	movs	r2, #1
 8007388:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2201      	movs	r2, #1
 8007390:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2201      	movs	r2, #1
 8007398:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2201      	movs	r2, #1
 80073a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80073a4:	2300      	movs	r3, #0
}
 80073a6:	4618      	mov	r0, r3
 80073a8:	3708      	adds	r7, #8
 80073aa:	46bd      	mov	sp, r7
 80073ac:	bd80      	pop	{r7, pc}

080073ae <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80073ae:	b480      	push	{r7}
 80073b0:	b083      	sub	sp, #12
 80073b2:	af00      	add	r7, sp, #0
 80073b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80073b6:	bf00      	nop
 80073b8:	370c      	adds	r7, #12
 80073ba:	46bd      	mov	sp, r7
 80073bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c0:	4770      	bx	lr
	...

080073c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80073c4:	b480      	push	{r7}
 80073c6:	b085      	sub	sp, #20
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073d2:	b2db      	uxtb	r3, r3
 80073d4:	2b01      	cmp	r3, #1
 80073d6:	d001      	beq.n	80073dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80073d8:	2301      	movs	r3, #1
 80073da:	e04f      	b.n	800747c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2202      	movs	r2, #2
 80073e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	68da      	ldr	r2, [r3, #12]
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f042 0201 	orr.w	r2, r2, #1
 80073f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4a23      	ldr	r2, [pc, #140]	@ (8007488 <HAL_TIM_Base_Start_IT+0xc4>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d01d      	beq.n	800743a <HAL_TIM_Base_Start_IT+0x76>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007406:	d018      	beq.n	800743a <HAL_TIM_Base_Start_IT+0x76>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4a1f      	ldr	r2, [pc, #124]	@ (800748c <HAL_TIM_Base_Start_IT+0xc8>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d013      	beq.n	800743a <HAL_TIM_Base_Start_IT+0x76>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	4a1e      	ldr	r2, [pc, #120]	@ (8007490 <HAL_TIM_Base_Start_IT+0xcc>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d00e      	beq.n	800743a <HAL_TIM_Base_Start_IT+0x76>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a1c      	ldr	r2, [pc, #112]	@ (8007494 <HAL_TIM_Base_Start_IT+0xd0>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d009      	beq.n	800743a <HAL_TIM_Base_Start_IT+0x76>
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4a1b      	ldr	r2, [pc, #108]	@ (8007498 <HAL_TIM_Base_Start_IT+0xd4>)
 800742c:	4293      	cmp	r3, r2
 800742e:	d004      	beq.n	800743a <HAL_TIM_Base_Start_IT+0x76>
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	4a19      	ldr	r2, [pc, #100]	@ (800749c <HAL_TIM_Base_Start_IT+0xd8>)
 8007436:	4293      	cmp	r3, r2
 8007438:	d115      	bne.n	8007466 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	689a      	ldr	r2, [r3, #8]
 8007440:	4b17      	ldr	r3, [pc, #92]	@ (80074a0 <HAL_TIM_Base_Start_IT+0xdc>)
 8007442:	4013      	ands	r3, r2
 8007444:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	2b06      	cmp	r3, #6
 800744a:	d015      	beq.n	8007478 <HAL_TIM_Base_Start_IT+0xb4>
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007452:	d011      	beq.n	8007478 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	681a      	ldr	r2, [r3, #0]
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f042 0201 	orr.w	r2, r2, #1
 8007462:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007464:	e008      	b.n	8007478 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	681a      	ldr	r2, [r3, #0]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f042 0201 	orr.w	r2, r2, #1
 8007474:	601a      	str	r2, [r3, #0]
 8007476:	e000      	b.n	800747a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007478:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800747a:	2300      	movs	r3, #0
}
 800747c:	4618      	mov	r0, r3
 800747e:	3714      	adds	r7, #20
 8007480:	46bd      	mov	sp, r7
 8007482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007486:	4770      	bx	lr
 8007488:	40012c00 	.word	0x40012c00
 800748c:	40000400 	.word	0x40000400
 8007490:	40000800 	.word	0x40000800
 8007494:	40000c00 	.word	0x40000c00
 8007498:	40013400 	.word	0x40013400
 800749c:	40014000 	.word	0x40014000
 80074a0:	00010007 	.word	0x00010007

080074a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b084      	sub	sp, #16
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	68db      	ldr	r3, [r3, #12]
 80074b2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	691b      	ldr	r3, [r3, #16]
 80074ba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80074bc:	68bb      	ldr	r3, [r7, #8]
 80074be:	f003 0302 	and.w	r3, r3, #2
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d020      	beq.n	8007508 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	f003 0302 	and.w	r3, r3, #2
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d01b      	beq.n	8007508 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f06f 0202 	mvn.w	r2, #2
 80074d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2201      	movs	r2, #1
 80074de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	699b      	ldr	r3, [r3, #24]
 80074e6:	f003 0303 	and.w	r3, r3, #3
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d003      	beq.n	80074f6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80074ee:	6878      	ldr	r0, [r7, #4]
 80074f0:	f000 f8e9 	bl	80076c6 <HAL_TIM_IC_CaptureCallback>
 80074f4:	e005      	b.n	8007502 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80074f6:	6878      	ldr	r0, [r7, #4]
 80074f8:	f000 f8db 	bl	80076b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074fc:	6878      	ldr	r0, [r7, #4]
 80074fe:	f000 f8ec 	bl	80076da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2200      	movs	r2, #0
 8007506:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	f003 0304 	and.w	r3, r3, #4
 800750e:	2b00      	cmp	r3, #0
 8007510:	d020      	beq.n	8007554 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	f003 0304 	and.w	r3, r3, #4
 8007518:	2b00      	cmp	r3, #0
 800751a:	d01b      	beq.n	8007554 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f06f 0204 	mvn.w	r2, #4
 8007524:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2202      	movs	r2, #2
 800752a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	699b      	ldr	r3, [r3, #24]
 8007532:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007536:	2b00      	cmp	r3, #0
 8007538:	d003      	beq.n	8007542 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f000 f8c3 	bl	80076c6 <HAL_TIM_IC_CaptureCallback>
 8007540:	e005      	b.n	800754e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007542:	6878      	ldr	r0, [r7, #4]
 8007544:	f000 f8b5 	bl	80076b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007548:	6878      	ldr	r0, [r7, #4]
 800754a:	f000 f8c6 	bl	80076da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2200      	movs	r2, #0
 8007552:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007554:	68bb      	ldr	r3, [r7, #8]
 8007556:	f003 0308 	and.w	r3, r3, #8
 800755a:	2b00      	cmp	r3, #0
 800755c:	d020      	beq.n	80075a0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	f003 0308 	and.w	r3, r3, #8
 8007564:	2b00      	cmp	r3, #0
 8007566:	d01b      	beq.n	80075a0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f06f 0208 	mvn.w	r2, #8
 8007570:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2204      	movs	r2, #4
 8007576:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	69db      	ldr	r3, [r3, #28]
 800757e:	f003 0303 	and.w	r3, r3, #3
 8007582:	2b00      	cmp	r3, #0
 8007584:	d003      	beq.n	800758e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007586:	6878      	ldr	r0, [r7, #4]
 8007588:	f000 f89d 	bl	80076c6 <HAL_TIM_IC_CaptureCallback>
 800758c:	e005      	b.n	800759a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f000 f88f 	bl	80076b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007594:	6878      	ldr	r0, [r7, #4]
 8007596:	f000 f8a0 	bl	80076da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2200      	movs	r2, #0
 800759e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	f003 0310 	and.w	r3, r3, #16
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d020      	beq.n	80075ec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	f003 0310 	and.w	r3, r3, #16
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d01b      	beq.n	80075ec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f06f 0210 	mvn.w	r2, #16
 80075bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2208      	movs	r2, #8
 80075c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	69db      	ldr	r3, [r3, #28]
 80075ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d003      	beq.n	80075da <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075d2:	6878      	ldr	r0, [r7, #4]
 80075d4:	f000 f877 	bl	80076c6 <HAL_TIM_IC_CaptureCallback>
 80075d8:	e005      	b.n	80075e6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	f000 f869 	bl	80076b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075e0:	6878      	ldr	r0, [r7, #4]
 80075e2:	f000 f87a 	bl	80076da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2200      	movs	r2, #0
 80075ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	f003 0301 	and.w	r3, r3, #1
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d00c      	beq.n	8007610 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	f003 0301 	and.w	r3, r3, #1
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d007      	beq.n	8007610 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f06f 0201 	mvn.w	r2, #1
 8007608:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800760a:	6878      	ldr	r0, [r7, #4]
 800760c:	f7f9 fcb6 	bl	8000f7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007616:	2b00      	cmp	r3, #0
 8007618:	d104      	bne.n	8007624 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007620:	2b00      	cmp	r3, #0
 8007622:	d00c      	beq.n	800763e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800762a:	2b00      	cmp	r3, #0
 800762c:	d007      	beq.n	800763e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007636:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007638:	6878      	ldr	r0, [r7, #4]
 800763a:	f000 f913 	bl	8007864 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007644:	2b00      	cmp	r3, #0
 8007646:	d00c      	beq.n	8007662 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800764e:	2b00      	cmp	r3, #0
 8007650:	d007      	beq.n	8007662 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800765a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800765c:	6878      	ldr	r0, [r7, #4]
 800765e:	f000 f90b 	bl	8007878 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007662:	68bb      	ldr	r3, [r7, #8]
 8007664:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007668:	2b00      	cmp	r3, #0
 800766a:	d00c      	beq.n	8007686 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007672:	2b00      	cmp	r3, #0
 8007674:	d007      	beq.n	8007686 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800767e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007680:	6878      	ldr	r0, [r7, #4]
 8007682:	f000 f834 	bl	80076ee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007686:	68bb      	ldr	r3, [r7, #8]
 8007688:	f003 0320 	and.w	r3, r3, #32
 800768c:	2b00      	cmp	r3, #0
 800768e:	d00c      	beq.n	80076aa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	f003 0320 	and.w	r3, r3, #32
 8007696:	2b00      	cmp	r3, #0
 8007698:	d007      	beq.n	80076aa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f06f 0220 	mvn.w	r2, #32
 80076a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80076a4:	6878      	ldr	r0, [r7, #4]
 80076a6:	f000 f8d3 	bl	8007850 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80076aa:	bf00      	nop
 80076ac:	3710      	adds	r7, #16
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bd80      	pop	{r7, pc}

080076b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80076b2:	b480      	push	{r7}
 80076b4:	b083      	sub	sp, #12
 80076b6:	af00      	add	r7, sp, #0
 80076b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80076ba:	bf00      	nop
 80076bc:	370c      	adds	r7, #12
 80076be:	46bd      	mov	sp, r7
 80076c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c4:	4770      	bx	lr

080076c6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80076c6:	b480      	push	{r7}
 80076c8:	b083      	sub	sp, #12
 80076ca:	af00      	add	r7, sp, #0
 80076cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80076ce:	bf00      	nop
 80076d0:	370c      	adds	r7, #12
 80076d2:	46bd      	mov	sp, r7
 80076d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d8:	4770      	bx	lr

080076da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80076da:	b480      	push	{r7}
 80076dc:	b083      	sub	sp, #12
 80076de:	af00      	add	r7, sp, #0
 80076e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80076e2:	bf00      	nop
 80076e4:	370c      	adds	r7, #12
 80076e6:	46bd      	mov	sp, r7
 80076e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ec:	4770      	bx	lr

080076ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80076ee:	b480      	push	{r7}
 80076f0:	b083      	sub	sp, #12
 80076f2:	af00      	add	r7, sp, #0
 80076f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80076f6:	bf00      	nop
 80076f8:	370c      	adds	r7, #12
 80076fa:	46bd      	mov	sp, r7
 80076fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007700:	4770      	bx	lr
	...

08007704 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007704:	b480      	push	{r7}
 8007706:	b085      	sub	sp, #20
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
 800770c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	4a46      	ldr	r2, [pc, #280]	@ (8007830 <TIM_Base_SetConfig+0x12c>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d013      	beq.n	8007744 <TIM_Base_SetConfig+0x40>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007722:	d00f      	beq.n	8007744 <TIM_Base_SetConfig+0x40>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	4a43      	ldr	r2, [pc, #268]	@ (8007834 <TIM_Base_SetConfig+0x130>)
 8007728:	4293      	cmp	r3, r2
 800772a:	d00b      	beq.n	8007744 <TIM_Base_SetConfig+0x40>
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	4a42      	ldr	r2, [pc, #264]	@ (8007838 <TIM_Base_SetConfig+0x134>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d007      	beq.n	8007744 <TIM_Base_SetConfig+0x40>
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	4a41      	ldr	r2, [pc, #260]	@ (800783c <TIM_Base_SetConfig+0x138>)
 8007738:	4293      	cmp	r3, r2
 800773a:	d003      	beq.n	8007744 <TIM_Base_SetConfig+0x40>
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	4a40      	ldr	r2, [pc, #256]	@ (8007840 <TIM_Base_SetConfig+0x13c>)
 8007740:	4293      	cmp	r3, r2
 8007742:	d108      	bne.n	8007756 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800774a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	685b      	ldr	r3, [r3, #4]
 8007750:	68fa      	ldr	r2, [r7, #12]
 8007752:	4313      	orrs	r3, r2
 8007754:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	4a35      	ldr	r2, [pc, #212]	@ (8007830 <TIM_Base_SetConfig+0x12c>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d01f      	beq.n	800779e <TIM_Base_SetConfig+0x9a>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007764:	d01b      	beq.n	800779e <TIM_Base_SetConfig+0x9a>
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	4a32      	ldr	r2, [pc, #200]	@ (8007834 <TIM_Base_SetConfig+0x130>)
 800776a:	4293      	cmp	r3, r2
 800776c:	d017      	beq.n	800779e <TIM_Base_SetConfig+0x9a>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	4a31      	ldr	r2, [pc, #196]	@ (8007838 <TIM_Base_SetConfig+0x134>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d013      	beq.n	800779e <TIM_Base_SetConfig+0x9a>
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	4a30      	ldr	r2, [pc, #192]	@ (800783c <TIM_Base_SetConfig+0x138>)
 800777a:	4293      	cmp	r3, r2
 800777c:	d00f      	beq.n	800779e <TIM_Base_SetConfig+0x9a>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	4a2f      	ldr	r2, [pc, #188]	@ (8007840 <TIM_Base_SetConfig+0x13c>)
 8007782:	4293      	cmp	r3, r2
 8007784:	d00b      	beq.n	800779e <TIM_Base_SetConfig+0x9a>
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	4a2e      	ldr	r2, [pc, #184]	@ (8007844 <TIM_Base_SetConfig+0x140>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d007      	beq.n	800779e <TIM_Base_SetConfig+0x9a>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	4a2d      	ldr	r2, [pc, #180]	@ (8007848 <TIM_Base_SetConfig+0x144>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d003      	beq.n	800779e <TIM_Base_SetConfig+0x9a>
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	4a2c      	ldr	r2, [pc, #176]	@ (800784c <TIM_Base_SetConfig+0x148>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d108      	bne.n	80077b0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80077a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	68db      	ldr	r3, [r3, #12]
 80077aa:	68fa      	ldr	r2, [r7, #12]
 80077ac:	4313      	orrs	r3, r2
 80077ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	695b      	ldr	r3, [r3, #20]
 80077ba:	4313      	orrs	r3, r2
 80077bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	68fa      	ldr	r2, [r7, #12]
 80077c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	689a      	ldr	r2, [r3, #8]
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	681a      	ldr	r2, [r3, #0]
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	4a16      	ldr	r2, [pc, #88]	@ (8007830 <TIM_Base_SetConfig+0x12c>)
 80077d8:	4293      	cmp	r3, r2
 80077da:	d00f      	beq.n	80077fc <TIM_Base_SetConfig+0xf8>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	4a18      	ldr	r2, [pc, #96]	@ (8007840 <TIM_Base_SetConfig+0x13c>)
 80077e0:	4293      	cmp	r3, r2
 80077e2:	d00b      	beq.n	80077fc <TIM_Base_SetConfig+0xf8>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	4a17      	ldr	r2, [pc, #92]	@ (8007844 <TIM_Base_SetConfig+0x140>)
 80077e8:	4293      	cmp	r3, r2
 80077ea:	d007      	beq.n	80077fc <TIM_Base_SetConfig+0xf8>
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	4a16      	ldr	r2, [pc, #88]	@ (8007848 <TIM_Base_SetConfig+0x144>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d003      	beq.n	80077fc <TIM_Base_SetConfig+0xf8>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	4a15      	ldr	r2, [pc, #84]	@ (800784c <TIM_Base_SetConfig+0x148>)
 80077f8:	4293      	cmp	r3, r2
 80077fa:	d103      	bne.n	8007804 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	691a      	ldr	r2, [r3, #16]
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2201      	movs	r2, #1
 8007808:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	691b      	ldr	r3, [r3, #16]
 800780e:	f003 0301 	and.w	r3, r3, #1
 8007812:	2b01      	cmp	r3, #1
 8007814:	d105      	bne.n	8007822 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	691b      	ldr	r3, [r3, #16]
 800781a:	f023 0201 	bic.w	r2, r3, #1
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	611a      	str	r2, [r3, #16]
  }
}
 8007822:	bf00      	nop
 8007824:	3714      	adds	r7, #20
 8007826:	46bd      	mov	sp, r7
 8007828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782c:	4770      	bx	lr
 800782e:	bf00      	nop
 8007830:	40012c00 	.word	0x40012c00
 8007834:	40000400 	.word	0x40000400
 8007838:	40000800 	.word	0x40000800
 800783c:	40000c00 	.word	0x40000c00
 8007840:	40013400 	.word	0x40013400
 8007844:	40014000 	.word	0x40014000
 8007848:	40014400 	.word	0x40014400
 800784c:	40014800 	.word	0x40014800

08007850 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007850:	b480      	push	{r7}
 8007852:	b083      	sub	sp, #12
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007858:	bf00      	nop
 800785a:	370c      	adds	r7, #12
 800785c:	46bd      	mov	sp, r7
 800785e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007862:	4770      	bx	lr

08007864 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007864:	b480      	push	{r7}
 8007866:	b083      	sub	sp, #12
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800786c:	bf00      	nop
 800786e:	370c      	adds	r7, #12
 8007870:	46bd      	mov	sp, r7
 8007872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007876:	4770      	bx	lr

08007878 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007878:	b480      	push	{r7}
 800787a:	b083      	sub	sp, #12
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007880:	bf00      	nop
 8007882:	370c      	adds	r7, #12
 8007884:	46bd      	mov	sp, r7
 8007886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788a:	4770      	bx	lr

0800788c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b082      	sub	sp, #8
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d101      	bne.n	800789e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800789a:	2301      	movs	r3, #1
 800789c:	e040      	b.n	8007920 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d106      	bne.n	80078b4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2200      	movs	r2, #0
 80078aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80078ae:	6878      	ldr	r0, [r7, #4]
 80078b0:	f7fa fa70 	bl	8001d94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2224      	movs	r2, #36	@ 0x24
 80078b8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	681a      	ldr	r2, [r3, #0]
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f022 0201 	bic.w	r2, r2, #1
 80078c8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d002      	beq.n	80078d8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80078d2:	6878      	ldr	r0, [r7, #4]
 80078d4:	f000 ff58 	bl	8008788 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f000 fc9d 	bl	8008218 <UART_SetConfig>
 80078de:	4603      	mov	r3, r0
 80078e0:	2b01      	cmp	r3, #1
 80078e2:	d101      	bne.n	80078e8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80078e4:	2301      	movs	r3, #1
 80078e6:	e01b      	b.n	8007920 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	685a      	ldr	r2, [r3, #4]
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80078f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	689a      	ldr	r2, [r3, #8]
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007906:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	681a      	ldr	r2, [r3, #0]
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f042 0201 	orr.w	r2, r2, #1
 8007916:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007918:	6878      	ldr	r0, [r7, #4]
 800791a:	f000 ffd7 	bl	80088cc <UART_CheckIdleState>
 800791e:	4603      	mov	r3, r0
}
 8007920:	4618      	mov	r0, r3
 8007922:	3708      	adds	r7, #8
 8007924:	46bd      	mov	sp, r7
 8007926:	bd80      	pop	{r7, pc}

08007928 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b08a      	sub	sp, #40	@ 0x28
 800792c:	af02      	add	r7, sp, #8
 800792e:	60f8      	str	r0, [r7, #12]
 8007930:	60b9      	str	r1, [r7, #8]
 8007932:	603b      	str	r3, [r7, #0]
 8007934:	4613      	mov	r3, r2
 8007936:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800793c:	2b20      	cmp	r3, #32
 800793e:	d177      	bne.n	8007a30 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007940:	68bb      	ldr	r3, [r7, #8]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d002      	beq.n	800794c <HAL_UART_Transmit+0x24>
 8007946:	88fb      	ldrh	r3, [r7, #6]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d101      	bne.n	8007950 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800794c:	2301      	movs	r3, #1
 800794e:	e070      	b.n	8007a32 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	2200      	movs	r2, #0
 8007954:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	2221      	movs	r2, #33	@ 0x21
 800795c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800795e:	f7fa fadb 	bl	8001f18 <HAL_GetTick>
 8007962:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	88fa      	ldrh	r2, [r7, #6]
 8007968:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	88fa      	ldrh	r2, [r7, #6]
 8007970:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	689b      	ldr	r3, [r3, #8]
 8007978:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800797c:	d108      	bne.n	8007990 <HAL_UART_Transmit+0x68>
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	691b      	ldr	r3, [r3, #16]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d104      	bne.n	8007990 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007986:	2300      	movs	r3, #0
 8007988:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800798a:	68bb      	ldr	r3, [r7, #8]
 800798c:	61bb      	str	r3, [r7, #24]
 800798e:	e003      	b.n	8007998 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007994:	2300      	movs	r3, #0
 8007996:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007998:	e02f      	b.n	80079fa <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	9300      	str	r3, [sp, #0]
 800799e:	697b      	ldr	r3, [r7, #20]
 80079a0:	2200      	movs	r2, #0
 80079a2:	2180      	movs	r1, #128	@ 0x80
 80079a4:	68f8      	ldr	r0, [r7, #12]
 80079a6:	f001 f839 	bl	8008a1c <UART_WaitOnFlagUntilTimeout>
 80079aa:	4603      	mov	r3, r0
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d004      	beq.n	80079ba <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2220      	movs	r2, #32
 80079b4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80079b6:	2303      	movs	r3, #3
 80079b8:	e03b      	b.n	8007a32 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80079ba:	69fb      	ldr	r3, [r7, #28]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d10b      	bne.n	80079d8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80079c0:	69bb      	ldr	r3, [r7, #24]
 80079c2:	881a      	ldrh	r2, [r3, #0]
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80079cc:	b292      	uxth	r2, r2
 80079ce:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80079d0:	69bb      	ldr	r3, [r7, #24]
 80079d2:	3302      	adds	r3, #2
 80079d4:	61bb      	str	r3, [r7, #24]
 80079d6:	e007      	b.n	80079e8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80079d8:	69fb      	ldr	r3, [r7, #28]
 80079da:	781a      	ldrb	r2, [r3, #0]
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80079e2:	69fb      	ldr	r3, [r7, #28]
 80079e4:	3301      	adds	r3, #1
 80079e6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80079ee:	b29b      	uxth	r3, r3
 80079f0:	3b01      	subs	r3, #1
 80079f2:	b29a      	uxth	r2, r3
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007a00:	b29b      	uxth	r3, r3
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d1c9      	bne.n	800799a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	9300      	str	r3, [sp, #0]
 8007a0a:	697b      	ldr	r3, [r7, #20]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	2140      	movs	r1, #64	@ 0x40
 8007a10:	68f8      	ldr	r0, [r7, #12]
 8007a12:	f001 f803 	bl	8008a1c <UART_WaitOnFlagUntilTimeout>
 8007a16:	4603      	mov	r3, r0
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d004      	beq.n	8007a26 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	2220      	movs	r2, #32
 8007a20:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007a22:	2303      	movs	r3, #3
 8007a24:	e005      	b.n	8007a32 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	2220      	movs	r2, #32
 8007a2a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	e000      	b.n	8007a32 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007a30:	2302      	movs	r3, #2
  }
}
 8007a32:	4618      	mov	r0, r3
 8007a34:	3720      	adds	r7, #32
 8007a36:	46bd      	mov	sp, r7
 8007a38:	bd80      	pop	{r7, pc}

08007a3a <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a3a:	b580      	push	{r7, lr}
 8007a3c:	b08a      	sub	sp, #40	@ 0x28
 8007a3e:	af02      	add	r7, sp, #8
 8007a40:	60f8      	str	r0, [r7, #12]
 8007a42:	60b9      	str	r1, [r7, #8]
 8007a44:	603b      	str	r3, [r7, #0]
 8007a46:	4613      	mov	r3, r2
 8007a48:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a50:	2b20      	cmp	r3, #32
 8007a52:	f040 80b6 	bne.w	8007bc2 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a56:	68bb      	ldr	r3, [r7, #8]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d002      	beq.n	8007a62 <HAL_UART_Receive+0x28>
 8007a5c:	88fb      	ldrh	r3, [r7, #6]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d101      	bne.n	8007a66 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8007a62:	2301      	movs	r3, #1
 8007a64:	e0ae      	b.n	8007bc4 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	2200      	movs	r2, #0
 8007a6a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	2222      	movs	r2, #34	@ 0x22
 8007a72:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007a7c:	f7fa fa4c 	bl	8001f18 <HAL_GetTick>
 8007a80:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	88fa      	ldrh	r2, [r7, #6]
 8007a86:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	88fa      	ldrh	r2, [r7, #6]
 8007a8e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	689b      	ldr	r3, [r3, #8]
 8007a96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a9a:	d10e      	bne.n	8007aba <HAL_UART_Receive+0x80>
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	691b      	ldr	r3, [r3, #16]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d105      	bne.n	8007ab0 <HAL_UART_Receive+0x76>
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007aaa:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007aae:	e02d      	b.n	8007b0c <HAL_UART_Receive+0xd2>
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	22ff      	movs	r2, #255	@ 0xff
 8007ab4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007ab8:	e028      	b.n	8007b0c <HAL_UART_Receive+0xd2>
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	689b      	ldr	r3, [r3, #8]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d10d      	bne.n	8007ade <HAL_UART_Receive+0xa4>
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	691b      	ldr	r3, [r3, #16]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d104      	bne.n	8007ad4 <HAL_UART_Receive+0x9a>
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	22ff      	movs	r2, #255	@ 0xff
 8007ace:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007ad2:	e01b      	b.n	8007b0c <HAL_UART_Receive+0xd2>
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	227f      	movs	r2, #127	@ 0x7f
 8007ad8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007adc:	e016      	b.n	8007b0c <HAL_UART_Receive+0xd2>
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	689b      	ldr	r3, [r3, #8]
 8007ae2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ae6:	d10d      	bne.n	8007b04 <HAL_UART_Receive+0xca>
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	691b      	ldr	r3, [r3, #16]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d104      	bne.n	8007afa <HAL_UART_Receive+0xc0>
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	227f      	movs	r2, #127	@ 0x7f
 8007af4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007af8:	e008      	b.n	8007b0c <HAL_UART_Receive+0xd2>
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	223f      	movs	r2, #63	@ 0x3f
 8007afe:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007b02:	e003      	b.n	8007b0c <HAL_UART_Receive+0xd2>
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	2200      	movs	r2, #0
 8007b08:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007b12:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	689b      	ldr	r3, [r3, #8]
 8007b18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b1c:	d108      	bne.n	8007b30 <HAL_UART_Receive+0xf6>
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	691b      	ldr	r3, [r3, #16]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d104      	bne.n	8007b30 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8007b26:	2300      	movs	r3, #0
 8007b28:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007b2a:	68bb      	ldr	r3, [r7, #8]
 8007b2c:	61bb      	str	r3, [r7, #24]
 8007b2e:	e003      	b.n	8007b38 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007b34:	2300      	movs	r3, #0
 8007b36:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007b38:	e037      	b.n	8007baa <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	9300      	str	r3, [sp, #0]
 8007b3e:	697b      	ldr	r3, [r7, #20]
 8007b40:	2200      	movs	r2, #0
 8007b42:	2120      	movs	r1, #32
 8007b44:	68f8      	ldr	r0, [r7, #12]
 8007b46:	f000 ff69 	bl	8008a1c <UART_WaitOnFlagUntilTimeout>
 8007b4a:	4603      	mov	r3, r0
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d005      	beq.n	8007b5c <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	2220      	movs	r2, #32
 8007b54:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8007b58:	2303      	movs	r3, #3
 8007b5a:	e033      	b.n	8007bc4 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8007b5c:	69fb      	ldr	r3, [r7, #28]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d10c      	bne.n	8007b7c <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007b68:	b29a      	uxth	r2, r3
 8007b6a:	8a7b      	ldrh	r3, [r7, #18]
 8007b6c:	4013      	ands	r3, r2
 8007b6e:	b29a      	uxth	r2, r3
 8007b70:	69bb      	ldr	r3, [r7, #24]
 8007b72:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007b74:	69bb      	ldr	r3, [r7, #24]
 8007b76:	3302      	adds	r3, #2
 8007b78:	61bb      	str	r3, [r7, #24]
 8007b7a:	e00d      	b.n	8007b98 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007b82:	b29b      	uxth	r3, r3
 8007b84:	b2da      	uxtb	r2, r3
 8007b86:	8a7b      	ldrh	r3, [r7, #18]
 8007b88:	b2db      	uxtb	r3, r3
 8007b8a:	4013      	ands	r3, r2
 8007b8c:	b2da      	uxtb	r2, r3
 8007b8e:	69fb      	ldr	r3, [r7, #28]
 8007b90:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8007b92:	69fb      	ldr	r3, [r7, #28]
 8007b94:	3301      	adds	r3, #1
 8007b96:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007b9e:	b29b      	uxth	r3, r3
 8007ba0:	3b01      	subs	r3, #1
 8007ba2:	b29a      	uxth	r2, r3
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007bb0:	b29b      	uxth	r3, r3
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d1c1      	bne.n	8007b3a <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	2220      	movs	r2, #32
 8007bba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	e000      	b.n	8007bc4 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8007bc2:	2302      	movs	r3, #2
  }
}
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	3720      	adds	r7, #32
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	bd80      	pop	{r7, pc}

08007bcc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b0ba      	sub	sp, #232	@ 0xe8
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	69db      	ldr	r3, [r3, #28]
 8007bda:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	689b      	ldr	r3, [r3, #8]
 8007bee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007bf2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007bf6:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007bfa:	4013      	ands	r3, r2
 8007bfc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007c00:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d115      	bne.n	8007c34 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007c08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c0c:	f003 0320 	and.w	r3, r3, #32
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d00f      	beq.n	8007c34 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007c14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c18:	f003 0320 	and.w	r3, r3, #32
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d009      	beq.n	8007c34 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	f000 82ca 	beq.w	80081be <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007c2e:	6878      	ldr	r0, [r7, #4]
 8007c30:	4798      	blx	r3
      }
      return;
 8007c32:	e2c4      	b.n	80081be <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8007c34:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	f000 8117 	beq.w	8007e6c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007c3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007c42:	f003 0301 	and.w	r3, r3, #1
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d106      	bne.n	8007c58 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007c4a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007c4e:	4b85      	ldr	r3, [pc, #532]	@ (8007e64 <HAL_UART_IRQHandler+0x298>)
 8007c50:	4013      	ands	r3, r2
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	f000 810a 	beq.w	8007e6c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007c58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c5c:	f003 0301 	and.w	r3, r3, #1
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d011      	beq.n	8007c88 <HAL_UART_IRQHandler+0xbc>
 8007c64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d00b      	beq.n	8007c88 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	2201      	movs	r2, #1
 8007c76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c7e:	f043 0201 	orr.w	r2, r3, #1
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007c88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c8c:	f003 0302 	and.w	r3, r3, #2
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d011      	beq.n	8007cb8 <HAL_UART_IRQHandler+0xec>
 8007c94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007c98:	f003 0301 	and.w	r3, r3, #1
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d00b      	beq.n	8007cb8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	2202      	movs	r2, #2
 8007ca6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007cae:	f043 0204 	orr.w	r2, r3, #4
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007cb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cbc:	f003 0304 	and.w	r3, r3, #4
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d011      	beq.n	8007ce8 <HAL_UART_IRQHandler+0x11c>
 8007cc4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007cc8:	f003 0301 	and.w	r3, r3, #1
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d00b      	beq.n	8007ce8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	2204      	movs	r2, #4
 8007cd6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007cde:	f043 0202 	orr.w	r2, r3, #2
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007ce8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cec:	f003 0308 	and.w	r3, r3, #8
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d017      	beq.n	8007d24 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007cf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007cf8:	f003 0320 	and.w	r3, r3, #32
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d105      	bne.n	8007d0c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007d00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007d04:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d00b      	beq.n	8007d24 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	2208      	movs	r2, #8
 8007d12:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d1a:	f043 0208 	orr.w	r2, r3, #8
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007d24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d28:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d012      	beq.n	8007d56 <HAL_UART_IRQHandler+0x18a>
 8007d30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d34:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d00c      	beq.n	8007d56 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007d44:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d4c:	f043 0220 	orr.w	r2, r3, #32
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	f000 8230 	beq.w	80081c2 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007d62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d66:	f003 0320 	and.w	r3, r3, #32
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d00d      	beq.n	8007d8a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007d6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d72:	f003 0320 	and.w	r3, r3, #32
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d007      	beq.n	8007d8a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d003      	beq.n	8007d8a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007d86:	6878      	ldr	r0, [r7, #4]
 8007d88:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d90:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	689b      	ldr	r3, [r3, #8]
 8007d9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d9e:	2b40      	cmp	r3, #64	@ 0x40
 8007da0:	d005      	beq.n	8007dae <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007da2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007da6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d04f      	beq.n	8007e4e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007dae:	6878      	ldr	r0, [r7, #4]
 8007db0:	f000 fea1 	bl	8008af6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	689b      	ldr	r3, [r3, #8]
 8007dba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007dbe:	2b40      	cmp	r3, #64	@ 0x40
 8007dc0:	d141      	bne.n	8007e46 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	3308      	adds	r3, #8
 8007dc8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dcc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007dd0:	e853 3f00 	ldrex	r3, [r3]
 8007dd4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007dd8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007ddc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007de0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	3308      	adds	r3, #8
 8007dea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007dee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007df2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007df6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007dfa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007dfe:	e841 2300 	strex	r3, r2, [r1]
 8007e02:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007e06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d1d9      	bne.n	8007dc2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d013      	beq.n	8007e3e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e1a:	4a13      	ldr	r2, [pc, #76]	@ (8007e68 <HAL_UART_IRQHandler+0x29c>)
 8007e1c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e22:	4618      	mov	r0, r3
 8007e24:	f7fa fae0 	bl	80023e8 <HAL_DMA_Abort_IT>
 8007e28:	4603      	mov	r3, r0
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d017      	beq.n	8007e5e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e34:	687a      	ldr	r2, [r7, #4]
 8007e36:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007e38:	4610      	mov	r0, r2
 8007e3a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e3c:	e00f      	b.n	8007e5e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007e3e:	6878      	ldr	r0, [r7, #4]
 8007e40:	f000 f9d4 	bl	80081ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e44:	e00b      	b.n	8007e5e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f000 f9d0 	bl	80081ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e4c:	e007      	b.n	8007e5e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	f000 f9cc 	bl	80081ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2200      	movs	r2, #0
 8007e58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8007e5c:	e1b1      	b.n	80081c2 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e5e:	bf00      	nop
    return;
 8007e60:	e1af      	b.n	80081c2 <HAL_UART_IRQHandler+0x5f6>
 8007e62:	bf00      	nop
 8007e64:	04000120 	.word	0x04000120
 8007e68:	08008bbf 	.word	0x08008bbf

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e70:	2b01      	cmp	r3, #1
 8007e72:	f040 816a 	bne.w	800814a <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007e76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e7a:	f003 0310 	and.w	r3, r3, #16
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	f000 8163 	beq.w	800814a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007e84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e88:	f003 0310 	and.w	r3, r3, #16
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	f000 815c 	beq.w	800814a <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	2210      	movs	r2, #16
 8007e98:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	689b      	ldr	r3, [r3, #8]
 8007ea0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ea4:	2b40      	cmp	r3, #64	@ 0x40
 8007ea6:	f040 80d4 	bne.w	8008052 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	685b      	ldr	r3, [r3, #4]
 8007eb2:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007eb6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	f000 80ad 	beq.w	800801a <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007ec6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007eca:	429a      	cmp	r2, r3
 8007ecc:	f080 80a5 	bcs.w	800801a <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007ed6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f003 0320 	and.w	r3, r3, #32
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	f040 8086 	bne.w	8007ff8 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ef4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007ef8:	e853 3f00 	ldrex	r3, [r3]
 8007efc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007f00:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007f04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007f08:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	461a      	mov	r2, r3
 8007f12:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007f16:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007f1a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f1e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007f22:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007f26:	e841 2300 	strex	r3, r2, [r1]
 8007f2a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007f2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d1da      	bne.n	8007eec <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	3308      	adds	r3, #8
 8007f3c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f3e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007f40:	e853 3f00 	ldrex	r3, [r3]
 8007f44:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007f46:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007f48:	f023 0301 	bic.w	r3, r3, #1
 8007f4c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	3308      	adds	r3, #8
 8007f56:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007f5a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007f5e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f60:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007f62:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007f66:	e841 2300 	strex	r3, r2, [r1]
 8007f6a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007f6c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d1e1      	bne.n	8007f36 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	3308      	adds	r3, #8
 8007f78:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007f7c:	e853 3f00 	ldrex	r3, [r3]
 8007f80:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007f82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007f84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f88:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	3308      	adds	r3, #8
 8007f92:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007f96:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007f98:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f9a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007f9c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007f9e:	e841 2300 	strex	r3, r2, [r1]
 8007fa2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007fa4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d1e3      	bne.n	8007f72 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2220      	movs	r2, #32
 8007fae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fbe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007fc0:	e853 3f00 	ldrex	r3, [r3]
 8007fc4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007fc6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007fc8:	f023 0310 	bic.w	r3, r3, #16
 8007fcc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	461a      	mov	r2, r3
 8007fd6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007fda:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007fdc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fde:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007fe0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007fe2:	e841 2300 	strex	r3, r2, [r1]
 8007fe6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007fe8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d1e4      	bne.n	8007fb8 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	f7fa f9ba 	bl	800236c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2202      	movs	r2, #2
 8007ffc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800800a:	b29b      	uxth	r3, r3
 800800c:	1ad3      	subs	r3, r2, r3
 800800e:	b29b      	uxth	r3, r3
 8008010:	4619      	mov	r1, r3
 8008012:	6878      	ldr	r0, [r7, #4]
 8008014:	f000 f8f4 	bl	8008200 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008018:	e0d5      	b.n	80081c6 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008020:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008024:	429a      	cmp	r2, r3
 8008026:	f040 80ce 	bne.w	80081c6 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f003 0320 	and.w	r3, r3, #32
 8008036:	2b20      	cmp	r3, #32
 8008038:	f040 80c5 	bne.w	80081c6 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2202      	movs	r2, #2
 8008040:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008048:	4619      	mov	r1, r3
 800804a:	6878      	ldr	r0, [r7, #4]
 800804c:	f000 f8d8 	bl	8008200 <HAL_UARTEx_RxEventCallback>
      return;
 8008050:	e0b9      	b.n	80081c6 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800805e:	b29b      	uxth	r3, r3
 8008060:	1ad3      	subs	r3, r2, r3
 8008062:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800806c:	b29b      	uxth	r3, r3
 800806e:	2b00      	cmp	r3, #0
 8008070:	f000 80ab 	beq.w	80081ca <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8008074:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008078:	2b00      	cmp	r3, #0
 800807a:	f000 80a6 	beq.w	80081ca <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008086:	e853 3f00 	ldrex	r3, [r3]
 800808a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800808c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800808e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008092:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	461a      	mov	r2, r3
 800809c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80080a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80080a2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080a4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80080a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80080a8:	e841 2300 	strex	r3, r2, [r1]
 80080ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80080ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d1e4      	bne.n	800807e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	3308      	adds	r3, #8
 80080ba:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080be:	e853 3f00 	ldrex	r3, [r3]
 80080c2:	623b      	str	r3, [r7, #32]
   return(result);
 80080c4:	6a3b      	ldr	r3, [r7, #32]
 80080c6:	f023 0301 	bic.w	r3, r3, #1
 80080ca:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	3308      	adds	r3, #8
 80080d4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80080d8:	633a      	str	r2, [r7, #48]	@ 0x30
 80080da:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080dc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80080de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080e0:	e841 2300 	strex	r3, r2, [r1]
 80080e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80080e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d1e3      	bne.n	80080b4 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2220      	movs	r2, #32
 80080f0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2200      	movs	r2, #0
 80080f8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2200      	movs	r2, #0
 80080fe:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008106:	693b      	ldr	r3, [r7, #16]
 8008108:	e853 3f00 	ldrex	r3, [r3]
 800810c:	60fb      	str	r3, [r7, #12]
   return(result);
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	f023 0310 	bic.w	r3, r3, #16
 8008114:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	461a      	mov	r2, r3
 800811e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008122:	61fb      	str	r3, [r7, #28]
 8008124:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008126:	69b9      	ldr	r1, [r7, #24]
 8008128:	69fa      	ldr	r2, [r7, #28]
 800812a:	e841 2300 	strex	r3, r2, [r1]
 800812e:	617b      	str	r3, [r7, #20]
   return(result);
 8008130:	697b      	ldr	r3, [r7, #20]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d1e4      	bne.n	8008100 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2202      	movs	r2, #2
 800813a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800813c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008140:	4619      	mov	r1, r3
 8008142:	6878      	ldr	r0, [r7, #4]
 8008144:	f000 f85c 	bl	8008200 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008148:	e03f      	b.n	80081ca <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800814a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800814e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008152:	2b00      	cmp	r3, #0
 8008154:	d00e      	beq.n	8008174 <HAL_UART_IRQHandler+0x5a8>
 8008156:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800815a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800815e:	2b00      	cmp	r3, #0
 8008160:	d008      	beq.n	8008174 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800816a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800816c:	6878      	ldr	r0, [r7, #4]
 800816e:	f000 fd66 	bl	8008c3e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008172:	e02d      	b.n	80081d0 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008174:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008178:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800817c:	2b00      	cmp	r3, #0
 800817e:	d00e      	beq.n	800819e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008180:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008184:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008188:	2b00      	cmp	r3, #0
 800818a:	d008      	beq.n	800819e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008190:	2b00      	cmp	r3, #0
 8008192:	d01c      	beq.n	80081ce <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008198:	6878      	ldr	r0, [r7, #4]
 800819a:	4798      	blx	r3
    }
    return;
 800819c:	e017      	b.n	80081ce <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800819e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d012      	beq.n	80081d0 <HAL_UART_IRQHandler+0x604>
 80081aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d00c      	beq.n	80081d0 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80081b6:	6878      	ldr	r0, [r7, #4]
 80081b8:	f000 fd17 	bl	8008bea <UART_EndTransmit_IT>
    return;
 80081bc:	e008      	b.n	80081d0 <HAL_UART_IRQHandler+0x604>
      return;
 80081be:	bf00      	nop
 80081c0:	e006      	b.n	80081d0 <HAL_UART_IRQHandler+0x604>
    return;
 80081c2:	bf00      	nop
 80081c4:	e004      	b.n	80081d0 <HAL_UART_IRQHandler+0x604>
      return;
 80081c6:	bf00      	nop
 80081c8:	e002      	b.n	80081d0 <HAL_UART_IRQHandler+0x604>
      return;
 80081ca:	bf00      	nop
 80081cc:	e000      	b.n	80081d0 <HAL_UART_IRQHandler+0x604>
    return;
 80081ce:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80081d0:	37e8      	adds	r7, #232	@ 0xe8
 80081d2:	46bd      	mov	sp, r7
 80081d4:	bd80      	pop	{r7, pc}
 80081d6:	bf00      	nop

080081d8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80081d8:	b480      	push	{r7}
 80081da:	b083      	sub	sp, #12
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80081e0:	bf00      	nop
 80081e2:	370c      	adds	r7, #12
 80081e4:	46bd      	mov	sp, r7
 80081e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ea:	4770      	bx	lr

080081ec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80081ec:	b480      	push	{r7}
 80081ee:	b083      	sub	sp, #12
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80081f4:	bf00      	nop
 80081f6:	370c      	adds	r7, #12
 80081f8:	46bd      	mov	sp, r7
 80081fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fe:	4770      	bx	lr

08008200 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008200:	b480      	push	{r7}
 8008202:	b083      	sub	sp, #12
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
 8008208:	460b      	mov	r3, r1
 800820a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800820c:	bf00      	nop
 800820e:	370c      	adds	r7, #12
 8008210:	46bd      	mov	sp, r7
 8008212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008216:	4770      	bx	lr

08008218 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008218:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800821c:	b08a      	sub	sp, #40	@ 0x28
 800821e:	af00      	add	r7, sp, #0
 8008220:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008222:	2300      	movs	r3, #0
 8008224:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	689a      	ldr	r2, [r3, #8]
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	691b      	ldr	r3, [r3, #16]
 8008230:	431a      	orrs	r2, r3
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	695b      	ldr	r3, [r3, #20]
 8008236:	431a      	orrs	r2, r3
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	69db      	ldr	r3, [r3, #28]
 800823c:	4313      	orrs	r3, r2
 800823e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	681a      	ldr	r2, [r3, #0]
 8008246:	4ba4      	ldr	r3, [pc, #656]	@ (80084d8 <UART_SetConfig+0x2c0>)
 8008248:	4013      	ands	r3, r2
 800824a:	68fa      	ldr	r2, [r7, #12]
 800824c:	6812      	ldr	r2, [r2, #0]
 800824e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008250:	430b      	orrs	r3, r1
 8008252:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	685b      	ldr	r3, [r3, #4]
 800825a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	68da      	ldr	r2, [r3, #12]
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	430a      	orrs	r2, r1
 8008268:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	699b      	ldr	r3, [r3, #24]
 800826e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4a99      	ldr	r2, [pc, #612]	@ (80084dc <UART_SetConfig+0x2c4>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d004      	beq.n	8008284 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	6a1b      	ldr	r3, [r3, #32]
 800827e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008280:	4313      	orrs	r3, r2
 8008282:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	689b      	ldr	r3, [r3, #8]
 800828a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008294:	430a      	orrs	r2, r1
 8008296:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	4a90      	ldr	r2, [pc, #576]	@ (80084e0 <UART_SetConfig+0x2c8>)
 800829e:	4293      	cmp	r3, r2
 80082a0:	d126      	bne.n	80082f0 <UART_SetConfig+0xd8>
 80082a2:	4b90      	ldr	r3, [pc, #576]	@ (80084e4 <UART_SetConfig+0x2cc>)
 80082a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082a8:	f003 0303 	and.w	r3, r3, #3
 80082ac:	2b03      	cmp	r3, #3
 80082ae:	d81b      	bhi.n	80082e8 <UART_SetConfig+0xd0>
 80082b0:	a201      	add	r2, pc, #4	@ (adr r2, 80082b8 <UART_SetConfig+0xa0>)
 80082b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082b6:	bf00      	nop
 80082b8:	080082c9 	.word	0x080082c9
 80082bc:	080082d9 	.word	0x080082d9
 80082c0:	080082d1 	.word	0x080082d1
 80082c4:	080082e1 	.word	0x080082e1
 80082c8:	2301      	movs	r3, #1
 80082ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80082ce:	e116      	b.n	80084fe <UART_SetConfig+0x2e6>
 80082d0:	2302      	movs	r3, #2
 80082d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80082d6:	e112      	b.n	80084fe <UART_SetConfig+0x2e6>
 80082d8:	2304      	movs	r3, #4
 80082da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80082de:	e10e      	b.n	80084fe <UART_SetConfig+0x2e6>
 80082e0:	2308      	movs	r3, #8
 80082e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80082e6:	e10a      	b.n	80084fe <UART_SetConfig+0x2e6>
 80082e8:	2310      	movs	r3, #16
 80082ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80082ee:	e106      	b.n	80084fe <UART_SetConfig+0x2e6>
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	4a7c      	ldr	r2, [pc, #496]	@ (80084e8 <UART_SetConfig+0x2d0>)
 80082f6:	4293      	cmp	r3, r2
 80082f8:	d138      	bne.n	800836c <UART_SetConfig+0x154>
 80082fa:	4b7a      	ldr	r3, [pc, #488]	@ (80084e4 <UART_SetConfig+0x2cc>)
 80082fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008300:	f003 030c 	and.w	r3, r3, #12
 8008304:	2b0c      	cmp	r3, #12
 8008306:	d82d      	bhi.n	8008364 <UART_SetConfig+0x14c>
 8008308:	a201      	add	r2, pc, #4	@ (adr r2, 8008310 <UART_SetConfig+0xf8>)
 800830a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800830e:	bf00      	nop
 8008310:	08008345 	.word	0x08008345
 8008314:	08008365 	.word	0x08008365
 8008318:	08008365 	.word	0x08008365
 800831c:	08008365 	.word	0x08008365
 8008320:	08008355 	.word	0x08008355
 8008324:	08008365 	.word	0x08008365
 8008328:	08008365 	.word	0x08008365
 800832c:	08008365 	.word	0x08008365
 8008330:	0800834d 	.word	0x0800834d
 8008334:	08008365 	.word	0x08008365
 8008338:	08008365 	.word	0x08008365
 800833c:	08008365 	.word	0x08008365
 8008340:	0800835d 	.word	0x0800835d
 8008344:	2300      	movs	r3, #0
 8008346:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800834a:	e0d8      	b.n	80084fe <UART_SetConfig+0x2e6>
 800834c:	2302      	movs	r3, #2
 800834e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008352:	e0d4      	b.n	80084fe <UART_SetConfig+0x2e6>
 8008354:	2304      	movs	r3, #4
 8008356:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800835a:	e0d0      	b.n	80084fe <UART_SetConfig+0x2e6>
 800835c:	2308      	movs	r3, #8
 800835e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008362:	e0cc      	b.n	80084fe <UART_SetConfig+0x2e6>
 8008364:	2310      	movs	r3, #16
 8008366:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800836a:	e0c8      	b.n	80084fe <UART_SetConfig+0x2e6>
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	4a5e      	ldr	r2, [pc, #376]	@ (80084ec <UART_SetConfig+0x2d4>)
 8008372:	4293      	cmp	r3, r2
 8008374:	d125      	bne.n	80083c2 <UART_SetConfig+0x1aa>
 8008376:	4b5b      	ldr	r3, [pc, #364]	@ (80084e4 <UART_SetConfig+0x2cc>)
 8008378:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800837c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008380:	2b30      	cmp	r3, #48	@ 0x30
 8008382:	d016      	beq.n	80083b2 <UART_SetConfig+0x19a>
 8008384:	2b30      	cmp	r3, #48	@ 0x30
 8008386:	d818      	bhi.n	80083ba <UART_SetConfig+0x1a2>
 8008388:	2b20      	cmp	r3, #32
 800838a:	d00a      	beq.n	80083a2 <UART_SetConfig+0x18a>
 800838c:	2b20      	cmp	r3, #32
 800838e:	d814      	bhi.n	80083ba <UART_SetConfig+0x1a2>
 8008390:	2b00      	cmp	r3, #0
 8008392:	d002      	beq.n	800839a <UART_SetConfig+0x182>
 8008394:	2b10      	cmp	r3, #16
 8008396:	d008      	beq.n	80083aa <UART_SetConfig+0x192>
 8008398:	e00f      	b.n	80083ba <UART_SetConfig+0x1a2>
 800839a:	2300      	movs	r3, #0
 800839c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80083a0:	e0ad      	b.n	80084fe <UART_SetConfig+0x2e6>
 80083a2:	2302      	movs	r3, #2
 80083a4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80083a8:	e0a9      	b.n	80084fe <UART_SetConfig+0x2e6>
 80083aa:	2304      	movs	r3, #4
 80083ac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80083b0:	e0a5      	b.n	80084fe <UART_SetConfig+0x2e6>
 80083b2:	2308      	movs	r3, #8
 80083b4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80083b8:	e0a1      	b.n	80084fe <UART_SetConfig+0x2e6>
 80083ba:	2310      	movs	r3, #16
 80083bc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80083c0:	e09d      	b.n	80084fe <UART_SetConfig+0x2e6>
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	4a4a      	ldr	r2, [pc, #296]	@ (80084f0 <UART_SetConfig+0x2d8>)
 80083c8:	4293      	cmp	r3, r2
 80083ca:	d125      	bne.n	8008418 <UART_SetConfig+0x200>
 80083cc:	4b45      	ldr	r3, [pc, #276]	@ (80084e4 <UART_SetConfig+0x2cc>)
 80083ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083d2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80083d6:	2bc0      	cmp	r3, #192	@ 0xc0
 80083d8:	d016      	beq.n	8008408 <UART_SetConfig+0x1f0>
 80083da:	2bc0      	cmp	r3, #192	@ 0xc0
 80083dc:	d818      	bhi.n	8008410 <UART_SetConfig+0x1f8>
 80083de:	2b80      	cmp	r3, #128	@ 0x80
 80083e0:	d00a      	beq.n	80083f8 <UART_SetConfig+0x1e0>
 80083e2:	2b80      	cmp	r3, #128	@ 0x80
 80083e4:	d814      	bhi.n	8008410 <UART_SetConfig+0x1f8>
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d002      	beq.n	80083f0 <UART_SetConfig+0x1d8>
 80083ea:	2b40      	cmp	r3, #64	@ 0x40
 80083ec:	d008      	beq.n	8008400 <UART_SetConfig+0x1e8>
 80083ee:	e00f      	b.n	8008410 <UART_SetConfig+0x1f8>
 80083f0:	2300      	movs	r3, #0
 80083f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80083f6:	e082      	b.n	80084fe <UART_SetConfig+0x2e6>
 80083f8:	2302      	movs	r3, #2
 80083fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80083fe:	e07e      	b.n	80084fe <UART_SetConfig+0x2e6>
 8008400:	2304      	movs	r3, #4
 8008402:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008406:	e07a      	b.n	80084fe <UART_SetConfig+0x2e6>
 8008408:	2308      	movs	r3, #8
 800840a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800840e:	e076      	b.n	80084fe <UART_SetConfig+0x2e6>
 8008410:	2310      	movs	r3, #16
 8008412:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008416:	e072      	b.n	80084fe <UART_SetConfig+0x2e6>
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	4a35      	ldr	r2, [pc, #212]	@ (80084f4 <UART_SetConfig+0x2dc>)
 800841e:	4293      	cmp	r3, r2
 8008420:	d12a      	bne.n	8008478 <UART_SetConfig+0x260>
 8008422:	4b30      	ldr	r3, [pc, #192]	@ (80084e4 <UART_SetConfig+0x2cc>)
 8008424:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008428:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800842c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008430:	d01a      	beq.n	8008468 <UART_SetConfig+0x250>
 8008432:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008436:	d81b      	bhi.n	8008470 <UART_SetConfig+0x258>
 8008438:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800843c:	d00c      	beq.n	8008458 <UART_SetConfig+0x240>
 800843e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008442:	d815      	bhi.n	8008470 <UART_SetConfig+0x258>
 8008444:	2b00      	cmp	r3, #0
 8008446:	d003      	beq.n	8008450 <UART_SetConfig+0x238>
 8008448:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800844c:	d008      	beq.n	8008460 <UART_SetConfig+0x248>
 800844e:	e00f      	b.n	8008470 <UART_SetConfig+0x258>
 8008450:	2300      	movs	r3, #0
 8008452:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008456:	e052      	b.n	80084fe <UART_SetConfig+0x2e6>
 8008458:	2302      	movs	r3, #2
 800845a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800845e:	e04e      	b.n	80084fe <UART_SetConfig+0x2e6>
 8008460:	2304      	movs	r3, #4
 8008462:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008466:	e04a      	b.n	80084fe <UART_SetConfig+0x2e6>
 8008468:	2308      	movs	r3, #8
 800846a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800846e:	e046      	b.n	80084fe <UART_SetConfig+0x2e6>
 8008470:	2310      	movs	r3, #16
 8008472:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008476:	e042      	b.n	80084fe <UART_SetConfig+0x2e6>
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	4a17      	ldr	r2, [pc, #92]	@ (80084dc <UART_SetConfig+0x2c4>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d13a      	bne.n	80084f8 <UART_SetConfig+0x2e0>
 8008482:	4b18      	ldr	r3, [pc, #96]	@ (80084e4 <UART_SetConfig+0x2cc>)
 8008484:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008488:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800848c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008490:	d01a      	beq.n	80084c8 <UART_SetConfig+0x2b0>
 8008492:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008496:	d81b      	bhi.n	80084d0 <UART_SetConfig+0x2b8>
 8008498:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800849c:	d00c      	beq.n	80084b8 <UART_SetConfig+0x2a0>
 800849e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80084a2:	d815      	bhi.n	80084d0 <UART_SetConfig+0x2b8>
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d003      	beq.n	80084b0 <UART_SetConfig+0x298>
 80084a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80084ac:	d008      	beq.n	80084c0 <UART_SetConfig+0x2a8>
 80084ae:	e00f      	b.n	80084d0 <UART_SetConfig+0x2b8>
 80084b0:	2300      	movs	r3, #0
 80084b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80084b6:	e022      	b.n	80084fe <UART_SetConfig+0x2e6>
 80084b8:	2302      	movs	r3, #2
 80084ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80084be:	e01e      	b.n	80084fe <UART_SetConfig+0x2e6>
 80084c0:	2304      	movs	r3, #4
 80084c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80084c6:	e01a      	b.n	80084fe <UART_SetConfig+0x2e6>
 80084c8:	2308      	movs	r3, #8
 80084ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80084ce:	e016      	b.n	80084fe <UART_SetConfig+0x2e6>
 80084d0:	2310      	movs	r3, #16
 80084d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80084d6:	e012      	b.n	80084fe <UART_SetConfig+0x2e6>
 80084d8:	efff69f3 	.word	0xefff69f3
 80084dc:	40008000 	.word	0x40008000
 80084e0:	40013800 	.word	0x40013800
 80084e4:	40021000 	.word	0x40021000
 80084e8:	40004400 	.word	0x40004400
 80084ec:	40004800 	.word	0x40004800
 80084f0:	40004c00 	.word	0x40004c00
 80084f4:	40005000 	.word	0x40005000
 80084f8:	2310      	movs	r3, #16
 80084fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	4a9f      	ldr	r2, [pc, #636]	@ (8008780 <UART_SetConfig+0x568>)
 8008504:	4293      	cmp	r3, r2
 8008506:	d17a      	bne.n	80085fe <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008508:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800850c:	2b08      	cmp	r3, #8
 800850e:	d824      	bhi.n	800855a <UART_SetConfig+0x342>
 8008510:	a201      	add	r2, pc, #4	@ (adr r2, 8008518 <UART_SetConfig+0x300>)
 8008512:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008516:	bf00      	nop
 8008518:	0800853d 	.word	0x0800853d
 800851c:	0800855b 	.word	0x0800855b
 8008520:	08008545 	.word	0x08008545
 8008524:	0800855b 	.word	0x0800855b
 8008528:	0800854b 	.word	0x0800854b
 800852c:	0800855b 	.word	0x0800855b
 8008530:	0800855b 	.word	0x0800855b
 8008534:	0800855b 	.word	0x0800855b
 8008538:	08008553 	.word	0x08008553
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800853c:	f7fb fdf6 	bl	800412c <HAL_RCC_GetPCLK1Freq>
 8008540:	61f8      	str	r0, [r7, #28]
        break;
 8008542:	e010      	b.n	8008566 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008544:	4b8f      	ldr	r3, [pc, #572]	@ (8008784 <UART_SetConfig+0x56c>)
 8008546:	61fb      	str	r3, [r7, #28]
        break;
 8008548:	e00d      	b.n	8008566 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800854a:	f7fb fd57 	bl	8003ffc <HAL_RCC_GetSysClockFreq>
 800854e:	61f8      	str	r0, [r7, #28]
        break;
 8008550:	e009      	b.n	8008566 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008552:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008556:	61fb      	str	r3, [r7, #28]
        break;
 8008558:	e005      	b.n	8008566 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800855a:	2300      	movs	r3, #0
 800855c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800855e:	2301      	movs	r3, #1
 8008560:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008564:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008566:	69fb      	ldr	r3, [r7, #28]
 8008568:	2b00      	cmp	r3, #0
 800856a:	f000 80fb 	beq.w	8008764 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	685a      	ldr	r2, [r3, #4]
 8008572:	4613      	mov	r3, r2
 8008574:	005b      	lsls	r3, r3, #1
 8008576:	4413      	add	r3, r2
 8008578:	69fa      	ldr	r2, [r7, #28]
 800857a:	429a      	cmp	r2, r3
 800857c:	d305      	bcc.n	800858a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	685b      	ldr	r3, [r3, #4]
 8008582:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008584:	69fa      	ldr	r2, [r7, #28]
 8008586:	429a      	cmp	r2, r3
 8008588:	d903      	bls.n	8008592 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800858a:	2301      	movs	r3, #1
 800858c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008590:	e0e8      	b.n	8008764 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008592:	69fb      	ldr	r3, [r7, #28]
 8008594:	2200      	movs	r2, #0
 8008596:	461c      	mov	r4, r3
 8008598:	4615      	mov	r5, r2
 800859a:	f04f 0200 	mov.w	r2, #0
 800859e:	f04f 0300 	mov.w	r3, #0
 80085a2:	022b      	lsls	r3, r5, #8
 80085a4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80085a8:	0222      	lsls	r2, r4, #8
 80085aa:	68f9      	ldr	r1, [r7, #12]
 80085ac:	6849      	ldr	r1, [r1, #4]
 80085ae:	0849      	lsrs	r1, r1, #1
 80085b0:	2000      	movs	r0, #0
 80085b2:	4688      	mov	r8, r1
 80085b4:	4681      	mov	r9, r0
 80085b6:	eb12 0a08 	adds.w	sl, r2, r8
 80085ba:	eb43 0b09 	adc.w	fp, r3, r9
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	685b      	ldr	r3, [r3, #4]
 80085c2:	2200      	movs	r2, #0
 80085c4:	603b      	str	r3, [r7, #0]
 80085c6:	607a      	str	r2, [r7, #4]
 80085c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085cc:	4650      	mov	r0, sl
 80085ce:	4659      	mov	r1, fp
 80085d0:	f7f7 fe56 	bl	8000280 <__aeabi_uldivmod>
 80085d4:	4602      	mov	r2, r0
 80085d6:	460b      	mov	r3, r1
 80085d8:	4613      	mov	r3, r2
 80085da:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80085dc:	69bb      	ldr	r3, [r7, #24]
 80085de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80085e2:	d308      	bcc.n	80085f6 <UART_SetConfig+0x3de>
 80085e4:	69bb      	ldr	r3, [r7, #24]
 80085e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80085ea:	d204      	bcs.n	80085f6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	69ba      	ldr	r2, [r7, #24]
 80085f2:	60da      	str	r2, [r3, #12]
 80085f4:	e0b6      	b.n	8008764 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80085f6:	2301      	movs	r3, #1
 80085f8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80085fc:	e0b2      	b.n	8008764 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	69db      	ldr	r3, [r3, #28]
 8008602:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008606:	d15e      	bne.n	80086c6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8008608:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800860c:	2b08      	cmp	r3, #8
 800860e:	d828      	bhi.n	8008662 <UART_SetConfig+0x44a>
 8008610:	a201      	add	r2, pc, #4	@ (adr r2, 8008618 <UART_SetConfig+0x400>)
 8008612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008616:	bf00      	nop
 8008618:	0800863d 	.word	0x0800863d
 800861c:	08008645 	.word	0x08008645
 8008620:	0800864d 	.word	0x0800864d
 8008624:	08008663 	.word	0x08008663
 8008628:	08008653 	.word	0x08008653
 800862c:	08008663 	.word	0x08008663
 8008630:	08008663 	.word	0x08008663
 8008634:	08008663 	.word	0x08008663
 8008638:	0800865b 	.word	0x0800865b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800863c:	f7fb fd76 	bl	800412c <HAL_RCC_GetPCLK1Freq>
 8008640:	61f8      	str	r0, [r7, #28]
        break;
 8008642:	e014      	b.n	800866e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008644:	f7fb fd88 	bl	8004158 <HAL_RCC_GetPCLK2Freq>
 8008648:	61f8      	str	r0, [r7, #28]
        break;
 800864a:	e010      	b.n	800866e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800864c:	4b4d      	ldr	r3, [pc, #308]	@ (8008784 <UART_SetConfig+0x56c>)
 800864e:	61fb      	str	r3, [r7, #28]
        break;
 8008650:	e00d      	b.n	800866e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008652:	f7fb fcd3 	bl	8003ffc <HAL_RCC_GetSysClockFreq>
 8008656:	61f8      	str	r0, [r7, #28]
        break;
 8008658:	e009      	b.n	800866e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800865a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800865e:	61fb      	str	r3, [r7, #28]
        break;
 8008660:	e005      	b.n	800866e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8008662:	2300      	movs	r3, #0
 8008664:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008666:	2301      	movs	r3, #1
 8008668:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800866c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800866e:	69fb      	ldr	r3, [r7, #28]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d077      	beq.n	8008764 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008674:	69fb      	ldr	r3, [r7, #28]
 8008676:	005a      	lsls	r2, r3, #1
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	685b      	ldr	r3, [r3, #4]
 800867c:	085b      	lsrs	r3, r3, #1
 800867e:	441a      	add	r2, r3
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	685b      	ldr	r3, [r3, #4]
 8008684:	fbb2 f3f3 	udiv	r3, r2, r3
 8008688:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800868a:	69bb      	ldr	r3, [r7, #24]
 800868c:	2b0f      	cmp	r3, #15
 800868e:	d916      	bls.n	80086be <UART_SetConfig+0x4a6>
 8008690:	69bb      	ldr	r3, [r7, #24]
 8008692:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008696:	d212      	bcs.n	80086be <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008698:	69bb      	ldr	r3, [r7, #24]
 800869a:	b29b      	uxth	r3, r3
 800869c:	f023 030f 	bic.w	r3, r3, #15
 80086a0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80086a2:	69bb      	ldr	r3, [r7, #24]
 80086a4:	085b      	lsrs	r3, r3, #1
 80086a6:	b29b      	uxth	r3, r3
 80086a8:	f003 0307 	and.w	r3, r3, #7
 80086ac:	b29a      	uxth	r2, r3
 80086ae:	8afb      	ldrh	r3, [r7, #22]
 80086b0:	4313      	orrs	r3, r2
 80086b2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	8afa      	ldrh	r2, [r7, #22]
 80086ba:	60da      	str	r2, [r3, #12]
 80086bc:	e052      	b.n	8008764 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80086be:	2301      	movs	r3, #1
 80086c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80086c4:	e04e      	b.n	8008764 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80086c6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80086ca:	2b08      	cmp	r3, #8
 80086cc:	d827      	bhi.n	800871e <UART_SetConfig+0x506>
 80086ce:	a201      	add	r2, pc, #4	@ (adr r2, 80086d4 <UART_SetConfig+0x4bc>)
 80086d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086d4:	080086f9 	.word	0x080086f9
 80086d8:	08008701 	.word	0x08008701
 80086dc:	08008709 	.word	0x08008709
 80086e0:	0800871f 	.word	0x0800871f
 80086e4:	0800870f 	.word	0x0800870f
 80086e8:	0800871f 	.word	0x0800871f
 80086ec:	0800871f 	.word	0x0800871f
 80086f0:	0800871f 	.word	0x0800871f
 80086f4:	08008717 	.word	0x08008717
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80086f8:	f7fb fd18 	bl	800412c <HAL_RCC_GetPCLK1Freq>
 80086fc:	61f8      	str	r0, [r7, #28]
        break;
 80086fe:	e014      	b.n	800872a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008700:	f7fb fd2a 	bl	8004158 <HAL_RCC_GetPCLK2Freq>
 8008704:	61f8      	str	r0, [r7, #28]
        break;
 8008706:	e010      	b.n	800872a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008708:	4b1e      	ldr	r3, [pc, #120]	@ (8008784 <UART_SetConfig+0x56c>)
 800870a:	61fb      	str	r3, [r7, #28]
        break;
 800870c:	e00d      	b.n	800872a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800870e:	f7fb fc75 	bl	8003ffc <HAL_RCC_GetSysClockFreq>
 8008712:	61f8      	str	r0, [r7, #28]
        break;
 8008714:	e009      	b.n	800872a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008716:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800871a:	61fb      	str	r3, [r7, #28]
        break;
 800871c:	e005      	b.n	800872a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800871e:	2300      	movs	r3, #0
 8008720:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008722:	2301      	movs	r3, #1
 8008724:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008728:	bf00      	nop
    }

    if (pclk != 0U)
 800872a:	69fb      	ldr	r3, [r7, #28]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d019      	beq.n	8008764 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	685b      	ldr	r3, [r3, #4]
 8008734:	085a      	lsrs	r2, r3, #1
 8008736:	69fb      	ldr	r3, [r7, #28]
 8008738:	441a      	add	r2, r3
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	685b      	ldr	r3, [r3, #4]
 800873e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008742:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008744:	69bb      	ldr	r3, [r7, #24]
 8008746:	2b0f      	cmp	r3, #15
 8008748:	d909      	bls.n	800875e <UART_SetConfig+0x546>
 800874a:	69bb      	ldr	r3, [r7, #24]
 800874c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008750:	d205      	bcs.n	800875e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008752:	69bb      	ldr	r3, [r7, #24]
 8008754:	b29a      	uxth	r2, r3
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	60da      	str	r2, [r3, #12]
 800875c:	e002      	b.n	8008764 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800875e:	2301      	movs	r3, #1
 8008760:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	2200      	movs	r2, #0
 8008768:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	2200      	movs	r2, #0
 800876e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008770:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8008774:	4618      	mov	r0, r3
 8008776:	3728      	adds	r7, #40	@ 0x28
 8008778:	46bd      	mov	sp, r7
 800877a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800877e:	bf00      	nop
 8008780:	40008000 	.word	0x40008000
 8008784:	00f42400 	.word	0x00f42400

08008788 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008788:	b480      	push	{r7}
 800878a:	b083      	sub	sp, #12
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008794:	f003 0308 	and.w	r3, r3, #8
 8008798:	2b00      	cmp	r3, #0
 800879a:	d00a      	beq.n	80087b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	685b      	ldr	r3, [r3, #4]
 80087a2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	430a      	orrs	r2, r1
 80087b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087b6:	f003 0301 	and.w	r3, r3, #1
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d00a      	beq.n	80087d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	685b      	ldr	r3, [r3, #4]
 80087c4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	430a      	orrs	r2, r1
 80087d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087d8:	f003 0302 	and.w	r3, r3, #2
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d00a      	beq.n	80087f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	685b      	ldr	r3, [r3, #4]
 80087e6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	430a      	orrs	r2, r1
 80087f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087fa:	f003 0304 	and.w	r3, r3, #4
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d00a      	beq.n	8008818 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	685b      	ldr	r3, [r3, #4]
 8008808:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	430a      	orrs	r2, r1
 8008816:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800881c:	f003 0310 	and.w	r3, r3, #16
 8008820:	2b00      	cmp	r3, #0
 8008822:	d00a      	beq.n	800883a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	689b      	ldr	r3, [r3, #8]
 800882a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	430a      	orrs	r2, r1
 8008838:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800883e:	f003 0320 	and.w	r3, r3, #32
 8008842:	2b00      	cmp	r3, #0
 8008844:	d00a      	beq.n	800885c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	689b      	ldr	r3, [r3, #8]
 800884c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	430a      	orrs	r2, r1
 800885a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008864:	2b00      	cmp	r3, #0
 8008866:	d01a      	beq.n	800889e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	685b      	ldr	r3, [r3, #4]
 800886e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	430a      	orrs	r2, r1
 800887c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008882:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008886:	d10a      	bne.n	800889e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	685b      	ldr	r3, [r3, #4]
 800888e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	430a      	orrs	r2, r1
 800889c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d00a      	beq.n	80088c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	685b      	ldr	r3, [r3, #4]
 80088b0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	430a      	orrs	r2, r1
 80088be:	605a      	str	r2, [r3, #4]
  }
}
 80088c0:	bf00      	nop
 80088c2:	370c      	adds	r7, #12
 80088c4:	46bd      	mov	sp, r7
 80088c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ca:	4770      	bx	lr

080088cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b098      	sub	sp, #96	@ 0x60
 80088d0:	af02      	add	r7, sp, #8
 80088d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2200      	movs	r2, #0
 80088d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80088dc:	f7f9 fb1c 	bl	8001f18 <HAL_GetTick>
 80088e0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	f003 0308 	and.w	r3, r3, #8
 80088ec:	2b08      	cmp	r3, #8
 80088ee:	d12e      	bne.n	800894e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80088f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80088f4:	9300      	str	r3, [sp, #0]
 80088f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80088f8:	2200      	movs	r2, #0
 80088fa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80088fe:	6878      	ldr	r0, [r7, #4]
 8008900:	f000 f88c 	bl	8008a1c <UART_WaitOnFlagUntilTimeout>
 8008904:	4603      	mov	r3, r0
 8008906:	2b00      	cmp	r3, #0
 8008908:	d021      	beq.n	800894e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008912:	e853 3f00 	ldrex	r3, [r3]
 8008916:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008918:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800891a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800891e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	461a      	mov	r2, r3
 8008926:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008928:	647b      	str	r3, [r7, #68]	@ 0x44
 800892a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800892c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800892e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008930:	e841 2300 	strex	r3, r2, [r1]
 8008934:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008936:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008938:	2b00      	cmp	r3, #0
 800893a:	d1e6      	bne.n	800890a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2220      	movs	r2, #32
 8008940:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2200      	movs	r2, #0
 8008946:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800894a:	2303      	movs	r3, #3
 800894c:	e062      	b.n	8008a14 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f003 0304 	and.w	r3, r3, #4
 8008958:	2b04      	cmp	r3, #4
 800895a:	d149      	bne.n	80089f0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800895c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008960:	9300      	str	r3, [sp, #0]
 8008962:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008964:	2200      	movs	r2, #0
 8008966:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800896a:	6878      	ldr	r0, [r7, #4]
 800896c:	f000 f856 	bl	8008a1c <UART_WaitOnFlagUntilTimeout>
 8008970:	4603      	mov	r3, r0
 8008972:	2b00      	cmp	r3, #0
 8008974:	d03c      	beq.n	80089f0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800897c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800897e:	e853 3f00 	ldrex	r3, [r3]
 8008982:	623b      	str	r3, [r7, #32]
   return(result);
 8008984:	6a3b      	ldr	r3, [r7, #32]
 8008986:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800898a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	461a      	mov	r2, r3
 8008992:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008994:	633b      	str	r3, [r7, #48]	@ 0x30
 8008996:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008998:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800899a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800899c:	e841 2300 	strex	r3, r2, [r1]
 80089a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80089a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d1e6      	bne.n	8008976 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	3308      	adds	r3, #8
 80089ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089b0:	693b      	ldr	r3, [r7, #16]
 80089b2:	e853 3f00 	ldrex	r3, [r3]
 80089b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	f023 0301 	bic.w	r3, r3, #1
 80089be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	3308      	adds	r3, #8
 80089c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80089c8:	61fa      	str	r2, [r7, #28]
 80089ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089cc:	69b9      	ldr	r1, [r7, #24]
 80089ce:	69fa      	ldr	r2, [r7, #28]
 80089d0:	e841 2300 	strex	r3, r2, [r1]
 80089d4:	617b      	str	r3, [r7, #20]
   return(result);
 80089d6:	697b      	ldr	r3, [r7, #20]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d1e5      	bne.n	80089a8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2220      	movs	r2, #32
 80089e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2200      	movs	r2, #0
 80089e8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80089ec:	2303      	movs	r3, #3
 80089ee:	e011      	b.n	8008a14 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2220      	movs	r2, #32
 80089f4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	2220      	movs	r2, #32
 80089fa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	2200      	movs	r2, #0
 8008a02:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2200      	movs	r2, #0
 8008a08:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8008a12:	2300      	movs	r3, #0
}
 8008a14:	4618      	mov	r0, r3
 8008a16:	3758      	adds	r7, #88	@ 0x58
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	bd80      	pop	{r7, pc}

08008a1c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008a1c:	b580      	push	{r7, lr}
 8008a1e:	b084      	sub	sp, #16
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	60f8      	str	r0, [r7, #12]
 8008a24:	60b9      	str	r1, [r7, #8]
 8008a26:	603b      	str	r3, [r7, #0]
 8008a28:	4613      	mov	r3, r2
 8008a2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a2c:	e04f      	b.n	8008ace <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a2e:	69bb      	ldr	r3, [r7, #24]
 8008a30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a34:	d04b      	beq.n	8008ace <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a36:	f7f9 fa6f 	bl	8001f18 <HAL_GetTick>
 8008a3a:	4602      	mov	r2, r0
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	1ad3      	subs	r3, r2, r3
 8008a40:	69ba      	ldr	r2, [r7, #24]
 8008a42:	429a      	cmp	r2, r3
 8008a44:	d302      	bcc.n	8008a4c <UART_WaitOnFlagUntilTimeout+0x30>
 8008a46:	69bb      	ldr	r3, [r7, #24]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d101      	bne.n	8008a50 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008a4c:	2303      	movs	r3, #3
 8008a4e:	e04e      	b.n	8008aee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f003 0304 	and.w	r3, r3, #4
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d037      	beq.n	8008ace <UART_WaitOnFlagUntilTimeout+0xb2>
 8008a5e:	68bb      	ldr	r3, [r7, #8]
 8008a60:	2b80      	cmp	r3, #128	@ 0x80
 8008a62:	d034      	beq.n	8008ace <UART_WaitOnFlagUntilTimeout+0xb2>
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	2b40      	cmp	r3, #64	@ 0x40
 8008a68:	d031      	beq.n	8008ace <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	69db      	ldr	r3, [r3, #28]
 8008a70:	f003 0308 	and.w	r3, r3, #8
 8008a74:	2b08      	cmp	r3, #8
 8008a76:	d110      	bne.n	8008a9a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	2208      	movs	r2, #8
 8008a7e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008a80:	68f8      	ldr	r0, [r7, #12]
 8008a82:	f000 f838 	bl	8008af6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	2208      	movs	r2, #8
 8008a8a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	2200      	movs	r2, #0
 8008a92:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8008a96:	2301      	movs	r3, #1
 8008a98:	e029      	b.n	8008aee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	69db      	ldr	r3, [r3, #28]
 8008aa0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008aa4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008aa8:	d111      	bne.n	8008ace <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008ab2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008ab4:	68f8      	ldr	r0, [r7, #12]
 8008ab6:	f000 f81e 	bl	8008af6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	2220      	movs	r2, #32
 8008abe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8008aca:	2303      	movs	r3, #3
 8008acc:	e00f      	b.n	8008aee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	69da      	ldr	r2, [r3, #28]
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	4013      	ands	r3, r2
 8008ad8:	68ba      	ldr	r2, [r7, #8]
 8008ada:	429a      	cmp	r2, r3
 8008adc:	bf0c      	ite	eq
 8008ade:	2301      	moveq	r3, #1
 8008ae0:	2300      	movne	r3, #0
 8008ae2:	b2db      	uxtb	r3, r3
 8008ae4:	461a      	mov	r2, r3
 8008ae6:	79fb      	ldrb	r3, [r7, #7]
 8008ae8:	429a      	cmp	r2, r3
 8008aea:	d0a0      	beq.n	8008a2e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008aec:	2300      	movs	r3, #0
}
 8008aee:	4618      	mov	r0, r3
 8008af0:	3710      	adds	r7, #16
 8008af2:	46bd      	mov	sp, r7
 8008af4:	bd80      	pop	{r7, pc}

08008af6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008af6:	b480      	push	{r7}
 8008af8:	b095      	sub	sp, #84	@ 0x54
 8008afa:	af00      	add	r7, sp, #0
 8008afc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b06:	e853 3f00 	ldrex	r3, [r3]
 8008b0a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008b0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b0e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008b12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	461a      	mov	r2, r3
 8008b1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b1c:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b1e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b20:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008b22:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008b24:	e841 2300 	strex	r3, r2, [r1]
 8008b28:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008b2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d1e6      	bne.n	8008afe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	3308      	adds	r3, #8
 8008b36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b38:	6a3b      	ldr	r3, [r7, #32]
 8008b3a:	e853 3f00 	ldrex	r3, [r3]
 8008b3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b40:	69fb      	ldr	r3, [r7, #28]
 8008b42:	f023 0301 	bic.w	r3, r3, #1
 8008b46:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	3308      	adds	r3, #8
 8008b4e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008b50:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008b52:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008b56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b58:	e841 2300 	strex	r3, r2, [r1]
 8008b5c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d1e5      	bne.n	8008b30 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b68:	2b01      	cmp	r3, #1
 8008b6a:	d118      	bne.n	8008b9e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	e853 3f00 	ldrex	r3, [r3]
 8008b78:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b7a:	68bb      	ldr	r3, [r7, #8]
 8008b7c:	f023 0310 	bic.w	r3, r3, #16
 8008b80:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	461a      	mov	r2, r3
 8008b88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b8a:	61bb      	str	r3, [r7, #24]
 8008b8c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b8e:	6979      	ldr	r1, [r7, #20]
 8008b90:	69ba      	ldr	r2, [r7, #24]
 8008b92:	e841 2300 	strex	r3, r2, [r1]
 8008b96:	613b      	str	r3, [r7, #16]
   return(result);
 8008b98:	693b      	ldr	r3, [r7, #16]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d1e6      	bne.n	8008b6c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2220      	movs	r2, #32
 8008ba2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	2200      	movs	r2, #0
 8008baa:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008bb2:	bf00      	nop
 8008bb4:	3754      	adds	r7, #84	@ 0x54
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bbc:	4770      	bx	lr

08008bbe <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008bbe:	b580      	push	{r7, lr}
 8008bc0:	b084      	sub	sp, #16
 8008bc2:	af00      	add	r7, sp, #0
 8008bc4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	2200      	movs	r2, #0
 8008bd0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008bdc:	68f8      	ldr	r0, [r7, #12]
 8008bde:	f7ff fb05 	bl	80081ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008be2:	bf00      	nop
 8008be4:	3710      	adds	r7, #16
 8008be6:	46bd      	mov	sp, r7
 8008be8:	bd80      	pop	{r7, pc}

08008bea <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008bea:	b580      	push	{r7, lr}
 8008bec:	b088      	sub	sp, #32
 8008bee:	af00      	add	r7, sp, #0
 8008bf0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	e853 3f00 	ldrex	r3, [r3]
 8008bfe:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c00:	68bb      	ldr	r3, [r7, #8]
 8008c02:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c06:	61fb      	str	r3, [r7, #28]
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	461a      	mov	r2, r3
 8008c0e:	69fb      	ldr	r3, [r7, #28]
 8008c10:	61bb      	str	r3, [r7, #24]
 8008c12:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c14:	6979      	ldr	r1, [r7, #20]
 8008c16:	69ba      	ldr	r2, [r7, #24]
 8008c18:	e841 2300 	strex	r3, r2, [r1]
 8008c1c:	613b      	str	r3, [r7, #16]
   return(result);
 8008c1e:	693b      	ldr	r3, [r7, #16]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d1e6      	bne.n	8008bf2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2220      	movs	r2, #32
 8008c28:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008c30:	6878      	ldr	r0, [r7, #4]
 8008c32:	f7ff fad1 	bl	80081d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c36:	bf00      	nop
 8008c38:	3720      	adds	r7, #32
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	bd80      	pop	{r7, pc}

08008c3e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008c3e:	b480      	push	{r7}
 8008c40:	b083      	sub	sp, #12
 8008c42:	af00      	add	r7, sp, #0
 8008c44:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008c46:	bf00      	nop
 8008c48:	370c      	adds	r7, #12
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c50:	4770      	bx	lr

08008c52 <makeFreeRtosPriority>:
 8008c52:	b480      	push	{r7}
 8008c54:	b085      	sub	sp, #20
 8008c56:	af00      	add	r7, sp, #0
 8008c58:	4603      	mov	r3, r0
 8008c5a:	80fb      	strh	r3, [r7, #6]
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	60fb      	str	r3, [r7, #12]
 8008c60:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008c64:	2b84      	cmp	r3, #132	@ 0x84
 8008c66:	d005      	beq.n	8008c74 <makeFreeRtosPriority+0x22>
 8008c68:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	4413      	add	r3, r2
 8008c70:	3303      	adds	r3, #3
 8008c72:	60fb      	str	r3, [r7, #12]
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	4618      	mov	r0, r3
 8008c78:	3714      	adds	r7, #20
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c80:	4770      	bx	lr

08008c82 <osKernelStart>:
 8008c82:	b580      	push	{r7, lr}
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	f000 fafd 	bl	8009284 <vTaskStartScheduler>
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	4618      	mov	r0, r3
 8008c8e:	bd80      	pop	{r7, pc}

08008c90 <osThreadCreate>:
 8008c90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c92:	b089      	sub	sp, #36	@ 0x24
 8008c94:	af04      	add	r7, sp, #16
 8008c96:	6078      	str	r0, [r7, #4]
 8008c98:	6039      	str	r1, [r7, #0]
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	695b      	ldr	r3, [r3, #20]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d020      	beq.n	8008ce4 <osThreadCreate+0x54>
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	699b      	ldr	r3, [r3, #24]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d01c      	beq.n	8008ce4 <osThreadCreate+0x54>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	685c      	ldr	r4, [r3, #4]
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681d      	ldr	r5, [r3, #0]
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	691e      	ldr	r6, [r3, #16]
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	f7ff ffc8 	bl	8008c52 <makeFreeRtosPriority>
 8008cc2:	4601      	mov	r1, r0
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	695b      	ldr	r3, [r3, #20]
 8008cc8:	687a      	ldr	r2, [r7, #4]
 8008cca:	6992      	ldr	r2, [r2, #24]
 8008ccc:	9202      	str	r2, [sp, #8]
 8008cce:	9301      	str	r3, [sp, #4]
 8008cd0:	9100      	str	r1, [sp, #0]
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	4632      	mov	r2, r6
 8008cd6:	4629      	mov	r1, r5
 8008cd8:	4620      	mov	r0, r4
 8008cda:	f000 f8ed 	bl	8008eb8 <xTaskCreateStatic>
 8008cde:	4603      	mov	r3, r0
 8008ce0:	60fb      	str	r3, [r7, #12]
 8008ce2:	e01c      	b.n	8008d1e <osThreadCreate+0x8e>
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	685c      	ldr	r4, [r3, #4]
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681d      	ldr	r5, [r3, #0]
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	691b      	ldr	r3, [r3, #16]
 8008cf0:	b29e      	uxth	r6, r3
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	f7ff ffaa 	bl	8008c52 <makeFreeRtosPriority>
 8008cfe:	4602      	mov	r2, r0
 8008d00:	f107 030c 	add.w	r3, r7, #12
 8008d04:	9301      	str	r3, [sp, #4]
 8008d06:	9200      	str	r2, [sp, #0]
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	4632      	mov	r2, r6
 8008d0c:	4629      	mov	r1, r5
 8008d0e:	4620      	mov	r0, r4
 8008d10:	f000 f932 	bl	8008f78 <xTaskCreate>
 8008d14:	4603      	mov	r3, r0
 8008d16:	2b01      	cmp	r3, #1
 8008d18:	d001      	beq.n	8008d1e <osThreadCreate+0x8e>
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	e000      	b.n	8008d20 <osThreadCreate+0x90>
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	4618      	mov	r0, r3
 8008d22:	3714      	adds	r7, #20
 8008d24:	46bd      	mov	sp, r7
 8008d26:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008d28 <osDelay>:
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b084      	sub	sp, #16
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	60fb      	str	r3, [r7, #12]
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d001      	beq.n	8008d3e <osDelay+0x16>
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	e000      	b.n	8008d40 <osDelay+0x18>
 8008d3e:	2301      	movs	r3, #1
 8008d40:	4618      	mov	r0, r3
 8008d42:	f000 fa69 	bl	8009218 <vTaskDelay>
 8008d46:	2300      	movs	r3, #0
 8008d48:	4618      	mov	r0, r3
 8008d4a:	3710      	adds	r7, #16
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	bd80      	pop	{r7, pc}

08008d50 <vListInitialise>:
 8008d50:	b480      	push	{r7}
 8008d52:	b083      	sub	sp, #12
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	6078      	str	r0, [r7, #4]
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	f103 0208 	add.w	r2, r3, #8
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	605a      	str	r2, [r3, #4]
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	f04f 32ff 	mov.w	r2, #4294967295
 8008d68:	609a      	str	r2, [r3, #8]
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	f103 0208 	add.w	r2, r3, #8
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	60da      	str	r2, [r3, #12]
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	f103 0208 	add.w	r2, r3, #8
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	611a      	str	r2, [r3, #16]
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	2200      	movs	r2, #0
 8008d82:	601a      	str	r2, [r3, #0]
 8008d84:	bf00      	nop
 8008d86:	370c      	adds	r7, #12
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8e:	4770      	bx	lr

08008d90 <vListInitialiseItem>:
 8008d90:	b480      	push	{r7}
 8008d92:	b083      	sub	sp, #12
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	611a      	str	r2, [r3, #16]
 8008d9e:	bf00      	nop
 8008da0:	370c      	adds	r7, #12
 8008da2:	46bd      	mov	sp, r7
 8008da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da8:	4770      	bx	lr

08008daa <vListInsertEnd>:
 8008daa:	b480      	push	{r7}
 8008dac:	b085      	sub	sp, #20
 8008dae:	af00      	add	r7, sp, #0
 8008db0:	6078      	str	r0, [r7, #4]
 8008db2:	6039      	str	r1, [r7, #0]
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	685b      	ldr	r3, [r3, #4]
 8008db8:	60fb      	str	r3, [r7, #12]
 8008dba:	683b      	ldr	r3, [r7, #0]
 8008dbc:	68fa      	ldr	r2, [r7, #12]
 8008dbe:	605a      	str	r2, [r3, #4]
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	689a      	ldr	r2, [r3, #8]
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	609a      	str	r2, [r3, #8]
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	689b      	ldr	r3, [r3, #8]
 8008dcc:	683a      	ldr	r2, [r7, #0]
 8008dce:	605a      	str	r2, [r3, #4]
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	683a      	ldr	r2, [r7, #0]
 8008dd4:	609a      	str	r2, [r3, #8]
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	687a      	ldr	r2, [r7, #4]
 8008dda:	611a      	str	r2, [r3, #16]
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	1c5a      	adds	r2, r3, #1
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	601a      	str	r2, [r3, #0]
 8008de6:	bf00      	nop
 8008de8:	3714      	adds	r7, #20
 8008dea:	46bd      	mov	sp, r7
 8008dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df0:	4770      	bx	lr

08008df2 <vListInsert>:
 8008df2:	b480      	push	{r7}
 8008df4:	b085      	sub	sp, #20
 8008df6:	af00      	add	r7, sp, #0
 8008df8:	6078      	str	r0, [r7, #4]
 8008dfa:	6039      	str	r1, [r7, #0]
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	60bb      	str	r3, [r7, #8]
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e08:	d103      	bne.n	8008e12 <vListInsert+0x20>
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	691b      	ldr	r3, [r3, #16]
 8008e0e:	60fb      	str	r3, [r7, #12]
 8008e10:	e00c      	b.n	8008e2c <vListInsert+0x3a>
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	3308      	adds	r3, #8
 8008e16:	60fb      	str	r3, [r7, #12]
 8008e18:	e002      	b.n	8008e20 <vListInsert+0x2e>
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	685b      	ldr	r3, [r3, #4]
 8008e1e:	60fb      	str	r3, [r7, #12]
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	685b      	ldr	r3, [r3, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	68ba      	ldr	r2, [r7, #8]
 8008e28:	429a      	cmp	r2, r3
 8008e2a:	d2f6      	bcs.n	8008e1a <vListInsert+0x28>
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	685a      	ldr	r2, [r3, #4]
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	605a      	str	r2, [r3, #4]
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	685b      	ldr	r3, [r3, #4]
 8008e38:	683a      	ldr	r2, [r7, #0]
 8008e3a:	609a      	str	r2, [r3, #8]
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	68fa      	ldr	r2, [r7, #12]
 8008e40:	609a      	str	r2, [r3, #8]
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	683a      	ldr	r2, [r7, #0]
 8008e46:	605a      	str	r2, [r3, #4]
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	687a      	ldr	r2, [r7, #4]
 8008e4c:	611a      	str	r2, [r3, #16]
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	1c5a      	adds	r2, r3, #1
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	601a      	str	r2, [r3, #0]
 8008e58:	bf00      	nop
 8008e5a:	3714      	adds	r7, #20
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e62:	4770      	bx	lr

08008e64 <uxListRemove>:
 8008e64:	b480      	push	{r7}
 8008e66:	b085      	sub	sp, #20
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	691b      	ldr	r3, [r3, #16]
 8008e70:	60fb      	str	r3, [r7, #12]
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	685b      	ldr	r3, [r3, #4]
 8008e76:	687a      	ldr	r2, [r7, #4]
 8008e78:	6892      	ldr	r2, [r2, #8]
 8008e7a:	609a      	str	r2, [r3, #8]
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	689b      	ldr	r3, [r3, #8]
 8008e80:	687a      	ldr	r2, [r7, #4]
 8008e82:	6852      	ldr	r2, [r2, #4]
 8008e84:	605a      	str	r2, [r3, #4]
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	685b      	ldr	r3, [r3, #4]
 8008e8a:	687a      	ldr	r2, [r7, #4]
 8008e8c:	429a      	cmp	r2, r3
 8008e8e:	d103      	bne.n	8008e98 <uxListRemove+0x34>
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	689a      	ldr	r2, [r3, #8]
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	605a      	str	r2, [r3, #4]
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	611a      	str	r2, [r3, #16]
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	1e5a      	subs	r2, r3, #1
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	601a      	str	r2, [r3, #0]
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	4618      	mov	r0, r3
 8008eae:	3714      	adds	r7, #20
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb6:	4770      	bx	lr

08008eb8 <xTaskCreateStatic>:
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	b08e      	sub	sp, #56	@ 0x38
 8008ebc:	af04      	add	r7, sp, #16
 8008ebe:	60f8      	str	r0, [r7, #12]
 8008ec0:	60b9      	str	r1, [r7, #8]
 8008ec2:	607a      	str	r2, [r7, #4]
 8008ec4:	603b      	str	r3, [r7, #0]
 8008ec6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d10b      	bne.n	8008ee4 <xTaskCreateStatic+0x2c>
 8008ecc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ed0:	f383 8811 	msr	BASEPRI, r3
 8008ed4:	f3bf 8f6f 	isb	sy
 8008ed8:	f3bf 8f4f 	dsb	sy
 8008edc:	623b      	str	r3, [r7, #32]
 8008ede:	bf00      	nop
 8008ee0:	bf00      	nop
 8008ee2:	e7fd      	b.n	8008ee0 <xTaskCreateStatic+0x28>
 8008ee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d10b      	bne.n	8008f02 <xTaskCreateStatic+0x4a>
 8008eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eee:	f383 8811 	msr	BASEPRI, r3
 8008ef2:	f3bf 8f6f 	isb	sy
 8008ef6:	f3bf 8f4f 	dsb	sy
 8008efa:	61fb      	str	r3, [r7, #28]
 8008efc:	bf00      	nop
 8008efe:	bf00      	nop
 8008f00:	e7fd      	b.n	8008efe <xTaskCreateStatic+0x46>
 8008f02:	23a0      	movs	r3, #160	@ 0xa0
 8008f04:	613b      	str	r3, [r7, #16]
 8008f06:	693b      	ldr	r3, [r7, #16]
 8008f08:	2ba0      	cmp	r3, #160	@ 0xa0
 8008f0a:	d00b      	beq.n	8008f24 <xTaskCreateStatic+0x6c>
 8008f0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f10:	f383 8811 	msr	BASEPRI, r3
 8008f14:	f3bf 8f6f 	isb	sy
 8008f18:	f3bf 8f4f 	dsb	sy
 8008f1c:	61bb      	str	r3, [r7, #24]
 8008f1e:	bf00      	nop
 8008f20:	bf00      	nop
 8008f22:	e7fd      	b.n	8008f20 <xTaskCreateStatic+0x68>
 8008f24:	693b      	ldr	r3, [r7, #16]
 8008f26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d01e      	beq.n	8008f6a <xTaskCreateStatic+0xb2>
 8008f2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d01b      	beq.n	8008f6a <xTaskCreateStatic+0xb2>
 8008f32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f34:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f38:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008f3a:	631a      	str	r2, [r3, #48]	@ 0x30
 8008f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f3e:	2202      	movs	r2, #2
 8008f40:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
 8008f44:	2300      	movs	r3, #0
 8008f46:	9303      	str	r3, [sp, #12]
 8008f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f4a:	9302      	str	r3, [sp, #8]
 8008f4c:	f107 0314 	add.w	r3, r7, #20
 8008f50:	9301      	str	r3, [sp, #4]
 8008f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f54:	9300      	str	r3, [sp, #0]
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	687a      	ldr	r2, [r7, #4]
 8008f5a:	68b9      	ldr	r1, [r7, #8]
 8008f5c:	68f8      	ldr	r0, [r7, #12]
 8008f5e:	f000 f851 	bl	8009004 <prvInitialiseNewTask>
 8008f62:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008f64:	f000 f8ee 	bl	8009144 <prvAddNewTaskToReadyList>
 8008f68:	e001      	b.n	8008f6e <xTaskCreateStatic+0xb6>
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	617b      	str	r3, [r7, #20]
 8008f6e:	697b      	ldr	r3, [r7, #20]
 8008f70:	4618      	mov	r0, r3
 8008f72:	3728      	adds	r7, #40	@ 0x28
 8008f74:	46bd      	mov	sp, r7
 8008f76:	bd80      	pop	{r7, pc}

08008f78 <xTaskCreate>:
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b08c      	sub	sp, #48	@ 0x30
 8008f7c:	af04      	add	r7, sp, #16
 8008f7e:	60f8      	str	r0, [r7, #12]
 8008f80:	60b9      	str	r1, [r7, #8]
 8008f82:	603b      	str	r3, [r7, #0]
 8008f84:	4613      	mov	r3, r2
 8008f86:	80fb      	strh	r3, [r7, #6]
 8008f88:	88fb      	ldrh	r3, [r7, #6]
 8008f8a:	009b      	lsls	r3, r3, #2
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	f000 ff03 	bl	8009d98 <pvPortMalloc>
 8008f92:	6178      	str	r0, [r7, #20]
 8008f94:	697b      	ldr	r3, [r7, #20]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d00e      	beq.n	8008fb8 <xTaskCreate+0x40>
 8008f9a:	20a0      	movs	r0, #160	@ 0xa0
 8008f9c:	f000 fefc 	bl	8009d98 <pvPortMalloc>
 8008fa0:	61f8      	str	r0, [r7, #28]
 8008fa2:	69fb      	ldr	r3, [r7, #28]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d003      	beq.n	8008fb0 <xTaskCreate+0x38>
 8008fa8:	69fb      	ldr	r3, [r7, #28]
 8008faa:	697a      	ldr	r2, [r7, #20]
 8008fac:	631a      	str	r2, [r3, #48]	@ 0x30
 8008fae:	e005      	b.n	8008fbc <xTaskCreate+0x44>
 8008fb0:	6978      	ldr	r0, [r7, #20]
 8008fb2:	f000 ffbf 	bl	8009f34 <vPortFree>
 8008fb6:	e001      	b.n	8008fbc <xTaskCreate+0x44>
 8008fb8:	2300      	movs	r3, #0
 8008fba:	61fb      	str	r3, [r7, #28]
 8008fbc:	69fb      	ldr	r3, [r7, #28]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d017      	beq.n	8008ff2 <xTaskCreate+0x7a>
 8008fc2:	69fb      	ldr	r3, [r7, #28]
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
 8008fca:	88fa      	ldrh	r2, [r7, #6]
 8008fcc:	2300      	movs	r3, #0
 8008fce:	9303      	str	r3, [sp, #12]
 8008fd0:	69fb      	ldr	r3, [r7, #28]
 8008fd2:	9302      	str	r3, [sp, #8]
 8008fd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fd6:	9301      	str	r3, [sp, #4]
 8008fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fda:	9300      	str	r3, [sp, #0]
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	68b9      	ldr	r1, [r7, #8]
 8008fe0:	68f8      	ldr	r0, [r7, #12]
 8008fe2:	f000 f80f 	bl	8009004 <prvInitialiseNewTask>
 8008fe6:	69f8      	ldr	r0, [r7, #28]
 8008fe8:	f000 f8ac 	bl	8009144 <prvAddNewTaskToReadyList>
 8008fec:	2301      	movs	r3, #1
 8008fee:	61bb      	str	r3, [r7, #24]
 8008ff0:	e002      	b.n	8008ff8 <xTaskCreate+0x80>
 8008ff2:	f04f 33ff 	mov.w	r3, #4294967295
 8008ff6:	61bb      	str	r3, [r7, #24]
 8008ff8:	69bb      	ldr	r3, [r7, #24]
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	3720      	adds	r7, #32
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bd80      	pop	{r7, pc}
	...

08009004 <prvInitialiseNewTask>:
 8009004:	b580      	push	{r7, lr}
 8009006:	b088      	sub	sp, #32
 8009008:	af00      	add	r7, sp, #0
 800900a:	60f8      	str	r0, [r7, #12]
 800900c:	60b9      	str	r1, [r7, #8]
 800900e:	607a      	str	r2, [r7, #4]
 8009010:	603b      	str	r3, [r7, #0]
 8009012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009014:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800901c:	3b01      	subs	r3, #1
 800901e:	009b      	lsls	r3, r3, #2
 8009020:	4413      	add	r3, r2
 8009022:	61bb      	str	r3, [r7, #24]
 8009024:	69bb      	ldr	r3, [r7, #24]
 8009026:	f023 0307 	bic.w	r3, r3, #7
 800902a:	61bb      	str	r3, [r7, #24]
 800902c:	69bb      	ldr	r3, [r7, #24]
 800902e:	f003 0307 	and.w	r3, r3, #7
 8009032:	2b00      	cmp	r3, #0
 8009034:	d00b      	beq.n	800904e <prvInitialiseNewTask+0x4a>
 8009036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800903a:	f383 8811 	msr	BASEPRI, r3
 800903e:	f3bf 8f6f 	isb	sy
 8009042:	f3bf 8f4f 	dsb	sy
 8009046:	617b      	str	r3, [r7, #20]
 8009048:	bf00      	nop
 800904a:	bf00      	nop
 800904c:	e7fd      	b.n	800904a <prvInitialiseNewTask+0x46>
 800904e:	68bb      	ldr	r3, [r7, #8]
 8009050:	2b00      	cmp	r3, #0
 8009052:	d01f      	beq.n	8009094 <prvInitialiseNewTask+0x90>
 8009054:	2300      	movs	r3, #0
 8009056:	61fb      	str	r3, [r7, #28]
 8009058:	e012      	b.n	8009080 <prvInitialiseNewTask+0x7c>
 800905a:	68ba      	ldr	r2, [r7, #8]
 800905c:	69fb      	ldr	r3, [r7, #28]
 800905e:	4413      	add	r3, r2
 8009060:	7819      	ldrb	r1, [r3, #0]
 8009062:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009064:	69fb      	ldr	r3, [r7, #28]
 8009066:	4413      	add	r3, r2
 8009068:	3334      	adds	r3, #52	@ 0x34
 800906a:	460a      	mov	r2, r1
 800906c:	701a      	strb	r2, [r3, #0]
 800906e:	68ba      	ldr	r2, [r7, #8]
 8009070:	69fb      	ldr	r3, [r7, #28]
 8009072:	4413      	add	r3, r2
 8009074:	781b      	ldrb	r3, [r3, #0]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d006      	beq.n	8009088 <prvInitialiseNewTask+0x84>
 800907a:	69fb      	ldr	r3, [r7, #28]
 800907c:	3301      	adds	r3, #1
 800907e:	61fb      	str	r3, [r7, #28]
 8009080:	69fb      	ldr	r3, [r7, #28]
 8009082:	2b0f      	cmp	r3, #15
 8009084:	d9e9      	bls.n	800905a <prvInitialiseNewTask+0x56>
 8009086:	e000      	b.n	800908a <prvInitialiseNewTask+0x86>
 8009088:	bf00      	nop
 800908a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800908c:	2200      	movs	r2, #0
 800908e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009092:	e003      	b.n	800909c <prvInitialiseNewTask+0x98>
 8009094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009096:	2200      	movs	r2, #0
 8009098:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
 800909c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800909e:	2b06      	cmp	r3, #6
 80090a0:	d901      	bls.n	80090a6 <prvInitialiseNewTask+0xa2>
 80090a2:	2306      	movs	r3, #6
 80090a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80090a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80090aa:	62da      	str	r2, [r3, #44]	@ 0x2c
 80090ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80090b0:	645a      	str	r2, [r3, #68]	@ 0x44
 80090b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090b4:	2200      	movs	r2, #0
 80090b6:	649a      	str	r2, [r3, #72]	@ 0x48
 80090b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ba:	3304      	adds	r3, #4
 80090bc:	4618      	mov	r0, r3
 80090be:	f7ff fe67 	bl	8008d90 <vListInitialiseItem>
 80090c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090c4:	3318      	adds	r3, #24
 80090c6:	4618      	mov	r0, r3
 80090c8:	f7ff fe62 	bl	8008d90 <vListInitialiseItem>
 80090cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090d0:	611a      	str	r2, [r3, #16]
 80090d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090d4:	f1c3 0207 	rsb	r2, r3, #7
 80090d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090da:	619a      	str	r2, [r3, #24]
 80090dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090e0:	625a      	str	r2, [r3, #36]	@ 0x24
 80090e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090e4:	2200      	movs	r2, #0
 80090e6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 80090ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ec:	2200      	movs	r2, #0
 80090ee:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 80090f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090f4:	334c      	adds	r3, #76	@ 0x4c
 80090f6:	224c      	movs	r2, #76	@ 0x4c
 80090f8:	2100      	movs	r1, #0
 80090fa:	4618      	mov	r0, r3
 80090fc:	f001 fb00 	bl	800a700 <memset>
 8009100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009102:	4a0d      	ldr	r2, [pc, #52]	@ (8009138 <prvInitialiseNewTask+0x134>)
 8009104:	651a      	str	r2, [r3, #80]	@ 0x50
 8009106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009108:	4a0c      	ldr	r2, [pc, #48]	@ (800913c <prvInitialiseNewTask+0x138>)
 800910a:	655a      	str	r2, [r3, #84]	@ 0x54
 800910c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800910e:	4a0c      	ldr	r2, [pc, #48]	@ (8009140 <prvInitialiseNewTask+0x13c>)
 8009110:	659a      	str	r2, [r3, #88]	@ 0x58
 8009112:	683a      	ldr	r2, [r7, #0]
 8009114:	68f9      	ldr	r1, [r7, #12]
 8009116:	69b8      	ldr	r0, [r7, #24]
 8009118:	f000 fc2a 	bl	8009970 <pxPortInitialiseStack>
 800911c:	4602      	mov	r2, r0
 800911e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009120:	601a      	str	r2, [r3, #0]
 8009122:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009124:	2b00      	cmp	r3, #0
 8009126:	d002      	beq.n	800912e <prvInitialiseNewTask+0x12a>
 8009128:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800912a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800912c:	601a      	str	r2, [r3, #0]
 800912e:	bf00      	nop
 8009130:	3720      	adds	r7, #32
 8009132:	46bd      	mov	sp, r7
 8009134:	bd80      	pop	{r7, pc}
 8009136:	bf00      	nop
 8009138:	20001864 	.word	0x20001864
 800913c:	200018cc 	.word	0x200018cc
 8009140:	20001934 	.word	0x20001934

08009144 <prvAddNewTaskToReadyList>:
 8009144:	b580      	push	{r7, lr}
 8009146:	b082      	sub	sp, #8
 8009148:	af00      	add	r7, sp, #0
 800914a:	6078      	str	r0, [r7, #4]
 800914c:	f000 fd44 	bl	8009bd8 <vPortEnterCritical>
 8009150:	4b2a      	ldr	r3, [pc, #168]	@ (80091fc <prvAddNewTaskToReadyList+0xb8>)
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	3301      	adds	r3, #1
 8009156:	4a29      	ldr	r2, [pc, #164]	@ (80091fc <prvAddNewTaskToReadyList+0xb8>)
 8009158:	6013      	str	r3, [r2, #0]
 800915a:	4b29      	ldr	r3, [pc, #164]	@ (8009200 <prvAddNewTaskToReadyList+0xbc>)
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d109      	bne.n	8009176 <prvAddNewTaskToReadyList+0x32>
 8009162:	4a27      	ldr	r2, [pc, #156]	@ (8009200 <prvAddNewTaskToReadyList+0xbc>)
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	6013      	str	r3, [r2, #0]
 8009168:	4b24      	ldr	r3, [pc, #144]	@ (80091fc <prvAddNewTaskToReadyList+0xb8>)
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	2b01      	cmp	r3, #1
 800916e:	d110      	bne.n	8009192 <prvAddNewTaskToReadyList+0x4e>
 8009170:	f000 fad4 	bl	800971c <prvInitialiseTaskLists>
 8009174:	e00d      	b.n	8009192 <prvAddNewTaskToReadyList+0x4e>
 8009176:	4b23      	ldr	r3, [pc, #140]	@ (8009204 <prvAddNewTaskToReadyList+0xc0>)
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d109      	bne.n	8009192 <prvAddNewTaskToReadyList+0x4e>
 800917e:	4b20      	ldr	r3, [pc, #128]	@ (8009200 <prvAddNewTaskToReadyList+0xbc>)
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009188:	429a      	cmp	r2, r3
 800918a:	d802      	bhi.n	8009192 <prvAddNewTaskToReadyList+0x4e>
 800918c:	4a1c      	ldr	r2, [pc, #112]	@ (8009200 <prvAddNewTaskToReadyList+0xbc>)
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	6013      	str	r3, [r2, #0]
 8009192:	4b1d      	ldr	r3, [pc, #116]	@ (8009208 <prvAddNewTaskToReadyList+0xc4>)
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	3301      	adds	r3, #1
 8009198:	4a1b      	ldr	r2, [pc, #108]	@ (8009208 <prvAddNewTaskToReadyList+0xc4>)
 800919a:	6013      	str	r3, [r2, #0]
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091a0:	2201      	movs	r2, #1
 80091a2:	409a      	lsls	r2, r3
 80091a4:	4b19      	ldr	r3, [pc, #100]	@ (800920c <prvAddNewTaskToReadyList+0xc8>)
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	4313      	orrs	r3, r2
 80091aa:	4a18      	ldr	r2, [pc, #96]	@ (800920c <prvAddNewTaskToReadyList+0xc8>)
 80091ac:	6013      	str	r3, [r2, #0]
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091b2:	4613      	mov	r3, r2
 80091b4:	009b      	lsls	r3, r3, #2
 80091b6:	4413      	add	r3, r2
 80091b8:	009b      	lsls	r3, r3, #2
 80091ba:	4a15      	ldr	r2, [pc, #84]	@ (8009210 <prvAddNewTaskToReadyList+0xcc>)
 80091bc:	441a      	add	r2, r3
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	3304      	adds	r3, #4
 80091c2:	4619      	mov	r1, r3
 80091c4:	4610      	mov	r0, r2
 80091c6:	f7ff fdf0 	bl	8008daa <vListInsertEnd>
 80091ca:	f000 fd37 	bl	8009c3c <vPortExitCritical>
 80091ce:	4b0d      	ldr	r3, [pc, #52]	@ (8009204 <prvAddNewTaskToReadyList+0xc0>)
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d00e      	beq.n	80091f4 <prvAddNewTaskToReadyList+0xb0>
 80091d6:	4b0a      	ldr	r3, [pc, #40]	@ (8009200 <prvAddNewTaskToReadyList+0xbc>)
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091e0:	429a      	cmp	r2, r3
 80091e2:	d207      	bcs.n	80091f4 <prvAddNewTaskToReadyList+0xb0>
 80091e4:	4b0b      	ldr	r3, [pc, #44]	@ (8009214 <prvAddNewTaskToReadyList+0xd0>)
 80091e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80091ea:	601a      	str	r2, [r3, #0]
 80091ec:	f3bf 8f4f 	dsb	sy
 80091f0:	f3bf 8f6f 	isb	sy
 80091f4:	bf00      	nop
 80091f6:	3708      	adds	r7, #8
 80091f8:	46bd      	mov	sp, r7
 80091fa:	bd80      	pop	{r7, pc}
 80091fc:	20000c58 	.word	0x20000c58
 8009200:	20000b58 	.word	0x20000b58
 8009204:	20000c64 	.word	0x20000c64
 8009208:	20000c74 	.word	0x20000c74
 800920c:	20000c60 	.word	0x20000c60
 8009210:	20000b5c 	.word	0x20000b5c
 8009214:	e000ed04 	.word	0xe000ed04

08009218 <vTaskDelay>:
 8009218:	b580      	push	{r7, lr}
 800921a:	b084      	sub	sp, #16
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
 8009220:	2300      	movs	r3, #0
 8009222:	60fb      	str	r3, [r7, #12]
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d018      	beq.n	800925c <vTaskDelay+0x44>
 800922a:	4b14      	ldr	r3, [pc, #80]	@ (800927c <vTaskDelay+0x64>)
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d00b      	beq.n	800924a <vTaskDelay+0x32>
 8009232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009236:	f383 8811 	msr	BASEPRI, r3
 800923a:	f3bf 8f6f 	isb	sy
 800923e:	f3bf 8f4f 	dsb	sy
 8009242:	60bb      	str	r3, [r7, #8]
 8009244:	bf00      	nop
 8009246:	bf00      	nop
 8009248:	e7fd      	b.n	8009246 <vTaskDelay+0x2e>
 800924a:	f000 f885 	bl	8009358 <vTaskSuspendAll>
 800924e:	2100      	movs	r1, #0
 8009250:	6878      	ldr	r0, [r7, #4]
 8009252:	f000 fb27 	bl	80098a4 <prvAddCurrentTaskToDelayedList>
 8009256:	f000 f88d 	bl	8009374 <xTaskResumeAll>
 800925a:	60f8      	str	r0, [r7, #12]
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	2b00      	cmp	r3, #0
 8009260:	d107      	bne.n	8009272 <vTaskDelay+0x5a>
 8009262:	4b07      	ldr	r3, [pc, #28]	@ (8009280 <vTaskDelay+0x68>)
 8009264:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009268:	601a      	str	r2, [r3, #0]
 800926a:	f3bf 8f4f 	dsb	sy
 800926e:	f3bf 8f6f 	isb	sy
 8009272:	bf00      	nop
 8009274:	3710      	adds	r7, #16
 8009276:	46bd      	mov	sp, r7
 8009278:	bd80      	pop	{r7, pc}
 800927a:	bf00      	nop
 800927c:	20000c80 	.word	0x20000c80
 8009280:	e000ed04 	.word	0xe000ed04

08009284 <vTaskStartScheduler>:
 8009284:	b580      	push	{r7, lr}
 8009286:	b08a      	sub	sp, #40	@ 0x28
 8009288:	af04      	add	r7, sp, #16
 800928a:	2300      	movs	r3, #0
 800928c:	60bb      	str	r3, [r7, #8]
 800928e:	2300      	movs	r3, #0
 8009290:	607b      	str	r3, [r7, #4]
 8009292:	463a      	mov	r2, r7
 8009294:	1d39      	adds	r1, r7, #4
 8009296:	f107 0308 	add.w	r3, r7, #8
 800929a:	4618      	mov	r0, r3
 800929c:	f7f7 fb5c 	bl	8000958 <vApplicationGetIdleTaskMemory>
 80092a0:	6839      	ldr	r1, [r7, #0]
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	68ba      	ldr	r2, [r7, #8]
 80092a6:	9202      	str	r2, [sp, #8]
 80092a8:	9301      	str	r3, [sp, #4]
 80092aa:	2300      	movs	r3, #0
 80092ac:	9300      	str	r3, [sp, #0]
 80092ae:	2300      	movs	r3, #0
 80092b0:	460a      	mov	r2, r1
 80092b2:	4921      	ldr	r1, [pc, #132]	@ (8009338 <vTaskStartScheduler+0xb4>)
 80092b4:	4821      	ldr	r0, [pc, #132]	@ (800933c <vTaskStartScheduler+0xb8>)
 80092b6:	f7ff fdff 	bl	8008eb8 <xTaskCreateStatic>
 80092ba:	4603      	mov	r3, r0
 80092bc:	4a20      	ldr	r2, [pc, #128]	@ (8009340 <vTaskStartScheduler+0xbc>)
 80092be:	6013      	str	r3, [r2, #0]
 80092c0:	4b1f      	ldr	r3, [pc, #124]	@ (8009340 <vTaskStartScheduler+0xbc>)
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d002      	beq.n	80092ce <vTaskStartScheduler+0x4a>
 80092c8:	2301      	movs	r3, #1
 80092ca:	617b      	str	r3, [r7, #20]
 80092cc:	e001      	b.n	80092d2 <vTaskStartScheduler+0x4e>
 80092ce:	2300      	movs	r3, #0
 80092d0:	617b      	str	r3, [r7, #20]
 80092d2:	697b      	ldr	r3, [r7, #20]
 80092d4:	2b01      	cmp	r3, #1
 80092d6:	d11b      	bne.n	8009310 <vTaskStartScheduler+0x8c>
 80092d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092dc:	f383 8811 	msr	BASEPRI, r3
 80092e0:	f3bf 8f6f 	isb	sy
 80092e4:	f3bf 8f4f 	dsb	sy
 80092e8:	613b      	str	r3, [r7, #16]
 80092ea:	bf00      	nop
 80092ec:	4b15      	ldr	r3, [pc, #84]	@ (8009344 <vTaskStartScheduler+0xc0>)
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	334c      	adds	r3, #76	@ 0x4c
 80092f2:	4a15      	ldr	r2, [pc, #84]	@ (8009348 <vTaskStartScheduler+0xc4>)
 80092f4:	6013      	str	r3, [r2, #0]
 80092f6:	4b15      	ldr	r3, [pc, #84]	@ (800934c <vTaskStartScheduler+0xc8>)
 80092f8:	f04f 32ff 	mov.w	r2, #4294967295
 80092fc:	601a      	str	r2, [r3, #0]
 80092fe:	4b14      	ldr	r3, [pc, #80]	@ (8009350 <vTaskStartScheduler+0xcc>)
 8009300:	2201      	movs	r2, #1
 8009302:	601a      	str	r2, [r3, #0]
 8009304:	4b13      	ldr	r3, [pc, #76]	@ (8009354 <vTaskStartScheduler+0xd0>)
 8009306:	2200      	movs	r2, #0
 8009308:	601a      	str	r2, [r3, #0]
 800930a:	f000 fbc1 	bl	8009a90 <xPortStartScheduler>
 800930e:	e00f      	b.n	8009330 <vTaskStartScheduler+0xac>
 8009310:	697b      	ldr	r3, [r7, #20]
 8009312:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009316:	d10b      	bne.n	8009330 <vTaskStartScheduler+0xac>
 8009318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800931c:	f383 8811 	msr	BASEPRI, r3
 8009320:	f3bf 8f6f 	isb	sy
 8009324:	f3bf 8f4f 	dsb	sy
 8009328:	60fb      	str	r3, [r7, #12]
 800932a:	bf00      	nop
 800932c:	bf00      	nop
 800932e:	e7fd      	b.n	800932c <vTaskStartScheduler+0xa8>
 8009330:	bf00      	nop
 8009332:	3718      	adds	r7, #24
 8009334:	46bd      	mov	sp, r7
 8009336:	bd80      	pop	{r7, pc}
 8009338:	0800bb24 	.word	0x0800bb24
 800933c:	080096ed 	.word	0x080096ed
 8009340:	20000c7c 	.word	0x20000c7c
 8009344:	20000b58 	.word	0x20000b58
 8009348:	2000001c 	.word	0x2000001c
 800934c:	20000c78 	.word	0x20000c78
 8009350:	20000c64 	.word	0x20000c64
 8009354:	20000c5c 	.word	0x20000c5c

08009358 <vTaskSuspendAll>:
 8009358:	b480      	push	{r7}
 800935a:	af00      	add	r7, sp, #0
 800935c:	4b04      	ldr	r3, [pc, #16]	@ (8009370 <vTaskSuspendAll+0x18>)
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	3301      	adds	r3, #1
 8009362:	4a03      	ldr	r2, [pc, #12]	@ (8009370 <vTaskSuspendAll+0x18>)
 8009364:	6013      	str	r3, [r2, #0]
 8009366:	bf00      	nop
 8009368:	46bd      	mov	sp, r7
 800936a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936e:	4770      	bx	lr
 8009370:	20000c80 	.word	0x20000c80

08009374 <xTaskResumeAll>:
 8009374:	b580      	push	{r7, lr}
 8009376:	b084      	sub	sp, #16
 8009378:	af00      	add	r7, sp, #0
 800937a:	2300      	movs	r3, #0
 800937c:	60fb      	str	r3, [r7, #12]
 800937e:	2300      	movs	r3, #0
 8009380:	60bb      	str	r3, [r7, #8]
 8009382:	4b42      	ldr	r3, [pc, #264]	@ (800948c <xTaskResumeAll+0x118>)
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	2b00      	cmp	r3, #0
 8009388:	d10b      	bne.n	80093a2 <xTaskResumeAll+0x2e>
 800938a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800938e:	f383 8811 	msr	BASEPRI, r3
 8009392:	f3bf 8f6f 	isb	sy
 8009396:	f3bf 8f4f 	dsb	sy
 800939a:	603b      	str	r3, [r7, #0]
 800939c:	bf00      	nop
 800939e:	bf00      	nop
 80093a0:	e7fd      	b.n	800939e <xTaskResumeAll+0x2a>
 80093a2:	f000 fc19 	bl	8009bd8 <vPortEnterCritical>
 80093a6:	4b39      	ldr	r3, [pc, #228]	@ (800948c <xTaskResumeAll+0x118>)
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	3b01      	subs	r3, #1
 80093ac:	4a37      	ldr	r2, [pc, #220]	@ (800948c <xTaskResumeAll+0x118>)
 80093ae:	6013      	str	r3, [r2, #0]
 80093b0:	4b36      	ldr	r3, [pc, #216]	@ (800948c <xTaskResumeAll+0x118>)
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d161      	bne.n	800947c <xTaskResumeAll+0x108>
 80093b8:	4b35      	ldr	r3, [pc, #212]	@ (8009490 <xTaskResumeAll+0x11c>)
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d05d      	beq.n	800947c <xTaskResumeAll+0x108>
 80093c0:	e02e      	b.n	8009420 <xTaskResumeAll+0xac>
 80093c2:	4b34      	ldr	r3, [pc, #208]	@ (8009494 <xTaskResumeAll+0x120>)
 80093c4:	68db      	ldr	r3, [r3, #12]
 80093c6:	68db      	ldr	r3, [r3, #12]
 80093c8:	60fb      	str	r3, [r7, #12]
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	3318      	adds	r3, #24
 80093ce:	4618      	mov	r0, r3
 80093d0:	f7ff fd48 	bl	8008e64 <uxListRemove>
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	3304      	adds	r3, #4
 80093d8:	4618      	mov	r0, r3
 80093da:	f7ff fd43 	bl	8008e64 <uxListRemove>
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093e2:	2201      	movs	r2, #1
 80093e4:	409a      	lsls	r2, r3
 80093e6:	4b2c      	ldr	r3, [pc, #176]	@ (8009498 <xTaskResumeAll+0x124>)
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	4313      	orrs	r3, r2
 80093ec:	4a2a      	ldr	r2, [pc, #168]	@ (8009498 <xTaskResumeAll+0x124>)
 80093ee:	6013      	str	r3, [r2, #0]
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093f4:	4613      	mov	r3, r2
 80093f6:	009b      	lsls	r3, r3, #2
 80093f8:	4413      	add	r3, r2
 80093fa:	009b      	lsls	r3, r3, #2
 80093fc:	4a27      	ldr	r2, [pc, #156]	@ (800949c <xTaskResumeAll+0x128>)
 80093fe:	441a      	add	r2, r3
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	3304      	adds	r3, #4
 8009404:	4619      	mov	r1, r3
 8009406:	4610      	mov	r0, r2
 8009408:	f7ff fccf 	bl	8008daa <vListInsertEnd>
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009410:	4b23      	ldr	r3, [pc, #140]	@ (80094a0 <xTaskResumeAll+0x12c>)
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009416:	429a      	cmp	r2, r3
 8009418:	d302      	bcc.n	8009420 <xTaskResumeAll+0xac>
 800941a:	4b22      	ldr	r3, [pc, #136]	@ (80094a4 <xTaskResumeAll+0x130>)
 800941c:	2201      	movs	r2, #1
 800941e:	601a      	str	r2, [r3, #0]
 8009420:	4b1c      	ldr	r3, [pc, #112]	@ (8009494 <xTaskResumeAll+0x120>)
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	2b00      	cmp	r3, #0
 8009426:	d1cc      	bne.n	80093c2 <xTaskResumeAll+0x4e>
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d001      	beq.n	8009432 <xTaskResumeAll+0xbe>
 800942e:	f000 fa19 	bl	8009864 <prvResetNextTaskUnblockTime>
 8009432:	4b1d      	ldr	r3, [pc, #116]	@ (80094a8 <xTaskResumeAll+0x134>)
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	607b      	str	r3, [r7, #4]
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d010      	beq.n	8009460 <xTaskResumeAll+0xec>
 800943e:	f000 f837 	bl	80094b0 <xTaskIncrementTick>
 8009442:	4603      	mov	r3, r0
 8009444:	2b00      	cmp	r3, #0
 8009446:	d002      	beq.n	800944e <xTaskResumeAll+0xda>
 8009448:	4b16      	ldr	r3, [pc, #88]	@ (80094a4 <xTaskResumeAll+0x130>)
 800944a:	2201      	movs	r2, #1
 800944c:	601a      	str	r2, [r3, #0]
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	3b01      	subs	r3, #1
 8009452:	607b      	str	r3, [r7, #4]
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2b00      	cmp	r3, #0
 8009458:	d1f1      	bne.n	800943e <xTaskResumeAll+0xca>
 800945a:	4b13      	ldr	r3, [pc, #76]	@ (80094a8 <xTaskResumeAll+0x134>)
 800945c:	2200      	movs	r2, #0
 800945e:	601a      	str	r2, [r3, #0]
 8009460:	4b10      	ldr	r3, [pc, #64]	@ (80094a4 <xTaskResumeAll+0x130>)
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	2b00      	cmp	r3, #0
 8009466:	d009      	beq.n	800947c <xTaskResumeAll+0x108>
 8009468:	2301      	movs	r3, #1
 800946a:	60bb      	str	r3, [r7, #8]
 800946c:	4b0f      	ldr	r3, [pc, #60]	@ (80094ac <xTaskResumeAll+0x138>)
 800946e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009472:	601a      	str	r2, [r3, #0]
 8009474:	f3bf 8f4f 	dsb	sy
 8009478:	f3bf 8f6f 	isb	sy
 800947c:	f000 fbde 	bl	8009c3c <vPortExitCritical>
 8009480:	68bb      	ldr	r3, [r7, #8]
 8009482:	4618      	mov	r0, r3
 8009484:	3710      	adds	r7, #16
 8009486:	46bd      	mov	sp, r7
 8009488:	bd80      	pop	{r7, pc}
 800948a:	bf00      	nop
 800948c:	20000c80 	.word	0x20000c80
 8009490:	20000c58 	.word	0x20000c58
 8009494:	20000c18 	.word	0x20000c18
 8009498:	20000c60 	.word	0x20000c60
 800949c:	20000b5c 	.word	0x20000b5c
 80094a0:	20000b58 	.word	0x20000b58
 80094a4:	20000c6c 	.word	0x20000c6c
 80094a8:	20000c68 	.word	0x20000c68
 80094ac:	e000ed04 	.word	0xe000ed04

080094b0 <xTaskIncrementTick>:
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b086      	sub	sp, #24
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	2300      	movs	r3, #0
 80094b8:	617b      	str	r3, [r7, #20]
 80094ba:	4b4f      	ldr	r3, [pc, #316]	@ (80095f8 <xTaskIncrementTick+0x148>)
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	f040 808f 	bne.w	80095e2 <xTaskIncrementTick+0x132>
 80094c4:	4b4d      	ldr	r3, [pc, #308]	@ (80095fc <xTaskIncrementTick+0x14c>)
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	3301      	adds	r3, #1
 80094ca:	613b      	str	r3, [r7, #16]
 80094cc:	4a4b      	ldr	r2, [pc, #300]	@ (80095fc <xTaskIncrementTick+0x14c>)
 80094ce:	693b      	ldr	r3, [r7, #16]
 80094d0:	6013      	str	r3, [r2, #0]
 80094d2:	693b      	ldr	r3, [r7, #16]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d121      	bne.n	800951c <xTaskIncrementTick+0x6c>
 80094d8:	4b49      	ldr	r3, [pc, #292]	@ (8009600 <xTaskIncrementTick+0x150>)
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d00b      	beq.n	80094fa <xTaskIncrementTick+0x4a>
 80094e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094e6:	f383 8811 	msr	BASEPRI, r3
 80094ea:	f3bf 8f6f 	isb	sy
 80094ee:	f3bf 8f4f 	dsb	sy
 80094f2:	603b      	str	r3, [r7, #0]
 80094f4:	bf00      	nop
 80094f6:	bf00      	nop
 80094f8:	e7fd      	b.n	80094f6 <xTaskIncrementTick+0x46>
 80094fa:	4b41      	ldr	r3, [pc, #260]	@ (8009600 <xTaskIncrementTick+0x150>)
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	60fb      	str	r3, [r7, #12]
 8009500:	4b40      	ldr	r3, [pc, #256]	@ (8009604 <xTaskIncrementTick+0x154>)
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	4a3e      	ldr	r2, [pc, #248]	@ (8009600 <xTaskIncrementTick+0x150>)
 8009506:	6013      	str	r3, [r2, #0]
 8009508:	4a3e      	ldr	r2, [pc, #248]	@ (8009604 <xTaskIncrementTick+0x154>)
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	6013      	str	r3, [r2, #0]
 800950e:	4b3e      	ldr	r3, [pc, #248]	@ (8009608 <xTaskIncrementTick+0x158>)
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	3301      	adds	r3, #1
 8009514:	4a3c      	ldr	r2, [pc, #240]	@ (8009608 <xTaskIncrementTick+0x158>)
 8009516:	6013      	str	r3, [r2, #0]
 8009518:	f000 f9a4 	bl	8009864 <prvResetNextTaskUnblockTime>
 800951c:	4b3b      	ldr	r3, [pc, #236]	@ (800960c <xTaskIncrementTick+0x15c>)
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	693a      	ldr	r2, [r7, #16]
 8009522:	429a      	cmp	r2, r3
 8009524:	d348      	bcc.n	80095b8 <xTaskIncrementTick+0x108>
 8009526:	4b36      	ldr	r3, [pc, #216]	@ (8009600 <xTaskIncrementTick+0x150>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d104      	bne.n	800953a <xTaskIncrementTick+0x8a>
 8009530:	4b36      	ldr	r3, [pc, #216]	@ (800960c <xTaskIncrementTick+0x15c>)
 8009532:	f04f 32ff 	mov.w	r2, #4294967295
 8009536:	601a      	str	r2, [r3, #0]
 8009538:	e03e      	b.n	80095b8 <xTaskIncrementTick+0x108>
 800953a:	4b31      	ldr	r3, [pc, #196]	@ (8009600 <xTaskIncrementTick+0x150>)
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	68db      	ldr	r3, [r3, #12]
 8009540:	68db      	ldr	r3, [r3, #12]
 8009542:	60bb      	str	r3, [r7, #8]
 8009544:	68bb      	ldr	r3, [r7, #8]
 8009546:	685b      	ldr	r3, [r3, #4]
 8009548:	607b      	str	r3, [r7, #4]
 800954a:	693a      	ldr	r2, [r7, #16]
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	429a      	cmp	r2, r3
 8009550:	d203      	bcs.n	800955a <xTaskIncrementTick+0xaa>
 8009552:	4a2e      	ldr	r2, [pc, #184]	@ (800960c <xTaskIncrementTick+0x15c>)
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	6013      	str	r3, [r2, #0]
 8009558:	e02e      	b.n	80095b8 <xTaskIncrementTick+0x108>
 800955a:	68bb      	ldr	r3, [r7, #8]
 800955c:	3304      	adds	r3, #4
 800955e:	4618      	mov	r0, r3
 8009560:	f7ff fc80 	bl	8008e64 <uxListRemove>
 8009564:	68bb      	ldr	r3, [r7, #8]
 8009566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009568:	2b00      	cmp	r3, #0
 800956a:	d004      	beq.n	8009576 <xTaskIncrementTick+0xc6>
 800956c:	68bb      	ldr	r3, [r7, #8]
 800956e:	3318      	adds	r3, #24
 8009570:	4618      	mov	r0, r3
 8009572:	f7ff fc77 	bl	8008e64 <uxListRemove>
 8009576:	68bb      	ldr	r3, [r7, #8]
 8009578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800957a:	2201      	movs	r2, #1
 800957c:	409a      	lsls	r2, r3
 800957e:	4b24      	ldr	r3, [pc, #144]	@ (8009610 <xTaskIncrementTick+0x160>)
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	4313      	orrs	r3, r2
 8009584:	4a22      	ldr	r2, [pc, #136]	@ (8009610 <xTaskIncrementTick+0x160>)
 8009586:	6013      	str	r3, [r2, #0]
 8009588:	68bb      	ldr	r3, [r7, #8]
 800958a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800958c:	4613      	mov	r3, r2
 800958e:	009b      	lsls	r3, r3, #2
 8009590:	4413      	add	r3, r2
 8009592:	009b      	lsls	r3, r3, #2
 8009594:	4a1f      	ldr	r2, [pc, #124]	@ (8009614 <xTaskIncrementTick+0x164>)
 8009596:	441a      	add	r2, r3
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	3304      	adds	r3, #4
 800959c:	4619      	mov	r1, r3
 800959e:	4610      	mov	r0, r2
 80095a0:	f7ff fc03 	bl	8008daa <vListInsertEnd>
 80095a4:	68bb      	ldr	r3, [r7, #8]
 80095a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095a8:	4b1b      	ldr	r3, [pc, #108]	@ (8009618 <xTaskIncrementTick+0x168>)
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095ae:	429a      	cmp	r2, r3
 80095b0:	d3b9      	bcc.n	8009526 <xTaskIncrementTick+0x76>
 80095b2:	2301      	movs	r3, #1
 80095b4:	617b      	str	r3, [r7, #20]
 80095b6:	e7b6      	b.n	8009526 <xTaskIncrementTick+0x76>
 80095b8:	4b17      	ldr	r3, [pc, #92]	@ (8009618 <xTaskIncrementTick+0x168>)
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095be:	4915      	ldr	r1, [pc, #84]	@ (8009614 <xTaskIncrementTick+0x164>)
 80095c0:	4613      	mov	r3, r2
 80095c2:	009b      	lsls	r3, r3, #2
 80095c4:	4413      	add	r3, r2
 80095c6:	009b      	lsls	r3, r3, #2
 80095c8:	440b      	add	r3, r1
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	2b01      	cmp	r3, #1
 80095ce:	d901      	bls.n	80095d4 <xTaskIncrementTick+0x124>
 80095d0:	2301      	movs	r3, #1
 80095d2:	617b      	str	r3, [r7, #20]
 80095d4:	4b11      	ldr	r3, [pc, #68]	@ (800961c <xTaskIncrementTick+0x16c>)
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d007      	beq.n	80095ec <xTaskIncrementTick+0x13c>
 80095dc:	2301      	movs	r3, #1
 80095de:	617b      	str	r3, [r7, #20]
 80095e0:	e004      	b.n	80095ec <xTaskIncrementTick+0x13c>
 80095e2:	4b0f      	ldr	r3, [pc, #60]	@ (8009620 <xTaskIncrementTick+0x170>)
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	3301      	adds	r3, #1
 80095e8:	4a0d      	ldr	r2, [pc, #52]	@ (8009620 <xTaskIncrementTick+0x170>)
 80095ea:	6013      	str	r3, [r2, #0]
 80095ec:	697b      	ldr	r3, [r7, #20]
 80095ee:	4618      	mov	r0, r3
 80095f0:	3718      	adds	r7, #24
 80095f2:	46bd      	mov	sp, r7
 80095f4:	bd80      	pop	{r7, pc}
 80095f6:	bf00      	nop
 80095f8:	20000c80 	.word	0x20000c80
 80095fc:	20000c5c 	.word	0x20000c5c
 8009600:	20000c10 	.word	0x20000c10
 8009604:	20000c14 	.word	0x20000c14
 8009608:	20000c70 	.word	0x20000c70
 800960c:	20000c78 	.word	0x20000c78
 8009610:	20000c60 	.word	0x20000c60
 8009614:	20000b5c 	.word	0x20000b5c
 8009618:	20000b58 	.word	0x20000b58
 800961c:	20000c6c 	.word	0x20000c6c
 8009620:	20000c68 	.word	0x20000c68

08009624 <vTaskSwitchContext>:
 8009624:	b480      	push	{r7}
 8009626:	b087      	sub	sp, #28
 8009628:	af00      	add	r7, sp, #0
 800962a:	4b2a      	ldr	r3, [pc, #168]	@ (80096d4 <vTaskSwitchContext+0xb0>)
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d003      	beq.n	800963a <vTaskSwitchContext+0x16>
 8009632:	4b29      	ldr	r3, [pc, #164]	@ (80096d8 <vTaskSwitchContext+0xb4>)
 8009634:	2201      	movs	r2, #1
 8009636:	601a      	str	r2, [r3, #0]
 8009638:	e045      	b.n	80096c6 <vTaskSwitchContext+0xa2>
 800963a:	4b27      	ldr	r3, [pc, #156]	@ (80096d8 <vTaskSwitchContext+0xb4>)
 800963c:	2200      	movs	r2, #0
 800963e:	601a      	str	r2, [r3, #0]
 8009640:	4b26      	ldr	r3, [pc, #152]	@ (80096dc <vTaskSwitchContext+0xb8>)
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	60fb      	str	r3, [r7, #12]
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	fab3 f383 	clz	r3, r3
 800964c:	72fb      	strb	r3, [r7, #11]
 800964e:	7afb      	ldrb	r3, [r7, #11]
 8009650:	f1c3 031f 	rsb	r3, r3, #31
 8009654:	617b      	str	r3, [r7, #20]
 8009656:	4922      	ldr	r1, [pc, #136]	@ (80096e0 <vTaskSwitchContext+0xbc>)
 8009658:	697a      	ldr	r2, [r7, #20]
 800965a:	4613      	mov	r3, r2
 800965c:	009b      	lsls	r3, r3, #2
 800965e:	4413      	add	r3, r2
 8009660:	009b      	lsls	r3, r3, #2
 8009662:	440b      	add	r3, r1
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d10b      	bne.n	8009682 <vTaskSwitchContext+0x5e>
 800966a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800966e:	f383 8811 	msr	BASEPRI, r3
 8009672:	f3bf 8f6f 	isb	sy
 8009676:	f3bf 8f4f 	dsb	sy
 800967a:	607b      	str	r3, [r7, #4]
 800967c:	bf00      	nop
 800967e:	bf00      	nop
 8009680:	e7fd      	b.n	800967e <vTaskSwitchContext+0x5a>
 8009682:	697a      	ldr	r2, [r7, #20]
 8009684:	4613      	mov	r3, r2
 8009686:	009b      	lsls	r3, r3, #2
 8009688:	4413      	add	r3, r2
 800968a:	009b      	lsls	r3, r3, #2
 800968c:	4a14      	ldr	r2, [pc, #80]	@ (80096e0 <vTaskSwitchContext+0xbc>)
 800968e:	4413      	add	r3, r2
 8009690:	613b      	str	r3, [r7, #16]
 8009692:	693b      	ldr	r3, [r7, #16]
 8009694:	685b      	ldr	r3, [r3, #4]
 8009696:	685a      	ldr	r2, [r3, #4]
 8009698:	693b      	ldr	r3, [r7, #16]
 800969a:	605a      	str	r2, [r3, #4]
 800969c:	693b      	ldr	r3, [r7, #16]
 800969e:	685a      	ldr	r2, [r3, #4]
 80096a0:	693b      	ldr	r3, [r7, #16]
 80096a2:	3308      	adds	r3, #8
 80096a4:	429a      	cmp	r2, r3
 80096a6:	d104      	bne.n	80096b2 <vTaskSwitchContext+0x8e>
 80096a8:	693b      	ldr	r3, [r7, #16]
 80096aa:	685b      	ldr	r3, [r3, #4]
 80096ac:	685a      	ldr	r2, [r3, #4]
 80096ae:	693b      	ldr	r3, [r7, #16]
 80096b0:	605a      	str	r2, [r3, #4]
 80096b2:	693b      	ldr	r3, [r7, #16]
 80096b4:	685b      	ldr	r3, [r3, #4]
 80096b6:	68db      	ldr	r3, [r3, #12]
 80096b8:	4a0a      	ldr	r2, [pc, #40]	@ (80096e4 <vTaskSwitchContext+0xc0>)
 80096ba:	6013      	str	r3, [r2, #0]
 80096bc:	4b09      	ldr	r3, [pc, #36]	@ (80096e4 <vTaskSwitchContext+0xc0>)
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	334c      	adds	r3, #76	@ 0x4c
 80096c2:	4a09      	ldr	r2, [pc, #36]	@ (80096e8 <vTaskSwitchContext+0xc4>)
 80096c4:	6013      	str	r3, [r2, #0]
 80096c6:	bf00      	nop
 80096c8:	371c      	adds	r7, #28
 80096ca:	46bd      	mov	sp, r7
 80096cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d0:	4770      	bx	lr
 80096d2:	bf00      	nop
 80096d4:	20000c80 	.word	0x20000c80
 80096d8:	20000c6c 	.word	0x20000c6c
 80096dc:	20000c60 	.word	0x20000c60
 80096e0:	20000b5c 	.word	0x20000b5c
 80096e4:	20000b58 	.word	0x20000b58
 80096e8:	2000001c 	.word	0x2000001c

080096ec <prvIdleTask>:
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b082      	sub	sp, #8
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
 80096f4:	f000 f852 	bl	800979c <prvCheckTasksWaitingTermination>
 80096f8:	4b06      	ldr	r3, [pc, #24]	@ (8009714 <prvIdleTask+0x28>)
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	2b01      	cmp	r3, #1
 80096fe:	d9f9      	bls.n	80096f4 <prvIdleTask+0x8>
 8009700:	4b05      	ldr	r3, [pc, #20]	@ (8009718 <prvIdleTask+0x2c>)
 8009702:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009706:	601a      	str	r2, [r3, #0]
 8009708:	f3bf 8f4f 	dsb	sy
 800970c:	f3bf 8f6f 	isb	sy
 8009710:	e7f0      	b.n	80096f4 <prvIdleTask+0x8>
 8009712:	bf00      	nop
 8009714:	20000b5c 	.word	0x20000b5c
 8009718:	e000ed04 	.word	0xe000ed04

0800971c <prvInitialiseTaskLists>:
 800971c:	b580      	push	{r7, lr}
 800971e:	b082      	sub	sp, #8
 8009720:	af00      	add	r7, sp, #0
 8009722:	2300      	movs	r3, #0
 8009724:	607b      	str	r3, [r7, #4]
 8009726:	e00c      	b.n	8009742 <prvInitialiseTaskLists+0x26>
 8009728:	687a      	ldr	r2, [r7, #4]
 800972a:	4613      	mov	r3, r2
 800972c:	009b      	lsls	r3, r3, #2
 800972e:	4413      	add	r3, r2
 8009730:	009b      	lsls	r3, r3, #2
 8009732:	4a12      	ldr	r2, [pc, #72]	@ (800977c <prvInitialiseTaskLists+0x60>)
 8009734:	4413      	add	r3, r2
 8009736:	4618      	mov	r0, r3
 8009738:	f7ff fb0a 	bl	8008d50 <vListInitialise>
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	3301      	adds	r3, #1
 8009740:	607b      	str	r3, [r7, #4]
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	2b06      	cmp	r3, #6
 8009746:	d9ef      	bls.n	8009728 <prvInitialiseTaskLists+0xc>
 8009748:	480d      	ldr	r0, [pc, #52]	@ (8009780 <prvInitialiseTaskLists+0x64>)
 800974a:	f7ff fb01 	bl	8008d50 <vListInitialise>
 800974e:	480d      	ldr	r0, [pc, #52]	@ (8009784 <prvInitialiseTaskLists+0x68>)
 8009750:	f7ff fafe 	bl	8008d50 <vListInitialise>
 8009754:	480c      	ldr	r0, [pc, #48]	@ (8009788 <prvInitialiseTaskLists+0x6c>)
 8009756:	f7ff fafb 	bl	8008d50 <vListInitialise>
 800975a:	480c      	ldr	r0, [pc, #48]	@ (800978c <prvInitialiseTaskLists+0x70>)
 800975c:	f7ff faf8 	bl	8008d50 <vListInitialise>
 8009760:	480b      	ldr	r0, [pc, #44]	@ (8009790 <prvInitialiseTaskLists+0x74>)
 8009762:	f7ff faf5 	bl	8008d50 <vListInitialise>
 8009766:	4b0b      	ldr	r3, [pc, #44]	@ (8009794 <prvInitialiseTaskLists+0x78>)
 8009768:	4a05      	ldr	r2, [pc, #20]	@ (8009780 <prvInitialiseTaskLists+0x64>)
 800976a:	601a      	str	r2, [r3, #0]
 800976c:	4b0a      	ldr	r3, [pc, #40]	@ (8009798 <prvInitialiseTaskLists+0x7c>)
 800976e:	4a05      	ldr	r2, [pc, #20]	@ (8009784 <prvInitialiseTaskLists+0x68>)
 8009770:	601a      	str	r2, [r3, #0]
 8009772:	bf00      	nop
 8009774:	3708      	adds	r7, #8
 8009776:	46bd      	mov	sp, r7
 8009778:	bd80      	pop	{r7, pc}
 800977a:	bf00      	nop
 800977c:	20000b5c 	.word	0x20000b5c
 8009780:	20000be8 	.word	0x20000be8
 8009784:	20000bfc 	.word	0x20000bfc
 8009788:	20000c18 	.word	0x20000c18
 800978c:	20000c2c 	.word	0x20000c2c
 8009790:	20000c44 	.word	0x20000c44
 8009794:	20000c10 	.word	0x20000c10
 8009798:	20000c14 	.word	0x20000c14

0800979c <prvCheckTasksWaitingTermination>:
 800979c:	b580      	push	{r7, lr}
 800979e:	b082      	sub	sp, #8
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	e019      	b.n	80097d8 <prvCheckTasksWaitingTermination+0x3c>
 80097a4:	f000 fa18 	bl	8009bd8 <vPortEnterCritical>
 80097a8:	4b10      	ldr	r3, [pc, #64]	@ (80097ec <prvCheckTasksWaitingTermination+0x50>)
 80097aa:	68db      	ldr	r3, [r3, #12]
 80097ac:	68db      	ldr	r3, [r3, #12]
 80097ae:	607b      	str	r3, [r7, #4]
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	3304      	adds	r3, #4
 80097b4:	4618      	mov	r0, r3
 80097b6:	f7ff fb55 	bl	8008e64 <uxListRemove>
 80097ba:	4b0d      	ldr	r3, [pc, #52]	@ (80097f0 <prvCheckTasksWaitingTermination+0x54>)
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	3b01      	subs	r3, #1
 80097c0:	4a0b      	ldr	r2, [pc, #44]	@ (80097f0 <prvCheckTasksWaitingTermination+0x54>)
 80097c2:	6013      	str	r3, [r2, #0]
 80097c4:	4b0b      	ldr	r3, [pc, #44]	@ (80097f4 <prvCheckTasksWaitingTermination+0x58>)
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	3b01      	subs	r3, #1
 80097ca:	4a0a      	ldr	r2, [pc, #40]	@ (80097f4 <prvCheckTasksWaitingTermination+0x58>)
 80097cc:	6013      	str	r3, [r2, #0]
 80097ce:	f000 fa35 	bl	8009c3c <vPortExitCritical>
 80097d2:	6878      	ldr	r0, [r7, #4]
 80097d4:	f000 f810 	bl	80097f8 <prvDeleteTCB>
 80097d8:	4b06      	ldr	r3, [pc, #24]	@ (80097f4 <prvCheckTasksWaitingTermination+0x58>)
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d1e1      	bne.n	80097a4 <prvCheckTasksWaitingTermination+0x8>
 80097e0:	bf00      	nop
 80097e2:	bf00      	nop
 80097e4:	3708      	adds	r7, #8
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bd80      	pop	{r7, pc}
 80097ea:	bf00      	nop
 80097ec:	20000c2c 	.word	0x20000c2c
 80097f0:	20000c58 	.word	0x20000c58
 80097f4:	20000c40 	.word	0x20000c40

080097f8 <prvDeleteTCB>:
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b084      	sub	sp, #16
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	334c      	adds	r3, #76	@ 0x4c
 8009804:	4618      	mov	r0, r3
 8009806:	f000 ff93 	bl	800a730 <_reclaim_reent>
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009810:	2b00      	cmp	r3, #0
 8009812:	d108      	bne.n	8009826 <prvDeleteTCB+0x2e>
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009818:	4618      	mov	r0, r3
 800981a:	f000 fb8b 	bl	8009f34 <vPortFree>
 800981e:	6878      	ldr	r0, [r7, #4]
 8009820:	f000 fb88 	bl	8009f34 <vPortFree>
 8009824:	e019      	b.n	800985a <prvDeleteTCB+0x62>
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800982c:	2b01      	cmp	r3, #1
 800982e:	d103      	bne.n	8009838 <prvDeleteTCB+0x40>
 8009830:	6878      	ldr	r0, [r7, #4]
 8009832:	f000 fb7f 	bl	8009f34 <vPortFree>
 8009836:	e010      	b.n	800985a <prvDeleteTCB+0x62>
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800983e:	2b02      	cmp	r3, #2
 8009840:	d00b      	beq.n	800985a <prvDeleteTCB+0x62>
 8009842:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009846:	f383 8811 	msr	BASEPRI, r3
 800984a:	f3bf 8f6f 	isb	sy
 800984e:	f3bf 8f4f 	dsb	sy
 8009852:	60fb      	str	r3, [r7, #12]
 8009854:	bf00      	nop
 8009856:	bf00      	nop
 8009858:	e7fd      	b.n	8009856 <prvDeleteTCB+0x5e>
 800985a:	bf00      	nop
 800985c:	3710      	adds	r7, #16
 800985e:	46bd      	mov	sp, r7
 8009860:	bd80      	pop	{r7, pc}
	...

08009864 <prvResetNextTaskUnblockTime>:
 8009864:	b480      	push	{r7}
 8009866:	b083      	sub	sp, #12
 8009868:	af00      	add	r7, sp, #0
 800986a:	4b0c      	ldr	r3, [pc, #48]	@ (800989c <prvResetNextTaskUnblockTime+0x38>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	2b00      	cmp	r3, #0
 8009872:	d104      	bne.n	800987e <prvResetNextTaskUnblockTime+0x1a>
 8009874:	4b0a      	ldr	r3, [pc, #40]	@ (80098a0 <prvResetNextTaskUnblockTime+0x3c>)
 8009876:	f04f 32ff 	mov.w	r2, #4294967295
 800987a:	601a      	str	r2, [r3, #0]
 800987c:	e008      	b.n	8009890 <prvResetNextTaskUnblockTime+0x2c>
 800987e:	4b07      	ldr	r3, [pc, #28]	@ (800989c <prvResetNextTaskUnblockTime+0x38>)
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	68db      	ldr	r3, [r3, #12]
 8009884:	68db      	ldr	r3, [r3, #12]
 8009886:	607b      	str	r3, [r7, #4]
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	685b      	ldr	r3, [r3, #4]
 800988c:	4a04      	ldr	r2, [pc, #16]	@ (80098a0 <prvResetNextTaskUnblockTime+0x3c>)
 800988e:	6013      	str	r3, [r2, #0]
 8009890:	bf00      	nop
 8009892:	370c      	adds	r7, #12
 8009894:	46bd      	mov	sp, r7
 8009896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989a:	4770      	bx	lr
 800989c:	20000c10 	.word	0x20000c10
 80098a0:	20000c78 	.word	0x20000c78

080098a4 <prvAddCurrentTaskToDelayedList>:
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b084      	sub	sp, #16
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
 80098ac:	6039      	str	r1, [r7, #0]
 80098ae:	4b29      	ldr	r3, [pc, #164]	@ (8009954 <prvAddCurrentTaskToDelayedList+0xb0>)
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	60fb      	str	r3, [r7, #12]
 80098b4:	4b28      	ldr	r3, [pc, #160]	@ (8009958 <prvAddCurrentTaskToDelayedList+0xb4>)
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	3304      	adds	r3, #4
 80098ba:	4618      	mov	r0, r3
 80098bc:	f7ff fad2 	bl	8008e64 <uxListRemove>
 80098c0:	4603      	mov	r3, r0
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d10b      	bne.n	80098de <prvAddCurrentTaskToDelayedList+0x3a>
 80098c6:	4b24      	ldr	r3, [pc, #144]	@ (8009958 <prvAddCurrentTaskToDelayedList+0xb4>)
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098cc:	2201      	movs	r2, #1
 80098ce:	fa02 f303 	lsl.w	r3, r2, r3
 80098d2:	43da      	mvns	r2, r3
 80098d4:	4b21      	ldr	r3, [pc, #132]	@ (800995c <prvAddCurrentTaskToDelayedList+0xb8>)
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	4013      	ands	r3, r2
 80098da:	4a20      	ldr	r2, [pc, #128]	@ (800995c <prvAddCurrentTaskToDelayedList+0xb8>)
 80098dc:	6013      	str	r3, [r2, #0]
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098e4:	d10a      	bne.n	80098fc <prvAddCurrentTaskToDelayedList+0x58>
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d007      	beq.n	80098fc <prvAddCurrentTaskToDelayedList+0x58>
 80098ec:	4b1a      	ldr	r3, [pc, #104]	@ (8009958 <prvAddCurrentTaskToDelayedList+0xb4>)
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	3304      	adds	r3, #4
 80098f2:	4619      	mov	r1, r3
 80098f4:	481a      	ldr	r0, [pc, #104]	@ (8009960 <prvAddCurrentTaskToDelayedList+0xbc>)
 80098f6:	f7ff fa58 	bl	8008daa <vListInsertEnd>
 80098fa:	e026      	b.n	800994a <prvAddCurrentTaskToDelayedList+0xa6>
 80098fc:	68fa      	ldr	r2, [r7, #12]
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	4413      	add	r3, r2
 8009902:	60bb      	str	r3, [r7, #8]
 8009904:	4b14      	ldr	r3, [pc, #80]	@ (8009958 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	68ba      	ldr	r2, [r7, #8]
 800990a:	605a      	str	r2, [r3, #4]
 800990c:	68ba      	ldr	r2, [r7, #8]
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	429a      	cmp	r2, r3
 8009912:	d209      	bcs.n	8009928 <prvAddCurrentTaskToDelayedList+0x84>
 8009914:	4b13      	ldr	r3, [pc, #76]	@ (8009964 <prvAddCurrentTaskToDelayedList+0xc0>)
 8009916:	681a      	ldr	r2, [r3, #0]
 8009918:	4b0f      	ldr	r3, [pc, #60]	@ (8009958 <prvAddCurrentTaskToDelayedList+0xb4>)
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	3304      	adds	r3, #4
 800991e:	4619      	mov	r1, r3
 8009920:	4610      	mov	r0, r2
 8009922:	f7ff fa66 	bl	8008df2 <vListInsert>
 8009926:	e010      	b.n	800994a <prvAddCurrentTaskToDelayedList+0xa6>
 8009928:	4b0f      	ldr	r3, [pc, #60]	@ (8009968 <prvAddCurrentTaskToDelayedList+0xc4>)
 800992a:	681a      	ldr	r2, [r3, #0]
 800992c:	4b0a      	ldr	r3, [pc, #40]	@ (8009958 <prvAddCurrentTaskToDelayedList+0xb4>)
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	3304      	adds	r3, #4
 8009932:	4619      	mov	r1, r3
 8009934:	4610      	mov	r0, r2
 8009936:	f7ff fa5c 	bl	8008df2 <vListInsert>
 800993a:	4b0c      	ldr	r3, [pc, #48]	@ (800996c <prvAddCurrentTaskToDelayedList+0xc8>)
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	68ba      	ldr	r2, [r7, #8]
 8009940:	429a      	cmp	r2, r3
 8009942:	d202      	bcs.n	800994a <prvAddCurrentTaskToDelayedList+0xa6>
 8009944:	4a09      	ldr	r2, [pc, #36]	@ (800996c <prvAddCurrentTaskToDelayedList+0xc8>)
 8009946:	68bb      	ldr	r3, [r7, #8]
 8009948:	6013      	str	r3, [r2, #0]
 800994a:	bf00      	nop
 800994c:	3710      	adds	r7, #16
 800994e:	46bd      	mov	sp, r7
 8009950:	bd80      	pop	{r7, pc}
 8009952:	bf00      	nop
 8009954:	20000c5c 	.word	0x20000c5c
 8009958:	20000b58 	.word	0x20000b58
 800995c:	20000c60 	.word	0x20000c60
 8009960:	20000c44 	.word	0x20000c44
 8009964:	20000c14 	.word	0x20000c14
 8009968:	20000c10 	.word	0x20000c10
 800996c:	20000c78 	.word	0x20000c78

08009970 <pxPortInitialiseStack>:
 8009970:	b480      	push	{r7}
 8009972:	b085      	sub	sp, #20
 8009974:	af00      	add	r7, sp, #0
 8009976:	60f8      	str	r0, [r7, #12]
 8009978:	60b9      	str	r1, [r7, #8]
 800997a:	607a      	str	r2, [r7, #4]
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	3b04      	subs	r3, #4
 8009980:	60fb      	str	r3, [r7, #12]
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009988:	601a      	str	r2, [r3, #0]
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	3b04      	subs	r3, #4
 800998e:	60fb      	str	r3, [r7, #12]
 8009990:	68bb      	ldr	r3, [r7, #8]
 8009992:	f023 0201 	bic.w	r2, r3, #1
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	601a      	str	r2, [r3, #0]
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	3b04      	subs	r3, #4
 800999e:	60fb      	str	r3, [r7, #12]
 80099a0:	4a0c      	ldr	r2, [pc, #48]	@ (80099d4 <pxPortInitialiseStack+0x64>)
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	601a      	str	r2, [r3, #0]
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	3b14      	subs	r3, #20
 80099aa:	60fb      	str	r3, [r7, #12]
 80099ac:	687a      	ldr	r2, [r7, #4]
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	601a      	str	r2, [r3, #0]
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	3b04      	subs	r3, #4
 80099b6:	60fb      	str	r3, [r7, #12]
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	f06f 0202 	mvn.w	r2, #2
 80099be:	601a      	str	r2, [r3, #0]
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	3b20      	subs	r3, #32
 80099c4:	60fb      	str	r3, [r7, #12]
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	4618      	mov	r0, r3
 80099ca:	3714      	adds	r7, #20
 80099cc:	46bd      	mov	sp, r7
 80099ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d2:	4770      	bx	lr
 80099d4:	080099d9 	.word	0x080099d9

080099d8 <prvTaskExitError>:
 80099d8:	b480      	push	{r7}
 80099da:	b085      	sub	sp, #20
 80099dc:	af00      	add	r7, sp, #0
 80099de:	2300      	movs	r3, #0
 80099e0:	607b      	str	r3, [r7, #4]
 80099e2:	4b13      	ldr	r3, [pc, #76]	@ (8009a30 <prvTaskExitError+0x58>)
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099ea:	d00b      	beq.n	8009a04 <prvTaskExitError+0x2c>
 80099ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099f0:	f383 8811 	msr	BASEPRI, r3
 80099f4:	f3bf 8f6f 	isb	sy
 80099f8:	f3bf 8f4f 	dsb	sy
 80099fc:	60fb      	str	r3, [r7, #12]
 80099fe:	bf00      	nop
 8009a00:	bf00      	nop
 8009a02:	e7fd      	b.n	8009a00 <prvTaskExitError+0x28>
 8009a04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a08:	f383 8811 	msr	BASEPRI, r3
 8009a0c:	f3bf 8f6f 	isb	sy
 8009a10:	f3bf 8f4f 	dsb	sy
 8009a14:	60bb      	str	r3, [r7, #8]
 8009a16:	bf00      	nop
 8009a18:	bf00      	nop
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d0fc      	beq.n	8009a1a <prvTaskExitError+0x42>
 8009a20:	bf00      	nop
 8009a22:	bf00      	nop
 8009a24:	3714      	adds	r7, #20
 8009a26:	46bd      	mov	sp, r7
 8009a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a2c:	4770      	bx	lr
 8009a2e:	bf00      	nop
 8009a30:	2000000c 	.word	0x2000000c
	...

08009a40 <SVC_Handler>:
 8009a40:	4b07      	ldr	r3, [pc, #28]	@ (8009a60 <pxCurrentTCBConst2>)
 8009a42:	6819      	ldr	r1, [r3, #0]
 8009a44:	6808      	ldr	r0, [r1, #0]
 8009a46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a4a:	f380 8809 	msr	PSP, r0
 8009a4e:	f3bf 8f6f 	isb	sy
 8009a52:	f04f 0000 	mov.w	r0, #0
 8009a56:	f380 8811 	msr	BASEPRI, r0
 8009a5a:	4770      	bx	lr
 8009a5c:	f3af 8000 	nop.w

08009a60 <pxCurrentTCBConst2>:
 8009a60:	20000b58 	.word	0x20000b58
 8009a64:	bf00      	nop
 8009a66:	bf00      	nop

08009a68 <prvPortStartFirstTask>:
 8009a68:	4808      	ldr	r0, [pc, #32]	@ (8009a8c <prvPortStartFirstTask+0x24>)
 8009a6a:	6800      	ldr	r0, [r0, #0]
 8009a6c:	6800      	ldr	r0, [r0, #0]
 8009a6e:	f380 8808 	msr	MSP, r0
 8009a72:	f04f 0000 	mov.w	r0, #0
 8009a76:	f380 8814 	msr	CONTROL, r0
 8009a7a:	b662      	cpsie	i
 8009a7c:	b661      	cpsie	f
 8009a7e:	f3bf 8f4f 	dsb	sy
 8009a82:	f3bf 8f6f 	isb	sy
 8009a86:	df00      	svc	0
 8009a88:	bf00      	nop
 8009a8a:	bf00      	nop
 8009a8c:	e000ed08 	.word	0xe000ed08

08009a90 <xPortStartScheduler>:
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b086      	sub	sp, #24
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	4b47      	ldr	r3, [pc, #284]	@ (8009bb4 <xPortStartScheduler+0x124>)
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	4a47      	ldr	r2, [pc, #284]	@ (8009bb8 <xPortStartScheduler+0x128>)
 8009a9c:	4293      	cmp	r3, r2
 8009a9e:	d10b      	bne.n	8009ab8 <xPortStartScheduler+0x28>
 8009aa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aa4:	f383 8811 	msr	BASEPRI, r3
 8009aa8:	f3bf 8f6f 	isb	sy
 8009aac:	f3bf 8f4f 	dsb	sy
 8009ab0:	613b      	str	r3, [r7, #16]
 8009ab2:	bf00      	nop
 8009ab4:	bf00      	nop
 8009ab6:	e7fd      	b.n	8009ab4 <xPortStartScheduler+0x24>
 8009ab8:	4b3e      	ldr	r3, [pc, #248]	@ (8009bb4 <xPortStartScheduler+0x124>)
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	4a3f      	ldr	r2, [pc, #252]	@ (8009bbc <xPortStartScheduler+0x12c>)
 8009abe:	4293      	cmp	r3, r2
 8009ac0:	d10b      	bne.n	8009ada <xPortStartScheduler+0x4a>
 8009ac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ac6:	f383 8811 	msr	BASEPRI, r3
 8009aca:	f3bf 8f6f 	isb	sy
 8009ace:	f3bf 8f4f 	dsb	sy
 8009ad2:	60fb      	str	r3, [r7, #12]
 8009ad4:	bf00      	nop
 8009ad6:	bf00      	nop
 8009ad8:	e7fd      	b.n	8009ad6 <xPortStartScheduler+0x46>
 8009ada:	4b39      	ldr	r3, [pc, #228]	@ (8009bc0 <xPortStartScheduler+0x130>)
 8009adc:	617b      	str	r3, [r7, #20]
 8009ade:	697b      	ldr	r3, [r7, #20]
 8009ae0:	781b      	ldrb	r3, [r3, #0]
 8009ae2:	b2db      	uxtb	r3, r3
 8009ae4:	607b      	str	r3, [r7, #4]
 8009ae6:	697b      	ldr	r3, [r7, #20]
 8009ae8:	22ff      	movs	r2, #255	@ 0xff
 8009aea:	701a      	strb	r2, [r3, #0]
 8009aec:	697b      	ldr	r3, [r7, #20]
 8009aee:	781b      	ldrb	r3, [r3, #0]
 8009af0:	b2db      	uxtb	r3, r3
 8009af2:	70fb      	strb	r3, [r7, #3]
 8009af4:	78fb      	ldrb	r3, [r7, #3]
 8009af6:	b2db      	uxtb	r3, r3
 8009af8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009afc:	b2da      	uxtb	r2, r3
 8009afe:	4b31      	ldr	r3, [pc, #196]	@ (8009bc4 <xPortStartScheduler+0x134>)
 8009b00:	701a      	strb	r2, [r3, #0]
 8009b02:	4b31      	ldr	r3, [pc, #196]	@ (8009bc8 <xPortStartScheduler+0x138>)
 8009b04:	2207      	movs	r2, #7
 8009b06:	601a      	str	r2, [r3, #0]
 8009b08:	e009      	b.n	8009b1e <xPortStartScheduler+0x8e>
 8009b0a:	4b2f      	ldr	r3, [pc, #188]	@ (8009bc8 <xPortStartScheduler+0x138>)
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	3b01      	subs	r3, #1
 8009b10:	4a2d      	ldr	r2, [pc, #180]	@ (8009bc8 <xPortStartScheduler+0x138>)
 8009b12:	6013      	str	r3, [r2, #0]
 8009b14:	78fb      	ldrb	r3, [r7, #3]
 8009b16:	b2db      	uxtb	r3, r3
 8009b18:	005b      	lsls	r3, r3, #1
 8009b1a:	b2db      	uxtb	r3, r3
 8009b1c:	70fb      	strb	r3, [r7, #3]
 8009b1e:	78fb      	ldrb	r3, [r7, #3]
 8009b20:	b2db      	uxtb	r3, r3
 8009b22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b26:	2b80      	cmp	r3, #128	@ 0x80
 8009b28:	d0ef      	beq.n	8009b0a <xPortStartScheduler+0x7a>
 8009b2a:	4b27      	ldr	r3, [pc, #156]	@ (8009bc8 <xPortStartScheduler+0x138>)
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	f1c3 0307 	rsb	r3, r3, #7
 8009b32:	2b04      	cmp	r3, #4
 8009b34:	d00b      	beq.n	8009b4e <xPortStartScheduler+0xbe>
 8009b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b3a:	f383 8811 	msr	BASEPRI, r3
 8009b3e:	f3bf 8f6f 	isb	sy
 8009b42:	f3bf 8f4f 	dsb	sy
 8009b46:	60bb      	str	r3, [r7, #8]
 8009b48:	bf00      	nop
 8009b4a:	bf00      	nop
 8009b4c:	e7fd      	b.n	8009b4a <xPortStartScheduler+0xba>
 8009b4e:	4b1e      	ldr	r3, [pc, #120]	@ (8009bc8 <xPortStartScheduler+0x138>)
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	021b      	lsls	r3, r3, #8
 8009b54:	4a1c      	ldr	r2, [pc, #112]	@ (8009bc8 <xPortStartScheduler+0x138>)
 8009b56:	6013      	str	r3, [r2, #0]
 8009b58:	4b1b      	ldr	r3, [pc, #108]	@ (8009bc8 <xPortStartScheduler+0x138>)
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009b60:	4a19      	ldr	r2, [pc, #100]	@ (8009bc8 <xPortStartScheduler+0x138>)
 8009b62:	6013      	str	r3, [r2, #0]
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	b2da      	uxtb	r2, r3
 8009b68:	697b      	ldr	r3, [r7, #20]
 8009b6a:	701a      	strb	r2, [r3, #0]
 8009b6c:	4b17      	ldr	r3, [pc, #92]	@ (8009bcc <xPortStartScheduler+0x13c>)
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	4a16      	ldr	r2, [pc, #88]	@ (8009bcc <xPortStartScheduler+0x13c>)
 8009b72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009b76:	6013      	str	r3, [r2, #0]
 8009b78:	4b14      	ldr	r3, [pc, #80]	@ (8009bcc <xPortStartScheduler+0x13c>)
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	4a13      	ldr	r2, [pc, #76]	@ (8009bcc <xPortStartScheduler+0x13c>)
 8009b7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009b82:	6013      	str	r3, [r2, #0]
 8009b84:	f000 f8da 	bl	8009d3c <vPortSetupTimerInterrupt>
 8009b88:	4b11      	ldr	r3, [pc, #68]	@ (8009bd0 <xPortStartScheduler+0x140>)
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	601a      	str	r2, [r3, #0]
 8009b8e:	f000 f8f9 	bl	8009d84 <vPortEnableVFP>
 8009b92:	4b10      	ldr	r3, [pc, #64]	@ (8009bd4 <xPortStartScheduler+0x144>)
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	4a0f      	ldr	r2, [pc, #60]	@ (8009bd4 <xPortStartScheduler+0x144>)
 8009b98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009b9c:	6013      	str	r3, [r2, #0]
 8009b9e:	f7ff ff63 	bl	8009a68 <prvPortStartFirstTask>
 8009ba2:	f7ff fd3f 	bl	8009624 <vTaskSwitchContext>
 8009ba6:	f7ff ff17 	bl	80099d8 <prvTaskExitError>
 8009baa:	2300      	movs	r3, #0
 8009bac:	4618      	mov	r0, r3
 8009bae:	3718      	adds	r7, #24
 8009bb0:	46bd      	mov	sp, r7
 8009bb2:	bd80      	pop	{r7, pc}
 8009bb4:	e000ed00 	.word	0xe000ed00
 8009bb8:	410fc271 	.word	0x410fc271
 8009bbc:	410fc270 	.word	0x410fc270
 8009bc0:	e000e400 	.word	0xe000e400
 8009bc4:	20000c84 	.word	0x20000c84
 8009bc8:	20000c88 	.word	0x20000c88
 8009bcc:	e000ed20 	.word	0xe000ed20
 8009bd0:	2000000c 	.word	0x2000000c
 8009bd4:	e000ef34 	.word	0xe000ef34

08009bd8 <vPortEnterCritical>:
 8009bd8:	b480      	push	{r7}
 8009bda:	b083      	sub	sp, #12
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009be2:	f383 8811 	msr	BASEPRI, r3
 8009be6:	f3bf 8f6f 	isb	sy
 8009bea:	f3bf 8f4f 	dsb	sy
 8009bee:	607b      	str	r3, [r7, #4]
 8009bf0:	bf00      	nop
 8009bf2:	4b10      	ldr	r3, [pc, #64]	@ (8009c34 <vPortEnterCritical+0x5c>)
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	3301      	adds	r3, #1
 8009bf8:	4a0e      	ldr	r2, [pc, #56]	@ (8009c34 <vPortEnterCritical+0x5c>)
 8009bfa:	6013      	str	r3, [r2, #0]
 8009bfc:	4b0d      	ldr	r3, [pc, #52]	@ (8009c34 <vPortEnterCritical+0x5c>)
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	2b01      	cmp	r3, #1
 8009c02:	d110      	bne.n	8009c26 <vPortEnterCritical+0x4e>
 8009c04:	4b0c      	ldr	r3, [pc, #48]	@ (8009c38 <vPortEnterCritical+0x60>)
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	b2db      	uxtb	r3, r3
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d00b      	beq.n	8009c26 <vPortEnterCritical+0x4e>
 8009c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c12:	f383 8811 	msr	BASEPRI, r3
 8009c16:	f3bf 8f6f 	isb	sy
 8009c1a:	f3bf 8f4f 	dsb	sy
 8009c1e:	603b      	str	r3, [r7, #0]
 8009c20:	bf00      	nop
 8009c22:	bf00      	nop
 8009c24:	e7fd      	b.n	8009c22 <vPortEnterCritical+0x4a>
 8009c26:	bf00      	nop
 8009c28:	370c      	adds	r7, #12
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c30:	4770      	bx	lr
 8009c32:	bf00      	nop
 8009c34:	2000000c 	.word	0x2000000c
 8009c38:	e000ed04 	.word	0xe000ed04

08009c3c <vPortExitCritical>:
 8009c3c:	b480      	push	{r7}
 8009c3e:	b083      	sub	sp, #12
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	4b12      	ldr	r3, [pc, #72]	@ (8009c8c <vPortExitCritical+0x50>)
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d10b      	bne.n	8009c62 <vPortExitCritical+0x26>
 8009c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c4e:	f383 8811 	msr	BASEPRI, r3
 8009c52:	f3bf 8f6f 	isb	sy
 8009c56:	f3bf 8f4f 	dsb	sy
 8009c5a:	607b      	str	r3, [r7, #4]
 8009c5c:	bf00      	nop
 8009c5e:	bf00      	nop
 8009c60:	e7fd      	b.n	8009c5e <vPortExitCritical+0x22>
 8009c62:	4b0a      	ldr	r3, [pc, #40]	@ (8009c8c <vPortExitCritical+0x50>)
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	3b01      	subs	r3, #1
 8009c68:	4a08      	ldr	r2, [pc, #32]	@ (8009c8c <vPortExitCritical+0x50>)
 8009c6a:	6013      	str	r3, [r2, #0]
 8009c6c:	4b07      	ldr	r3, [pc, #28]	@ (8009c8c <vPortExitCritical+0x50>)
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d105      	bne.n	8009c80 <vPortExitCritical+0x44>
 8009c74:	2300      	movs	r3, #0
 8009c76:	603b      	str	r3, [r7, #0]
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	f383 8811 	msr	BASEPRI, r3
 8009c7e:	bf00      	nop
 8009c80:	bf00      	nop
 8009c82:	370c      	adds	r7, #12
 8009c84:	46bd      	mov	sp, r7
 8009c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8a:	4770      	bx	lr
 8009c8c:	2000000c 	.word	0x2000000c

08009c90 <PendSV_Handler>:
 8009c90:	f3ef 8009 	mrs	r0, PSP
 8009c94:	f3bf 8f6f 	isb	sy
 8009c98:	4b15      	ldr	r3, [pc, #84]	@ (8009cf0 <pxCurrentTCBConst>)
 8009c9a:	681a      	ldr	r2, [r3, #0]
 8009c9c:	f01e 0f10 	tst.w	lr, #16
 8009ca0:	bf08      	it	eq
 8009ca2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009ca6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009caa:	6010      	str	r0, [r2, #0]
 8009cac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009cb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009cb4:	f380 8811 	msr	BASEPRI, r0
 8009cb8:	f3bf 8f4f 	dsb	sy
 8009cbc:	f3bf 8f6f 	isb	sy
 8009cc0:	f7ff fcb0 	bl	8009624 <vTaskSwitchContext>
 8009cc4:	f04f 0000 	mov.w	r0, #0
 8009cc8:	f380 8811 	msr	BASEPRI, r0
 8009ccc:	bc09      	pop	{r0, r3}
 8009cce:	6819      	ldr	r1, [r3, #0]
 8009cd0:	6808      	ldr	r0, [r1, #0]
 8009cd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cd6:	f01e 0f10 	tst.w	lr, #16
 8009cda:	bf08      	it	eq
 8009cdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009ce0:	f380 8809 	msr	PSP, r0
 8009ce4:	f3bf 8f6f 	isb	sy
 8009ce8:	4770      	bx	lr
 8009cea:	bf00      	nop
 8009cec:	f3af 8000 	nop.w

08009cf0 <pxCurrentTCBConst>:
 8009cf0:	20000b58 	.word	0x20000b58
 8009cf4:	bf00      	nop
 8009cf6:	bf00      	nop

08009cf8 <SysTick_Handler>:
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b082      	sub	sp, #8
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d02:	f383 8811 	msr	BASEPRI, r3
 8009d06:	f3bf 8f6f 	isb	sy
 8009d0a:	f3bf 8f4f 	dsb	sy
 8009d0e:	607b      	str	r3, [r7, #4]
 8009d10:	bf00      	nop
 8009d12:	f7ff fbcd 	bl	80094b0 <xTaskIncrementTick>
 8009d16:	4603      	mov	r3, r0
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d003      	beq.n	8009d24 <SysTick_Handler+0x2c>
 8009d1c:	4b06      	ldr	r3, [pc, #24]	@ (8009d38 <SysTick_Handler+0x40>)
 8009d1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d22:	601a      	str	r2, [r3, #0]
 8009d24:	2300      	movs	r3, #0
 8009d26:	603b      	str	r3, [r7, #0]
 8009d28:	683b      	ldr	r3, [r7, #0]
 8009d2a:	f383 8811 	msr	BASEPRI, r3
 8009d2e:	bf00      	nop
 8009d30:	bf00      	nop
 8009d32:	3708      	adds	r7, #8
 8009d34:	46bd      	mov	sp, r7
 8009d36:	bd80      	pop	{r7, pc}
 8009d38:	e000ed04 	.word	0xe000ed04

08009d3c <vPortSetupTimerInterrupt>:
 8009d3c:	b480      	push	{r7}
 8009d3e:	af00      	add	r7, sp, #0
 8009d40:	4b0b      	ldr	r3, [pc, #44]	@ (8009d70 <vPortSetupTimerInterrupt+0x34>)
 8009d42:	2200      	movs	r2, #0
 8009d44:	601a      	str	r2, [r3, #0]
 8009d46:	4b0b      	ldr	r3, [pc, #44]	@ (8009d74 <vPortSetupTimerInterrupt+0x38>)
 8009d48:	2200      	movs	r2, #0
 8009d4a:	601a      	str	r2, [r3, #0]
 8009d4c:	4b0a      	ldr	r3, [pc, #40]	@ (8009d78 <vPortSetupTimerInterrupt+0x3c>)
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	4a0a      	ldr	r2, [pc, #40]	@ (8009d7c <vPortSetupTimerInterrupt+0x40>)
 8009d52:	fba2 2303 	umull	r2, r3, r2, r3
 8009d56:	099b      	lsrs	r3, r3, #6
 8009d58:	4a09      	ldr	r2, [pc, #36]	@ (8009d80 <vPortSetupTimerInterrupt+0x44>)
 8009d5a:	3b01      	subs	r3, #1
 8009d5c:	6013      	str	r3, [r2, #0]
 8009d5e:	4b04      	ldr	r3, [pc, #16]	@ (8009d70 <vPortSetupTimerInterrupt+0x34>)
 8009d60:	2207      	movs	r2, #7
 8009d62:	601a      	str	r2, [r3, #0]
 8009d64:	bf00      	nop
 8009d66:	46bd      	mov	sp, r7
 8009d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6c:	4770      	bx	lr
 8009d6e:	bf00      	nop
 8009d70:	e000e010 	.word	0xe000e010
 8009d74:	e000e018 	.word	0xe000e018
 8009d78:	20000000 	.word	0x20000000
 8009d7c:	10624dd3 	.word	0x10624dd3
 8009d80:	e000e014 	.word	0xe000e014

08009d84 <vPortEnableVFP>:
 8009d84:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009d94 <vPortEnableVFP+0x10>
 8009d88:	6801      	ldr	r1, [r0, #0]
 8009d8a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009d8e:	6001      	str	r1, [r0, #0]
 8009d90:	4770      	bx	lr
 8009d92:	bf00      	nop
 8009d94:	e000ed88 	.word	0xe000ed88

08009d98 <pvPortMalloc>:
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b08a      	sub	sp, #40	@ 0x28
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]
 8009da0:	2300      	movs	r3, #0
 8009da2:	61fb      	str	r3, [r7, #28]
 8009da4:	f7ff fad8 	bl	8009358 <vTaskSuspendAll>
 8009da8:	4b5c      	ldr	r3, [pc, #368]	@ (8009f1c <pvPortMalloc+0x184>)
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d101      	bne.n	8009db4 <pvPortMalloc+0x1c>
 8009db0:	f000 f924 	bl	8009ffc <prvHeapInit>
 8009db4:	4b5a      	ldr	r3, [pc, #360]	@ (8009f20 <pvPortMalloc+0x188>)
 8009db6:	681a      	ldr	r2, [r3, #0]
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	4013      	ands	r3, r2
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	f040 8095 	bne.w	8009eec <pvPortMalloc+0x154>
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d01e      	beq.n	8009e06 <pvPortMalloc+0x6e>
 8009dc8:	2208      	movs	r2, #8
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	4413      	add	r3, r2
 8009dce:	607b      	str	r3, [r7, #4]
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	f003 0307 	and.w	r3, r3, #7
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d015      	beq.n	8009e06 <pvPortMalloc+0x6e>
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	f023 0307 	bic.w	r3, r3, #7
 8009de0:	3308      	adds	r3, #8
 8009de2:	607b      	str	r3, [r7, #4]
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	f003 0307 	and.w	r3, r3, #7
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d00b      	beq.n	8009e06 <pvPortMalloc+0x6e>
 8009dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009df2:	f383 8811 	msr	BASEPRI, r3
 8009df6:	f3bf 8f6f 	isb	sy
 8009dfa:	f3bf 8f4f 	dsb	sy
 8009dfe:	617b      	str	r3, [r7, #20]
 8009e00:	bf00      	nop
 8009e02:	bf00      	nop
 8009e04:	e7fd      	b.n	8009e02 <pvPortMalloc+0x6a>
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d06f      	beq.n	8009eec <pvPortMalloc+0x154>
 8009e0c:	4b45      	ldr	r3, [pc, #276]	@ (8009f24 <pvPortMalloc+0x18c>)
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	687a      	ldr	r2, [r7, #4]
 8009e12:	429a      	cmp	r2, r3
 8009e14:	d86a      	bhi.n	8009eec <pvPortMalloc+0x154>
 8009e16:	4b44      	ldr	r3, [pc, #272]	@ (8009f28 <pvPortMalloc+0x190>)
 8009e18:	623b      	str	r3, [r7, #32]
 8009e1a:	4b43      	ldr	r3, [pc, #268]	@ (8009f28 <pvPortMalloc+0x190>)
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009e20:	e004      	b.n	8009e2c <pvPortMalloc+0x94>
 8009e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e24:	623b      	str	r3, [r7, #32]
 8009e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8009e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e2e:	685b      	ldr	r3, [r3, #4]
 8009e30:	687a      	ldr	r2, [r7, #4]
 8009e32:	429a      	cmp	r2, r3
 8009e34:	d903      	bls.n	8009e3e <pvPortMalloc+0xa6>
 8009e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d1f1      	bne.n	8009e22 <pvPortMalloc+0x8a>
 8009e3e:	4b37      	ldr	r3, [pc, #220]	@ (8009f1c <pvPortMalloc+0x184>)
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009e44:	429a      	cmp	r2, r3
 8009e46:	d051      	beq.n	8009eec <pvPortMalloc+0x154>
 8009e48:	6a3b      	ldr	r3, [r7, #32]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	2208      	movs	r2, #8
 8009e4e:	4413      	add	r3, r2
 8009e50:	61fb      	str	r3, [r7, #28]
 8009e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e54:	681a      	ldr	r2, [r3, #0]
 8009e56:	6a3b      	ldr	r3, [r7, #32]
 8009e58:	601a      	str	r2, [r3, #0]
 8009e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e5c:	685a      	ldr	r2, [r3, #4]
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	1ad2      	subs	r2, r2, r3
 8009e62:	2308      	movs	r3, #8
 8009e64:	005b      	lsls	r3, r3, #1
 8009e66:	429a      	cmp	r2, r3
 8009e68:	d920      	bls.n	8009eac <pvPortMalloc+0x114>
 8009e6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	4413      	add	r3, r2
 8009e70:	61bb      	str	r3, [r7, #24]
 8009e72:	69bb      	ldr	r3, [r7, #24]
 8009e74:	f003 0307 	and.w	r3, r3, #7
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d00b      	beq.n	8009e94 <pvPortMalloc+0xfc>
 8009e7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e80:	f383 8811 	msr	BASEPRI, r3
 8009e84:	f3bf 8f6f 	isb	sy
 8009e88:	f3bf 8f4f 	dsb	sy
 8009e8c:	613b      	str	r3, [r7, #16]
 8009e8e:	bf00      	nop
 8009e90:	bf00      	nop
 8009e92:	e7fd      	b.n	8009e90 <pvPortMalloc+0xf8>
 8009e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e96:	685a      	ldr	r2, [r3, #4]
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	1ad2      	subs	r2, r2, r3
 8009e9c:	69bb      	ldr	r3, [r7, #24]
 8009e9e:	605a      	str	r2, [r3, #4]
 8009ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ea2:	687a      	ldr	r2, [r7, #4]
 8009ea4:	605a      	str	r2, [r3, #4]
 8009ea6:	69b8      	ldr	r0, [r7, #24]
 8009ea8:	f000 f90a 	bl	800a0c0 <prvInsertBlockIntoFreeList>
 8009eac:	4b1d      	ldr	r3, [pc, #116]	@ (8009f24 <pvPortMalloc+0x18c>)
 8009eae:	681a      	ldr	r2, [r3, #0]
 8009eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eb2:	685b      	ldr	r3, [r3, #4]
 8009eb4:	1ad3      	subs	r3, r2, r3
 8009eb6:	4a1b      	ldr	r2, [pc, #108]	@ (8009f24 <pvPortMalloc+0x18c>)
 8009eb8:	6013      	str	r3, [r2, #0]
 8009eba:	4b1a      	ldr	r3, [pc, #104]	@ (8009f24 <pvPortMalloc+0x18c>)
 8009ebc:	681a      	ldr	r2, [r3, #0]
 8009ebe:	4b1b      	ldr	r3, [pc, #108]	@ (8009f2c <pvPortMalloc+0x194>)
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	429a      	cmp	r2, r3
 8009ec4:	d203      	bcs.n	8009ece <pvPortMalloc+0x136>
 8009ec6:	4b17      	ldr	r3, [pc, #92]	@ (8009f24 <pvPortMalloc+0x18c>)
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	4a18      	ldr	r2, [pc, #96]	@ (8009f2c <pvPortMalloc+0x194>)
 8009ecc:	6013      	str	r3, [r2, #0]
 8009ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ed0:	685a      	ldr	r2, [r3, #4]
 8009ed2:	4b13      	ldr	r3, [pc, #76]	@ (8009f20 <pvPortMalloc+0x188>)
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	431a      	orrs	r2, r3
 8009ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eda:	605a      	str	r2, [r3, #4]
 8009edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ede:	2200      	movs	r2, #0
 8009ee0:	601a      	str	r2, [r3, #0]
 8009ee2:	4b13      	ldr	r3, [pc, #76]	@ (8009f30 <pvPortMalloc+0x198>)
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	3301      	adds	r3, #1
 8009ee8:	4a11      	ldr	r2, [pc, #68]	@ (8009f30 <pvPortMalloc+0x198>)
 8009eea:	6013      	str	r3, [r2, #0]
 8009eec:	f7ff fa42 	bl	8009374 <xTaskResumeAll>
 8009ef0:	69fb      	ldr	r3, [r7, #28]
 8009ef2:	f003 0307 	and.w	r3, r3, #7
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d00b      	beq.n	8009f12 <pvPortMalloc+0x17a>
 8009efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009efe:	f383 8811 	msr	BASEPRI, r3
 8009f02:	f3bf 8f6f 	isb	sy
 8009f06:	f3bf 8f4f 	dsb	sy
 8009f0a:	60fb      	str	r3, [r7, #12]
 8009f0c:	bf00      	nop
 8009f0e:	bf00      	nop
 8009f10:	e7fd      	b.n	8009f0e <pvPortMalloc+0x176>
 8009f12:	69fb      	ldr	r3, [r7, #28]
 8009f14:	4618      	mov	r0, r3
 8009f16:	3728      	adds	r7, #40	@ 0x28
 8009f18:	46bd      	mov	sp, r7
 8009f1a:	bd80      	pop	{r7, pc}
 8009f1c:	2000184c 	.word	0x2000184c
 8009f20:	20001860 	.word	0x20001860
 8009f24:	20001850 	.word	0x20001850
 8009f28:	20001844 	.word	0x20001844
 8009f2c:	20001854 	.word	0x20001854
 8009f30:	20001858 	.word	0x20001858

08009f34 <vPortFree>:
 8009f34:	b580      	push	{r7, lr}
 8009f36:	b086      	sub	sp, #24
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	617b      	str	r3, [r7, #20]
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d04f      	beq.n	8009fe6 <vPortFree+0xb2>
 8009f46:	2308      	movs	r3, #8
 8009f48:	425b      	negs	r3, r3
 8009f4a:	697a      	ldr	r2, [r7, #20]
 8009f4c:	4413      	add	r3, r2
 8009f4e:	617b      	str	r3, [r7, #20]
 8009f50:	697b      	ldr	r3, [r7, #20]
 8009f52:	613b      	str	r3, [r7, #16]
 8009f54:	693b      	ldr	r3, [r7, #16]
 8009f56:	685a      	ldr	r2, [r3, #4]
 8009f58:	4b25      	ldr	r3, [pc, #148]	@ (8009ff0 <vPortFree+0xbc>)
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	4013      	ands	r3, r2
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d10b      	bne.n	8009f7a <vPortFree+0x46>
 8009f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f66:	f383 8811 	msr	BASEPRI, r3
 8009f6a:	f3bf 8f6f 	isb	sy
 8009f6e:	f3bf 8f4f 	dsb	sy
 8009f72:	60fb      	str	r3, [r7, #12]
 8009f74:	bf00      	nop
 8009f76:	bf00      	nop
 8009f78:	e7fd      	b.n	8009f76 <vPortFree+0x42>
 8009f7a:	693b      	ldr	r3, [r7, #16]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d00b      	beq.n	8009f9a <vPortFree+0x66>
 8009f82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f86:	f383 8811 	msr	BASEPRI, r3
 8009f8a:	f3bf 8f6f 	isb	sy
 8009f8e:	f3bf 8f4f 	dsb	sy
 8009f92:	60bb      	str	r3, [r7, #8]
 8009f94:	bf00      	nop
 8009f96:	bf00      	nop
 8009f98:	e7fd      	b.n	8009f96 <vPortFree+0x62>
 8009f9a:	693b      	ldr	r3, [r7, #16]
 8009f9c:	685a      	ldr	r2, [r3, #4]
 8009f9e:	4b14      	ldr	r3, [pc, #80]	@ (8009ff0 <vPortFree+0xbc>)
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	4013      	ands	r3, r2
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d01e      	beq.n	8009fe6 <vPortFree+0xb2>
 8009fa8:	693b      	ldr	r3, [r7, #16]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d11a      	bne.n	8009fe6 <vPortFree+0xb2>
 8009fb0:	693b      	ldr	r3, [r7, #16]
 8009fb2:	685a      	ldr	r2, [r3, #4]
 8009fb4:	4b0e      	ldr	r3, [pc, #56]	@ (8009ff0 <vPortFree+0xbc>)
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	43db      	mvns	r3, r3
 8009fba:	401a      	ands	r2, r3
 8009fbc:	693b      	ldr	r3, [r7, #16]
 8009fbe:	605a      	str	r2, [r3, #4]
 8009fc0:	f7ff f9ca 	bl	8009358 <vTaskSuspendAll>
 8009fc4:	693b      	ldr	r3, [r7, #16]
 8009fc6:	685a      	ldr	r2, [r3, #4]
 8009fc8:	4b0a      	ldr	r3, [pc, #40]	@ (8009ff4 <vPortFree+0xc0>)
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	4413      	add	r3, r2
 8009fce:	4a09      	ldr	r2, [pc, #36]	@ (8009ff4 <vPortFree+0xc0>)
 8009fd0:	6013      	str	r3, [r2, #0]
 8009fd2:	6938      	ldr	r0, [r7, #16]
 8009fd4:	f000 f874 	bl	800a0c0 <prvInsertBlockIntoFreeList>
 8009fd8:	4b07      	ldr	r3, [pc, #28]	@ (8009ff8 <vPortFree+0xc4>)
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	3301      	adds	r3, #1
 8009fde:	4a06      	ldr	r2, [pc, #24]	@ (8009ff8 <vPortFree+0xc4>)
 8009fe0:	6013      	str	r3, [r2, #0]
 8009fe2:	f7ff f9c7 	bl	8009374 <xTaskResumeAll>
 8009fe6:	bf00      	nop
 8009fe8:	3718      	adds	r7, #24
 8009fea:	46bd      	mov	sp, r7
 8009fec:	bd80      	pop	{r7, pc}
 8009fee:	bf00      	nop
 8009ff0:	20001860 	.word	0x20001860
 8009ff4:	20001850 	.word	0x20001850
 8009ff8:	2000185c 	.word	0x2000185c

08009ffc <prvHeapInit>:
 8009ffc:	b480      	push	{r7}
 8009ffe:	b085      	sub	sp, #20
 800a000:	af00      	add	r7, sp, #0
 800a002:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800a006:	60bb      	str	r3, [r7, #8]
 800a008:	4b27      	ldr	r3, [pc, #156]	@ (800a0a8 <prvHeapInit+0xac>)
 800a00a:	60fb      	str	r3, [r7, #12]
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	f003 0307 	and.w	r3, r3, #7
 800a012:	2b00      	cmp	r3, #0
 800a014:	d00c      	beq.n	800a030 <prvHeapInit+0x34>
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	3307      	adds	r3, #7
 800a01a:	60fb      	str	r3, [r7, #12]
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	f023 0307 	bic.w	r3, r3, #7
 800a022:	60fb      	str	r3, [r7, #12]
 800a024:	68ba      	ldr	r2, [r7, #8]
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	1ad3      	subs	r3, r2, r3
 800a02a:	4a1f      	ldr	r2, [pc, #124]	@ (800a0a8 <prvHeapInit+0xac>)
 800a02c:	4413      	add	r3, r2
 800a02e:	60bb      	str	r3, [r7, #8]
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	607b      	str	r3, [r7, #4]
 800a034:	4a1d      	ldr	r2, [pc, #116]	@ (800a0ac <prvHeapInit+0xb0>)
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	6013      	str	r3, [r2, #0]
 800a03a:	4b1c      	ldr	r3, [pc, #112]	@ (800a0ac <prvHeapInit+0xb0>)
 800a03c:	2200      	movs	r2, #0
 800a03e:	605a      	str	r2, [r3, #4]
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	68ba      	ldr	r2, [r7, #8]
 800a044:	4413      	add	r3, r2
 800a046:	60fb      	str	r3, [r7, #12]
 800a048:	2208      	movs	r2, #8
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	1a9b      	subs	r3, r3, r2
 800a04e:	60fb      	str	r3, [r7, #12]
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	f023 0307 	bic.w	r3, r3, #7
 800a056:	60fb      	str	r3, [r7, #12]
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	4a15      	ldr	r2, [pc, #84]	@ (800a0b0 <prvHeapInit+0xb4>)
 800a05c:	6013      	str	r3, [r2, #0]
 800a05e:	4b14      	ldr	r3, [pc, #80]	@ (800a0b0 <prvHeapInit+0xb4>)
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	2200      	movs	r2, #0
 800a064:	605a      	str	r2, [r3, #4]
 800a066:	4b12      	ldr	r3, [pc, #72]	@ (800a0b0 <prvHeapInit+0xb4>)
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	2200      	movs	r2, #0
 800a06c:	601a      	str	r2, [r3, #0]
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	603b      	str	r3, [r7, #0]
 800a072:	683b      	ldr	r3, [r7, #0]
 800a074:	68fa      	ldr	r2, [r7, #12]
 800a076:	1ad2      	subs	r2, r2, r3
 800a078:	683b      	ldr	r3, [r7, #0]
 800a07a:	605a      	str	r2, [r3, #4]
 800a07c:	4b0c      	ldr	r3, [pc, #48]	@ (800a0b0 <prvHeapInit+0xb4>)
 800a07e:	681a      	ldr	r2, [r3, #0]
 800a080:	683b      	ldr	r3, [r7, #0]
 800a082:	601a      	str	r2, [r3, #0]
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	685b      	ldr	r3, [r3, #4]
 800a088:	4a0a      	ldr	r2, [pc, #40]	@ (800a0b4 <prvHeapInit+0xb8>)
 800a08a:	6013      	str	r3, [r2, #0]
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	685b      	ldr	r3, [r3, #4]
 800a090:	4a09      	ldr	r2, [pc, #36]	@ (800a0b8 <prvHeapInit+0xbc>)
 800a092:	6013      	str	r3, [r2, #0]
 800a094:	4b09      	ldr	r3, [pc, #36]	@ (800a0bc <prvHeapInit+0xc0>)
 800a096:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a09a:	601a      	str	r2, [r3, #0]
 800a09c:	bf00      	nop
 800a09e:	3714      	adds	r7, #20
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a6:	4770      	bx	lr
 800a0a8:	20000c8c 	.word	0x20000c8c
 800a0ac:	20001844 	.word	0x20001844
 800a0b0:	2000184c 	.word	0x2000184c
 800a0b4:	20001854 	.word	0x20001854
 800a0b8:	20001850 	.word	0x20001850
 800a0bc:	20001860 	.word	0x20001860

0800a0c0 <prvInsertBlockIntoFreeList>:
 800a0c0:	b480      	push	{r7}
 800a0c2:	b085      	sub	sp, #20
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
 800a0c8:	4b28      	ldr	r3, [pc, #160]	@ (800a16c <prvInsertBlockIntoFreeList+0xac>)
 800a0ca:	60fb      	str	r3, [r7, #12]
 800a0cc:	e002      	b.n	800a0d4 <prvInsertBlockIntoFreeList+0x14>
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	60fb      	str	r3, [r7, #12]
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	687a      	ldr	r2, [r7, #4]
 800a0da:	429a      	cmp	r2, r3
 800a0dc:	d8f7      	bhi.n	800a0ce <prvInsertBlockIntoFreeList+0xe>
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	60bb      	str	r3, [r7, #8]
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	685b      	ldr	r3, [r3, #4]
 800a0e6:	68ba      	ldr	r2, [r7, #8]
 800a0e8:	4413      	add	r3, r2
 800a0ea:	687a      	ldr	r2, [r7, #4]
 800a0ec:	429a      	cmp	r2, r3
 800a0ee:	d108      	bne.n	800a102 <prvInsertBlockIntoFreeList+0x42>
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	685a      	ldr	r2, [r3, #4]
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	685b      	ldr	r3, [r3, #4]
 800a0f8:	441a      	add	r2, r3
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	605a      	str	r2, [r3, #4]
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	607b      	str	r3, [r7, #4]
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	60bb      	str	r3, [r7, #8]
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	685b      	ldr	r3, [r3, #4]
 800a10a:	68ba      	ldr	r2, [r7, #8]
 800a10c:	441a      	add	r2, r3
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	429a      	cmp	r2, r3
 800a114:	d118      	bne.n	800a148 <prvInsertBlockIntoFreeList+0x88>
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	681a      	ldr	r2, [r3, #0]
 800a11a:	4b15      	ldr	r3, [pc, #84]	@ (800a170 <prvInsertBlockIntoFreeList+0xb0>)
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	429a      	cmp	r2, r3
 800a120:	d00d      	beq.n	800a13e <prvInsertBlockIntoFreeList+0x7e>
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	685a      	ldr	r2, [r3, #4]
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	685b      	ldr	r3, [r3, #4]
 800a12c:	441a      	add	r2, r3
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	605a      	str	r2, [r3, #4]
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	681a      	ldr	r2, [r3, #0]
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	601a      	str	r2, [r3, #0]
 800a13c:	e008      	b.n	800a150 <prvInsertBlockIntoFreeList+0x90>
 800a13e:	4b0c      	ldr	r3, [pc, #48]	@ (800a170 <prvInsertBlockIntoFreeList+0xb0>)
 800a140:	681a      	ldr	r2, [r3, #0]
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	601a      	str	r2, [r3, #0]
 800a146:	e003      	b.n	800a150 <prvInsertBlockIntoFreeList+0x90>
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	681a      	ldr	r2, [r3, #0]
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	601a      	str	r2, [r3, #0]
 800a150:	68fa      	ldr	r2, [r7, #12]
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	429a      	cmp	r2, r3
 800a156:	d002      	beq.n	800a15e <prvInsertBlockIntoFreeList+0x9e>
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	687a      	ldr	r2, [r7, #4]
 800a15c:	601a      	str	r2, [r3, #0]
 800a15e:	bf00      	nop
 800a160:	3714      	adds	r7, #20
 800a162:	46bd      	mov	sp, r7
 800a164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a168:	4770      	bx	lr
 800a16a:	bf00      	nop
 800a16c:	20001844 	.word	0x20001844
 800a170:	2000184c 	.word	0x2000184c

0800a174 <atoi>:
 800a174:	220a      	movs	r2, #10
 800a176:	2100      	movs	r1, #0
 800a178:	f000 b87a 	b.w	800a270 <strtol>

0800a17c <_strtol_l.constprop.0>:
 800a17c:	2b24      	cmp	r3, #36	@ 0x24
 800a17e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a182:	4686      	mov	lr, r0
 800a184:	4690      	mov	r8, r2
 800a186:	d801      	bhi.n	800a18c <_strtol_l.constprop.0+0x10>
 800a188:	2b01      	cmp	r3, #1
 800a18a:	d106      	bne.n	800a19a <_strtol_l.constprop.0+0x1e>
 800a18c:	f000 fb5c 	bl	800a848 <__errno>
 800a190:	2316      	movs	r3, #22
 800a192:	6003      	str	r3, [r0, #0]
 800a194:	2000      	movs	r0, #0
 800a196:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a19a:	4834      	ldr	r0, [pc, #208]	@ (800a26c <_strtol_l.constprop.0+0xf0>)
 800a19c:	460d      	mov	r5, r1
 800a19e:	462a      	mov	r2, r5
 800a1a0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a1a4:	5d06      	ldrb	r6, [r0, r4]
 800a1a6:	f016 0608 	ands.w	r6, r6, #8
 800a1aa:	d1f8      	bne.n	800a19e <_strtol_l.constprop.0+0x22>
 800a1ac:	2c2d      	cmp	r4, #45	@ 0x2d
 800a1ae:	d12d      	bne.n	800a20c <_strtol_l.constprop.0+0x90>
 800a1b0:	782c      	ldrb	r4, [r5, #0]
 800a1b2:	2601      	movs	r6, #1
 800a1b4:	1c95      	adds	r5, r2, #2
 800a1b6:	f033 0210 	bics.w	r2, r3, #16
 800a1ba:	d109      	bne.n	800a1d0 <_strtol_l.constprop.0+0x54>
 800a1bc:	2c30      	cmp	r4, #48	@ 0x30
 800a1be:	d12a      	bne.n	800a216 <_strtol_l.constprop.0+0x9a>
 800a1c0:	782a      	ldrb	r2, [r5, #0]
 800a1c2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a1c6:	2a58      	cmp	r2, #88	@ 0x58
 800a1c8:	d125      	bne.n	800a216 <_strtol_l.constprop.0+0x9a>
 800a1ca:	786c      	ldrb	r4, [r5, #1]
 800a1cc:	2310      	movs	r3, #16
 800a1ce:	3502      	adds	r5, #2
 800a1d0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a1d4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a1d8:	2200      	movs	r2, #0
 800a1da:	fbbc f9f3 	udiv	r9, ip, r3
 800a1de:	4610      	mov	r0, r2
 800a1e0:	fb03 ca19 	mls	sl, r3, r9, ip
 800a1e4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a1e8:	2f09      	cmp	r7, #9
 800a1ea:	d81b      	bhi.n	800a224 <_strtol_l.constprop.0+0xa8>
 800a1ec:	463c      	mov	r4, r7
 800a1ee:	42a3      	cmp	r3, r4
 800a1f0:	dd27      	ble.n	800a242 <_strtol_l.constprop.0+0xc6>
 800a1f2:	1c57      	adds	r7, r2, #1
 800a1f4:	d007      	beq.n	800a206 <_strtol_l.constprop.0+0x8a>
 800a1f6:	4581      	cmp	r9, r0
 800a1f8:	d320      	bcc.n	800a23c <_strtol_l.constprop.0+0xc0>
 800a1fa:	d101      	bne.n	800a200 <_strtol_l.constprop.0+0x84>
 800a1fc:	45a2      	cmp	sl, r4
 800a1fe:	db1d      	blt.n	800a23c <_strtol_l.constprop.0+0xc0>
 800a200:	fb00 4003 	mla	r0, r0, r3, r4
 800a204:	2201      	movs	r2, #1
 800a206:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a20a:	e7eb      	b.n	800a1e4 <_strtol_l.constprop.0+0x68>
 800a20c:	2c2b      	cmp	r4, #43	@ 0x2b
 800a20e:	bf04      	itt	eq
 800a210:	782c      	ldrbeq	r4, [r5, #0]
 800a212:	1c95      	addeq	r5, r2, #2
 800a214:	e7cf      	b.n	800a1b6 <_strtol_l.constprop.0+0x3a>
 800a216:	2b00      	cmp	r3, #0
 800a218:	d1da      	bne.n	800a1d0 <_strtol_l.constprop.0+0x54>
 800a21a:	2c30      	cmp	r4, #48	@ 0x30
 800a21c:	bf0c      	ite	eq
 800a21e:	2308      	moveq	r3, #8
 800a220:	230a      	movne	r3, #10
 800a222:	e7d5      	b.n	800a1d0 <_strtol_l.constprop.0+0x54>
 800a224:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a228:	2f19      	cmp	r7, #25
 800a22a:	d801      	bhi.n	800a230 <_strtol_l.constprop.0+0xb4>
 800a22c:	3c37      	subs	r4, #55	@ 0x37
 800a22e:	e7de      	b.n	800a1ee <_strtol_l.constprop.0+0x72>
 800a230:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a234:	2f19      	cmp	r7, #25
 800a236:	d804      	bhi.n	800a242 <_strtol_l.constprop.0+0xc6>
 800a238:	3c57      	subs	r4, #87	@ 0x57
 800a23a:	e7d8      	b.n	800a1ee <_strtol_l.constprop.0+0x72>
 800a23c:	f04f 32ff 	mov.w	r2, #4294967295
 800a240:	e7e1      	b.n	800a206 <_strtol_l.constprop.0+0x8a>
 800a242:	1c53      	adds	r3, r2, #1
 800a244:	d108      	bne.n	800a258 <_strtol_l.constprop.0+0xdc>
 800a246:	2322      	movs	r3, #34	@ 0x22
 800a248:	f8ce 3000 	str.w	r3, [lr]
 800a24c:	4660      	mov	r0, ip
 800a24e:	f1b8 0f00 	cmp.w	r8, #0
 800a252:	d0a0      	beq.n	800a196 <_strtol_l.constprop.0+0x1a>
 800a254:	1e69      	subs	r1, r5, #1
 800a256:	e006      	b.n	800a266 <_strtol_l.constprop.0+0xea>
 800a258:	b106      	cbz	r6, 800a25c <_strtol_l.constprop.0+0xe0>
 800a25a:	4240      	negs	r0, r0
 800a25c:	f1b8 0f00 	cmp.w	r8, #0
 800a260:	d099      	beq.n	800a196 <_strtol_l.constprop.0+0x1a>
 800a262:	2a00      	cmp	r2, #0
 800a264:	d1f6      	bne.n	800a254 <_strtol_l.constprop.0+0xd8>
 800a266:	f8c8 1000 	str.w	r1, [r8]
 800a26a:	e794      	b.n	800a196 <_strtol_l.constprop.0+0x1a>
 800a26c:	0800bb7d 	.word	0x0800bb7d

0800a270 <strtol>:
 800a270:	4613      	mov	r3, r2
 800a272:	460a      	mov	r2, r1
 800a274:	4601      	mov	r1, r0
 800a276:	4802      	ldr	r0, [pc, #8]	@ (800a280 <strtol+0x10>)
 800a278:	6800      	ldr	r0, [r0, #0]
 800a27a:	f7ff bf7f 	b.w	800a17c <_strtol_l.constprop.0>
 800a27e:	bf00      	nop
 800a280:	2000001c 	.word	0x2000001c

0800a284 <std>:
 800a284:	2300      	movs	r3, #0
 800a286:	b510      	push	{r4, lr}
 800a288:	4604      	mov	r4, r0
 800a28a:	e9c0 3300 	strd	r3, r3, [r0]
 800a28e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a292:	6083      	str	r3, [r0, #8]
 800a294:	8181      	strh	r1, [r0, #12]
 800a296:	6643      	str	r3, [r0, #100]	@ 0x64
 800a298:	81c2      	strh	r2, [r0, #14]
 800a29a:	6183      	str	r3, [r0, #24]
 800a29c:	4619      	mov	r1, r3
 800a29e:	2208      	movs	r2, #8
 800a2a0:	305c      	adds	r0, #92	@ 0x5c
 800a2a2:	f000 fa2d 	bl	800a700 <memset>
 800a2a6:	4b0d      	ldr	r3, [pc, #52]	@ (800a2dc <std+0x58>)
 800a2a8:	6263      	str	r3, [r4, #36]	@ 0x24
 800a2aa:	4b0d      	ldr	r3, [pc, #52]	@ (800a2e0 <std+0x5c>)
 800a2ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a2ae:	4b0d      	ldr	r3, [pc, #52]	@ (800a2e4 <std+0x60>)
 800a2b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a2b2:	4b0d      	ldr	r3, [pc, #52]	@ (800a2e8 <std+0x64>)
 800a2b4:	6323      	str	r3, [r4, #48]	@ 0x30
 800a2b6:	4b0d      	ldr	r3, [pc, #52]	@ (800a2ec <std+0x68>)
 800a2b8:	6224      	str	r4, [r4, #32]
 800a2ba:	429c      	cmp	r4, r3
 800a2bc:	d006      	beq.n	800a2cc <std+0x48>
 800a2be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a2c2:	4294      	cmp	r4, r2
 800a2c4:	d002      	beq.n	800a2cc <std+0x48>
 800a2c6:	33d0      	adds	r3, #208	@ 0xd0
 800a2c8:	429c      	cmp	r4, r3
 800a2ca:	d105      	bne.n	800a2d8 <std+0x54>
 800a2cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a2d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2d4:	f000 bae2 	b.w	800a89c <__retarget_lock_init_recursive>
 800a2d8:	bd10      	pop	{r4, pc}
 800a2da:	bf00      	nop
 800a2dc:	0800a551 	.word	0x0800a551
 800a2e0:	0800a573 	.word	0x0800a573
 800a2e4:	0800a5ab 	.word	0x0800a5ab
 800a2e8:	0800a5cf 	.word	0x0800a5cf
 800a2ec:	20001864 	.word	0x20001864

0800a2f0 <stdio_exit_handler>:
 800a2f0:	4a02      	ldr	r2, [pc, #8]	@ (800a2fc <stdio_exit_handler+0xc>)
 800a2f2:	4903      	ldr	r1, [pc, #12]	@ (800a300 <stdio_exit_handler+0x10>)
 800a2f4:	4803      	ldr	r0, [pc, #12]	@ (800a304 <stdio_exit_handler+0x14>)
 800a2f6:	f000 b869 	b.w	800a3cc <_fwalk_sglue>
 800a2fa:	bf00      	nop
 800a2fc:	20000010 	.word	0x20000010
 800a300:	0800b409 	.word	0x0800b409
 800a304:	20000020 	.word	0x20000020

0800a308 <cleanup_stdio>:
 800a308:	6841      	ldr	r1, [r0, #4]
 800a30a:	4b0c      	ldr	r3, [pc, #48]	@ (800a33c <cleanup_stdio+0x34>)
 800a30c:	4299      	cmp	r1, r3
 800a30e:	b510      	push	{r4, lr}
 800a310:	4604      	mov	r4, r0
 800a312:	d001      	beq.n	800a318 <cleanup_stdio+0x10>
 800a314:	f001 f878 	bl	800b408 <_fflush_r>
 800a318:	68a1      	ldr	r1, [r4, #8]
 800a31a:	4b09      	ldr	r3, [pc, #36]	@ (800a340 <cleanup_stdio+0x38>)
 800a31c:	4299      	cmp	r1, r3
 800a31e:	d002      	beq.n	800a326 <cleanup_stdio+0x1e>
 800a320:	4620      	mov	r0, r4
 800a322:	f001 f871 	bl	800b408 <_fflush_r>
 800a326:	68e1      	ldr	r1, [r4, #12]
 800a328:	4b06      	ldr	r3, [pc, #24]	@ (800a344 <cleanup_stdio+0x3c>)
 800a32a:	4299      	cmp	r1, r3
 800a32c:	d004      	beq.n	800a338 <cleanup_stdio+0x30>
 800a32e:	4620      	mov	r0, r4
 800a330:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a334:	f001 b868 	b.w	800b408 <_fflush_r>
 800a338:	bd10      	pop	{r4, pc}
 800a33a:	bf00      	nop
 800a33c:	20001864 	.word	0x20001864
 800a340:	200018cc 	.word	0x200018cc
 800a344:	20001934 	.word	0x20001934

0800a348 <global_stdio_init.part.0>:
 800a348:	b510      	push	{r4, lr}
 800a34a:	4b0b      	ldr	r3, [pc, #44]	@ (800a378 <global_stdio_init.part.0+0x30>)
 800a34c:	4c0b      	ldr	r4, [pc, #44]	@ (800a37c <global_stdio_init.part.0+0x34>)
 800a34e:	4a0c      	ldr	r2, [pc, #48]	@ (800a380 <global_stdio_init.part.0+0x38>)
 800a350:	601a      	str	r2, [r3, #0]
 800a352:	4620      	mov	r0, r4
 800a354:	2200      	movs	r2, #0
 800a356:	2104      	movs	r1, #4
 800a358:	f7ff ff94 	bl	800a284 <std>
 800a35c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a360:	2201      	movs	r2, #1
 800a362:	2109      	movs	r1, #9
 800a364:	f7ff ff8e 	bl	800a284 <std>
 800a368:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a36c:	2202      	movs	r2, #2
 800a36e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a372:	2112      	movs	r1, #18
 800a374:	f7ff bf86 	b.w	800a284 <std>
 800a378:	2000199c 	.word	0x2000199c
 800a37c:	20001864 	.word	0x20001864
 800a380:	0800a2f1 	.word	0x0800a2f1

0800a384 <__sfp_lock_acquire>:
 800a384:	4801      	ldr	r0, [pc, #4]	@ (800a38c <__sfp_lock_acquire+0x8>)
 800a386:	f000 ba8a 	b.w	800a89e <__retarget_lock_acquire_recursive>
 800a38a:	bf00      	nop
 800a38c:	200019a5 	.word	0x200019a5

0800a390 <__sfp_lock_release>:
 800a390:	4801      	ldr	r0, [pc, #4]	@ (800a398 <__sfp_lock_release+0x8>)
 800a392:	f000 ba85 	b.w	800a8a0 <__retarget_lock_release_recursive>
 800a396:	bf00      	nop
 800a398:	200019a5 	.word	0x200019a5

0800a39c <__sinit>:
 800a39c:	b510      	push	{r4, lr}
 800a39e:	4604      	mov	r4, r0
 800a3a0:	f7ff fff0 	bl	800a384 <__sfp_lock_acquire>
 800a3a4:	6a23      	ldr	r3, [r4, #32]
 800a3a6:	b11b      	cbz	r3, 800a3b0 <__sinit+0x14>
 800a3a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a3ac:	f7ff bff0 	b.w	800a390 <__sfp_lock_release>
 800a3b0:	4b04      	ldr	r3, [pc, #16]	@ (800a3c4 <__sinit+0x28>)
 800a3b2:	6223      	str	r3, [r4, #32]
 800a3b4:	4b04      	ldr	r3, [pc, #16]	@ (800a3c8 <__sinit+0x2c>)
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d1f5      	bne.n	800a3a8 <__sinit+0xc>
 800a3bc:	f7ff ffc4 	bl	800a348 <global_stdio_init.part.0>
 800a3c0:	e7f2      	b.n	800a3a8 <__sinit+0xc>
 800a3c2:	bf00      	nop
 800a3c4:	0800a309 	.word	0x0800a309
 800a3c8:	2000199c 	.word	0x2000199c

0800a3cc <_fwalk_sglue>:
 800a3cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3d0:	4607      	mov	r7, r0
 800a3d2:	4688      	mov	r8, r1
 800a3d4:	4614      	mov	r4, r2
 800a3d6:	2600      	movs	r6, #0
 800a3d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a3dc:	f1b9 0901 	subs.w	r9, r9, #1
 800a3e0:	d505      	bpl.n	800a3ee <_fwalk_sglue+0x22>
 800a3e2:	6824      	ldr	r4, [r4, #0]
 800a3e4:	2c00      	cmp	r4, #0
 800a3e6:	d1f7      	bne.n	800a3d8 <_fwalk_sglue+0xc>
 800a3e8:	4630      	mov	r0, r6
 800a3ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3ee:	89ab      	ldrh	r3, [r5, #12]
 800a3f0:	2b01      	cmp	r3, #1
 800a3f2:	d907      	bls.n	800a404 <_fwalk_sglue+0x38>
 800a3f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a3f8:	3301      	adds	r3, #1
 800a3fa:	d003      	beq.n	800a404 <_fwalk_sglue+0x38>
 800a3fc:	4629      	mov	r1, r5
 800a3fe:	4638      	mov	r0, r7
 800a400:	47c0      	blx	r8
 800a402:	4306      	orrs	r6, r0
 800a404:	3568      	adds	r5, #104	@ 0x68
 800a406:	e7e9      	b.n	800a3dc <_fwalk_sglue+0x10>

0800a408 <iprintf>:
 800a408:	b40f      	push	{r0, r1, r2, r3}
 800a40a:	b507      	push	{r0, r1, r2, lr}
 800a40c:	4906      	ldr	r1, [pc, #24]	@ (800a428 <iprintf+0x20>)
 800a40e:	ab04      	add	r3, sp, #16
 800a410:	6808      	ldr	r0, [r1, #0]
 800a412:	f853 2b04 	ldr.w	r2, [r3], #4
 800a416:	6881      	ldr	r1, [r0, #8]
 800a418:	9301      	str	r3, [sp, #4]
 800a41a:	f000 fccb 	bl	800adb4 <_vfiprintf_r>
 800a41e:	b003      	add	sp, #12
 800a420:	f85d eb04 	ldr.w	lr, [sp], #4
 800a424:	b004      	add	sp, #16
 800a426:	4770      	bx	lr
 800a428:	2000001c 	.word	0x2000001c

0800a42c <_puts_r>:
 800a42c:	6a03      	ldr	r3, [r0, #32]
 800a42e:	b570      	push	{r4, r5, r6, lr}
 800a430:	6884      	ldr	r4, [r0, #8]
 800a432:	4605      	mov	r5, r0
 800a434:	460e      	mov	r6, r1
 800a436:	b90b      	cbnz	r3, 800a43c <_puts_r+0x10>
 800a438:	f7ff ffb0 	bl	800a39c <__sinit>
 800a43c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a43e:	07db      	lsls	r3, r3, #31
 800a440:	d405      	bmi.n	800a44e <_puts_r+0x22>
 800a442:	89a3      	ldrh	r3, [r4, #12]
 800a444:	0598      	lsls	r0, r3, #22
 800a446:	d402      	bmi.n	800a44e <_puts_r+0x22>
 800a448:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a44a:	f000 fa28 	bl	800a89e <__retarget_lock_acquire_recursive>
 800a44e:	89a3      	ldrh	r3, [r4, #12]
 800a450:	0719      	lsls	r1, r3, #28
 800a452:	d502      	bpl.n	800a45a <_puts_r+0x2e>
 800a454:	6923      	ldr	r3, [r4, #16]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d135      	bne.n	800a4c6 <_puts_r+0x9a>
 800a45a:	4621      	mov	r1, r4
 800a45c:	4628      	mov	r0, r5
 800a45e:	f000 f8f9 	bl	800a654 <__swsetup_r>
 800a462:	b380      	cbz	r0, 800a4c6 <_puts_r+0x9a>
 800a464:	f04f 35ff 	mov.w	r5, #4294967295
 800a468:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a46a:	07da      	lsls	r2, r3, #31
 800a46c:	d405      	bmi.n	800a47a <_puts_r+0x4e>
 800a46e:	89a3      	ldrh	r3, [r4, #12]
 800a470:	059b      	lsls	r3, r3, #22
 800a472:	d402      	bmi.n	800a47a <_puts_r+0x4e>
 800a474:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a476:	f000 fa13 	bl	800a8a0 <__retarget_lock_release_recursive>
 800a47a:	4628      	mov	r0, r5
 800a47c:	bd70      	pop	{r4, r5, r6, pc}
 800a47e:	2b00      	cmp	r3, #0
 800a480:	da04      	bge.n	800a48c <_puts_r+0x60>
 800a482:	69a2      	ldr	r2, [r4, #24]
 800a484:	429a      	cmp	r2, r3
 800a486:	dc17      	bgt.n	800a4b8 <_puts_r+0x8c>
 800a488:	290a      	cmp	r1, #10
 800a48a:	d015      	beq.n	800a4b8 <_puts_r+0x8c>
 800a48c:	6823      	ldr	r3, [r4, #0]
 800a48e:	1c5a      	adds	r2, r3, #1
 800a490:	6022      	str	r2, [r4, #0]
 800a492:	7019      	strb	r1, [r3, #0]
 800a494:	68a3      	ldr	r3, [r4, #8]
 800a496:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a49a:	3b01      	subs	r3, #1
 800a49c:	60a3      	str	r3, [r4, #8]
 800a49e:	2900      	cmp	r1, #0
 800a4a0:	d1ed      	bne.n	800a47e <_puts_r+0x52>
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	da11      	bge.n	800a4ca <_puts_r+0x9e>
 800a4a6:	4622      	mov	r2, r4
 800a4a8:	210a      	movs	r1, #10
 800a4aa:	4628      	mov	r0, r5
 800a4ac:	f000 f893 	bl	800a5d6 <__swbuf_r>
 800a4b0:	3001      	adds	r0, #1
 800a4b2:	d0d7      	beq.n	800a464 <_puts_r+0x38>
 800a4b4:	250a      	movs	r5, #10
 800a4b6:	e7d7      	b.n	800a468 <_puts_r+0x3c>
 800a4b8:	4622      	mov	r2, r4
 800a4ba:	4628      	mov	r0, r5
 800a4bc:	f000 f88b 	bl	800a5d6 <__swbuf_r>
 800a4c0:	3001      	adds	r0, #1
 800a4c2:	d1e7      	bne.n	800a494 <_puts_r+0x68>
 800a4c4:	e7ce      	b.n	800a464 <_puts_r+0x38>
 800a4c6:	3e01      	subs	r6, #1
 800a4c8:	e7e4      	b.n	800a494 <_puts_r+0x68>
 800a4ca:	6823      	ldr	r3, [r4, #0]
 800a4cc:	1c5a      	adds	r2, r3, #1
 800a4ce:	6022      	str	r2, [r4, #0]
 800a4d0:	220a      	movs	r2, #10
 800a4d2:	701a      	strb	r2, [r3, #0]
 800a4d4:	e7ee      	b.n	800a4b4 <_puts_r+0x88>
	...

0800a4d8 <puts>:
 800a4d8:	4b02      	ldr	r3, [pc, #8]	@ (800a4e4 <puts+0xc>)
 800a4da:	4601      	mov	r1, r0
 800a4dc:	6818      	ldr	r0, [r3, #0]
 800a4de:	f7ff bfa5 	b.w	800a42c <_puts_r>
 800a4e2:	bf00      	nop
 800a4e4:	2000001c 	.word	0x2000001c

0800a4e8 <sniprintf>:
 800a4e8:	b40c      	push	{r2, r3}
 800a4ea:	b530      	push	{r4, r5, lr}
 800a4ec:	4b17      	ldr	r3, [pc, #92]	@ (800a54c <sniprintf+0x64>)
 800a4ee:	1e0c      	subs	r4, r1, #0
 800a4f0:	681d      	ldr	r5, [r3, #0]
 800a4f2:	b09d      	sub	sp, #116	@ 0x74
 800a4f4:	da08      	bge.n	800a508 <sniprintf+0x20>
 800a4f6:	238b      	movs	r3, #139	@ 0x8b
 800a4f8:	602b      	str	r3, [r5, #0]
 800a4fa:	f04f 30ff 	mov.w	r0, #4294967295
 800a4fe:	b01d      	add	sp, #116	@ 0x74
 800a500:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a504:	b002      	add	sp, #8
 800a506:	4770      	bx	lr
 800a508:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a50c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a510:	bf14      	ite	ne
 800a512:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a516:	4623      	moveq	r3, r4
 800a518:	9304      	str	r3, [sp, #16]
 800a51a:	9307      	str	r3, [sp, #28]
 800a51c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a520:	9002      	str	r0, [sp, #8]
 800a522:	9006      	str	r0, [sp, #24]
 800a524:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a528:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a52a:	ab21      	add	r3, sp, #132	@ 0x84
 800a52c:	a902      	add	r1, sp, #8
 800a52e:	4628      	mov	r0, r5
 800a530:	9301      	str	r3, [sp, #4]
 800a532:	f000 fb19 	bl	800ab68 <_svfiprintf_r>
 800a536:	1c43      	adds	r3, r0, #1
 800a538:	bfbc      	itt	lt
 800a53a:	238b      	movlt	r3, #139	@ 0x8b
 800a53c:	602b      	strlt	r3, [r5, #0]
 800a53e:	2c00      	cmp	r4, #0
 800a540:	d0dd      	beq.n	800a4fe <sniprintf+0x16>
 800a542:	9b02      	ldr	r3, [sp, #8]
 800a544:	2200      	movs	r2, #0
 800a546:	701a      	strb	r2, [r3, #0]
 800a548:	e7d9      	b.n	800a4fe <sniprintf+0x16>
 800a54a:	bf00      	nop
 800a54c:	2000001c 	.word	0x2000001c

0800a550 <__sread>:
 800a550:	b510      	push	{r4, lr}
 800a552:	460c      	mov	r4, r1
 800a554:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a558:	f000 f952 	bl	800a800 <_read_r>
 800a55c:	2800      	cmp	r0, #0
 800a55e:	bfab      	itete	ge
 800a560:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a562:	89a3      	ldrhlt	r3, [r4, #12]
 800a564:	181b      	addge	r3, r3, r0
 800a566:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a56a:	bfac      	ite	ge
 800a56c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a56e:	81a3      	strhlt	r3, [r4, #12]
 800a570:	bd10      	pop	{r4, pc}

0800a572 <__swrite>:
 800a572:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a576:	461f      	mov	r7, r3
 800a578:	898b      	ldrh	r3, [r1, #12]
 800a57a:	05db      	lsls	r3, r3, #23
 800a57c:	4605      	mov	r5, r0
 800a57e:	460c      	mov	r4, r1
 800a580:	4616      	mov	r6, r2
 800a582:	d505      	bpl.n	800a590 <__swrite+0x1e>
 800a584:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a588:	2302      	movs	r3, #2
 800a58a:	2200      	movs	r2, #0
 800a58c:	f000 f926 	bl	800a7dc <_lseek_r>
 800a590:	89a3      	ldrh	r3, [r4, #12]
 800a592:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a596:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a59a:	81a3      	strh	r3, [r4, #12]
 800a59c:	4632      	mov	r2, r6
 800a59e:	463b      	mov	r3, r7
 800a5a0:	4628      	mov	r0, r5
 800a5a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a5a6:	f000 b93d 	b.w	800a824 <_write_r>

0800a5aa <__sseek>:
 800a5aa:	b510      	push	{r4, lr}
 800a5ac:	460c      	mov	r4, r1
 800a5ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5b2:	f000 f913 	bl	800a7dc <_lseek_r>
 800a5b6:	1c43      	adds	r3, r0, #1
 800a5b8:	89a3      	ldrh	r3, [r4, #12]
 800a5ba:	bf15      	itete	ne
 800a5bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a5be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a5c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a5c6:	81a3      	strheq	r3, [r4, #12]
 800a5c8:	bf18      	it	ne
 800a5ca:	81a3      	strhne	r3, [r4, #12]
 800a5cc:	bd10      	pop	{r4, pc}

0800a5ce <__sclose>:
 800a5ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5d2:	f000 b89d 	b.w	800a710 <_close_r>

0800a5d6 <__swbuf_r>:
 800a5d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5d8:	460e      	mov	r6, r1
 800a5da:	4614      	mov	r4, r2
 800a5dc:	4605      	mov	r5, r0
 800a5de:	b118      	cbz	r0, 800a5e8 <__swbuf_r+0x12>
 800a5e0:	6a03      	ldr	r3, [r0, #32]
 800a5e2:	b90b      	cbnz	r3, 800a5e8 <__swbuf_r+0x12>
 800a5e4:	f7ff feda 	bl	800a39c <__sinit>
 800a5e8:	69a3      	ldr	r3, [r4, #24]
 800a5ea:	60a3      	str	r3, [r4, #8]
 800a5ec:	89a3      	ldrh	r3, [r4, #12]
 800a5ee:	071a      	lsls	r2, r3, #28
 800a5f0:	d501      	bpl.n	800a5f6 <__swbuf_r+0x20>
 800a5f2:	6923      	ldr	r3, [r4, #16]
 800a5f4:	b943      	cbnz	r3, 800a608 <__swbuf_r+0x32>
 800a5f6:	4621      	mov	r1, r4
 800a5f8:	4628      	mov	r0, r5
 800a5fa:	f000 f82b 	bl	800a654 <__swsetup_r>
 800a5fe:	b118      	cbz	r0, 800a608 <__swbuf_r+0x32>
 800a600:	f04f 37ff 	mov.w	r7, #4294967295
 800a604:	4638      	mov	r0, r7
 800a606:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a608:	6823      	ldr	r3, [r4, #0]
 800a60a:	6922      	ldr	r2, [r4, #16]
 800a60c:	1a98      	subs	r0, r3, r2
 800a60e:	6963      	ldr	r3, [r4, #20]
 800a610:	b2f6      	uxtb	r6, r6
 800a612:	4283      	cmp	r3, r0
 800a614:	4637      	mov	r7, r6
 800a616:	dc05      	bgt.n	800a624 <__swbuf_r+0x4e>
 800a618:	4621      	mov	r1, r4
 800a61a:	4628      	mov	r0, r5
 800a61c:	f000 fef4 	bl	800b408 <_fflush_r>
 800a620:	2800      	cmp	r0, #0
 800a622:	d1ed      	bne.n	800a600 <__swbuf_r+0x2a>
 800a624:	68a3      	ldr	r3, [r4, #8]
 800a626:	3b01      	subs	r3, #1
 800a628:	60a3      	str	r3, [r4, #8]
 800a62a:	6823      	ldr	r3, [r4, #0]
 800a62c:	1c5a      	adds	r2, r3, #1
 800a62e:	6022      	str	r2, [r4, #0]
 800a630:	701e      	strb	r6, [r3, #0]
 800a632:	6962      	ldr	r2, [r4, #20]
 800a634:	1c43      	adds	r3, r0, #1
 800a636:	429a      	cmp	r2, r3
 800a638:	d004      	beq.n	800a644 <__swbuf_r+0x6e>
 800a63a:	89a3      	ldrh	r3, [r4, #12]
 800a63c:	07db      	lsls	r3, r3, #31
 800a63e:	d5e1      	bpl.n	800a604 <__swbuf_r+0x2e>
 800a640:	2e0a      	cmp	r6, #10
 800a642:	d1df      	bne.n	800a604 <__swbuf_r+0x2e>
 800a644:	4621      	mov	r1, r4
 800a646:	4628      	mov	r0, r5
 800a648:	f000 fede 	bl	800b408 <_fflush_r>
 800a64c:	2800      	cmp	r0, #0
 800a64e:	d0d9      	beq.n	800a604 <__swbuf_r+0x2e>
 800a650:	e7d6      	b.n	800a600 <__swbuf_r+0x2a>
	...

0800a654 <__swsetup_r>:
 800a654:	b538      	push	{r3, r4, r5, lr}
 800a656:	4b29      	ldr	r3, [pc, #164]	@ (800a6fc <__swsetup_r+0xa8>)
 800a658:	4605      	mov	r5, r0
 800a65a:	6818      	ldr	r0, [r3, #0]
 800a65c:	460c      	mov	r4, r1
 800a65e:	b118      	cbz	r0, 800a668 <__swsetup_r+0x14>
 800a660:	6a03      	ldr	r3, [r0, #32]
 800a662:	b90b      	cbnz	r3, 800a668 <__swsetup_r+0x14>
 800a664:	f7ff fe9a 	bl	800a39c <__sinit>
 800a668:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a66c:	0719      	lsls	r1, r3, #28
 800a66e:	d422      	bmi.n	800a6b6 <__swsetup_r+0x62>
 800a670:	06da      	lsls	r2, r3, #27
 800a672:	d407      	bmi.n	800a684 <__swsetup_r+0x30>
 800a674:	2209      	movs	r2, #9
 800a676:	602a      	str	r2, [r5, #0]
 800a678:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a67c:	81a3      	strh	r3, [r4, #12]
 800a67e:	f04f 30ff 	mov.w	r0, #4294967295
 800a682:	e033      	b.n	800a6ec <__swsetup_r+0x98>
 800a684:	0758      	lsls	r0, r3, #29
 800a686:	d512      	bpl.n	800a6ae <__swsetup_r+0x5a>
 800a688:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a68a:	b141      	cbz	r1, 800a69e <__swsetup_r+0x4a>
 800a68c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a690:	4299      	cmp	r1, r3
 800a692:	d002      	beq.n	800a69a <__swsetup_r+0x46>
 800a694:	4628      	mov	r0, r5
 800a696:	f000 f913 	bl	800a8c0 <_free_r>
 800a69a:	2300      	movs	r3, #0
 800a69c:	6363      	str	r3, [r4, #52]	@ 0x34
 800a69e:	89a3      	ldrh	r3, [r4, #12]
 800a6a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a6a4:	81a3      	strh	r3, [r4, #12]
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	6063      	str	r3, [r4, #4]
 800a6aa:	6923      	ldr	r3, [r4, #16]
 800a6ac:	6023      	str	r3, [r4, #0]
 800a6ae:	89a3      	ldrh	r3, [r4, #12]
 800a6b0:	f043 0308 	orr.w	r3, r3, #8
 800a6b4:	81a3      	strh	r3, [r4, #12]
 800a6b6:	6923      	ldr	r3, [r4, #16]
 800a6b8:	b94b      	cbnz	r3, 800a6ce <__swsetup_r+0x7a>
 800a6ba:	89a3      	ldrh	r3, [r4, #12]
 800a6bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a6c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6c4:	d003      	beq.n	800a6ce <__swsetup_r+0x7a>
 800a6c6:	4621      	mov	r1, r4
 800a6c8:	4628      	mov	r0, r5
 800a6ca:	f000 feeb 	bl	800b4a4 <__smakebuf_r>
 800a6ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6d2:	f013 0201 	ands.w	r2, r3, #1
 800a6d6:	d00a      	beq.n	800a6ee <__swsetup_r+0x9a>
 800a6d8:	2200      	movs	r2, #0
 800a6da:	60a2      	str	r2, [r4, #8]
 800a6dc:	6962      	ldr	r2, [r4, #20]
 800a6de:	4252      	negs	r2, r2
 800a6e0:	61a2      	str	r2, [r4, #24]
 800a6e2:	6922      	ldr	r2, [r4, #16]
 800a6e4:	b942      	cbnz	r2, 800a6f8 <__swsetup_r+0xa4>
 800a6e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a6ea:	d1c5      	bne.n	800a678 <__swsetup_r+0x24>
 800a6ec:	bd38      	pop	{r3, r4, r5, pc}
 800a6ee:	0799      	lsls	r1, r3, #30
 800a6f0:	bf58      	it	pl
 800a6f2:	6962      	ldrpl	r2, [r4, #20]
 800a6f4:	60a2      	str	r2, [r4, #8]
 800a6f6:	e7f4      	b.n	800a6e2 <__swsetup_r+0x8e>
 800a6f8:	2000      	movs	r0, #0
 800a6fa:	e7f7      	b.n	800a6ec <__swsetup_r+0x98>
 800a6fc:	2000001c 	.word	0x2000001c

0800a700 <memset>:
 800a700:	4402      	add	r2, r0
 800a702:	4603      	mov	r3, r0
 800a704:	4293      	cmp	r3, r2
 800a706:	d100      	bne.n	800a70a <memset+0xa>
 800a708:	4770      	bx	lr
 800a70a:	f803 1b01 	strb.w	r1, [r3], #1
 800a70e:	e7f9      	b.n	800a704 <memset+0x4>

0800a710 <_close_r>:
 800a710:	b538      	push	{r3, r4, r5, lr}
 800a712:	4d06      	ldr	r5, [pc, #24]	@ (800a72c <_close_r+0x1c>)
 800a714:	2300      	movs	r3, #0
 800a716:	4604      	mov	r4, r0
 800a718:	4608      	mov	r0, r1
 800a71a:	602b      	str	r3, [r5, #0]
 800a71c:	f7f7 fa8d 	bl	8001c3a <_close>
 800a720:	1c43      	adds	r3, r0, #1
 800a722:	d102      	bne.n	800a72a <_close_r+0x1a>
 800a724:	682b      	ldr	r3, [r5, #0]
 800a726:	b103      	cbz	r3, 800a72a <_close_r+0x1a>
 800a728:	6023      	str	r3, [r4, #0]
 800a72a:	bd38      	pop	{r3, r4, r5, pc}
 800a72c:	200019a0 	.word	0x200019a0

0800a730 <_reclaim_reent>:
 800a730:	4b29      	ldr	r3, [pc, #164]	@ (800a7d8 <_reclaim_reent+0xa8>)
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	4283      	cmp	r3, r0
 800a736:	b570      	push	{r4, r5, r6, lr}
 800a738:	4604      	mov	r4, r0
 800a73a:	d04b      	beq.n	800a7d4 <_reclaim_reent+0xa4>
 800a73c:	69c3      	ldr	r3, [r0, #28]
 800a73e:	b1ab      	cbz	r3, 800a76c <_reclaim_reent+0x3c>
 800a740:	68db      	ldr	r3, [r3, #12]
 800a742:	b16b      	cbz	r3, 800a760 <_reclaim_reent+0x30>
 800a744:	2500      	movs	r5, #0
 800a746:	69e3      	ldr	r3, [r4, #28]
 800a748:	68db      	ldr	r3, [r3, #12]
 800a74a:	5959      	ldr	r1, [r3, r5]
 800a74c:	2900      	cmp	r1, #0
 800a74e:	d13b      	bne.n	800a7c8 <_reclaim_reent+0x98>
 800a750:	3504      	adds	r5, #4
 800a752:	2d80      	cmp	r5, #128	@ 0x80
 800a754:	d1f7      	bne.n	800a746 <_reclaim_reent+0x16>
 800a756:	69e3      	ldr	r3, [r4, #28]
 800a758:	4620      	mov	r0, r4
 800a75a:	68d9      	ldr	r1, [r3, #12]
 800a75c:	f000 f8b0 	bl	800a8c0 <_free_r>
 800a760:	69e3      	ldr	r3, [r4, #28]
 800a762:	6819      	ldr	r1, [r3, #0]
 800a764:	b111      	cbz	r1, 800a76c <_reclaim_reent+0x3c>
 800a766:	4620      	mov	r0, r4
 800a768:	f000 f8aa 	bl	800a8c0 <_free_r>
 800a76c:	6961      	ldr	r1, [r4, #20]
 800a76e:	b111      	cbz	r1, 800a776 <_reclaim_reent+0x46>
 800a770:	4620      	mov	r0, r4
 800a772:	f000 f8a5 	bl	800a8c0 <_free_r>
 800a776:	69e1      	ldr	r1, [r4, #28]
 800a778:	b111      	cbz	r1, 800a780 <_reclaim_reent+0x50>
 800a77a:	4620      	mov	r0, r4
 800a77c:	f000 f8a0 	bl	800a8c0 <_free_r>
 800a780:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a782:	b111      	cbz	r1, 800a78a <_reclaim_reent+0x5a>
 800a784:	4620      	mov	r0, r4
 800a786:	f000 f89b 	bl	800a8c0 <_free_r>
 800a78a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a78c:	b111      	cbz	r1, 800a794 <_reclaim_reent+0x64>
 800a78e:	4620      	mov	r0, r4
 800a790:	f000 f896 	bl	800a8c0 <_free_r>
 800a794:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a796:	b111      	cbz	r1, 800a79e <_reclaim_reent+0x6e>
 800a798:	4620      	mov	r0, r4
 800a79a:	f000 f891 	bl	800a8c0 <_free_r>
 800a79e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a7a0:	b111      	cbz	r1, 800a7a8 <_reclaim_reent+0x78>
 800a7a2:	4620      	mov	r0, r4
 800a7a4:	f000 f88c 	bl	800a8c0 <_free_r>
 800a7a8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a7aa:	b111      	cbz	r1, 800a7b2 <_reclaim_reent+0x82>
 800a7ac:	4620      	mov	r0, r4
 800a7ae:	f000 f887 	bl	800a8c0 <_free_r>
 800a7b2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a7b4:	b111      	cbz	r1, 800a7bc <_reclaim_reent+0x8c>
 800a7b6:	4620      	mov	r0, r4
 800a7b8:	f000 f882 	bl	800a8c0 <_free_r>
 800a7bc:	6a23      	ldr	r3, [r4, #32]
 800a7be:	b14b      	cbz	r3, 800a7d4 <_reclaim_reent+0xa4>
 800a7c0:	4620      	mov	r0, r4
 800a7c2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a7c6:	4718      	bx	r3
 800a7c8:	680e      	ldr	r6, [r1, #0]
 800a7ca:	4620      	mov	r0, r4
 800a7cc:	f000 f878 	bl	800a8c0 <_free_r>
 800a7d0:	4631      	mov	r1, r6
 800a7d2:	e7bb      	b.n	800a74c <_reclaim_reent+0x1c>
 800a7d4:	bd70      	pop	{r4, r5, r6, pc}
 800a7d6:	bf00      	nop
 800a7d8:	2000001c 	.word	0x2000001c

0800a7dc <_lseek_r>:
 800a7dc:	b538      	push	{r3, r4, r5, lr}
 800a7de:	4d07      	ldr	r5, [pc, #28]	@ (800a7fc <_lseek_r+0x20>)
 800a7e0:	4604      	mov	r4, r0
 800a7e2:	4608      	mov	r0, r1
 800a7e4:	4611      	mov	r1, r2
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	602a      	str	r2, [r5, #0]
 800a7ea:	461a      	mov	r2, r3
 800a7ec:	f7f7 fa4c 	bl	8001c88 <_lseek>
 800a7f0:	1c43      	adds	r3, r0, #1
 800a7f2:	d102      	bne.n	800a7fa <_lseek_r+0x1e>
 800a7f4:	682b      	ldr	r3, [r5, #0]
 800a7f6:	b103      	cbz	r3, 800a7fa <_lseek_r+0x1e>
 800a7f8:	6023      	str	r3, [r4, #0]
 800a7fa:	bd38      	pop	{r3, r4, r5, pc}
 800a7fc:	200019a0 	.word	0x200019a0

0800a800 <_read_r>:
 800a800:	b538      	push	{r3, r4, r5, lr}
 800a802:	4d07      	ldr	r5, [pc, #28]	@ (800a820 <_read_r+0x20>)
 800a804:	4604      	mov	r4, r0
 800a806:	4608      	mov	r0, r1
 800a808:	4611      	mov	r1, r2
 800a80a:	2200      	movs	r2, #0
 800a80c:	602a      	str	r2, [r5, #0]
 800a80e:	461a      	mov	r2, r3
 800a810:	f7f7 f9da 	bl	8001bc8 <_read>
 800a814:	1c43      	adds	r3, r0, #1
 800a816:	d102      	bne.n	800a81e <_read_r+0x1e>
 800a818:	682b      	ldr	r3, [r5, #0]
 800a81a:	b103      	cbz	r3, 800a81e <_read_r+0x1e>
 800a81c:	6023      	str	r3, [r4, #0]
 800a81e:	bd38      	pop	{r3, r4, r5, pc}
 800a820:	200019a0 	.word	0x200019a0

0800a824 <_write_r>:
 800a824:	b538      	push	{r3, r4, r5, lr}
 800a826:	4d07      	ldr	r5, [pc, #28]	@ (800a844 <_write_r+0x20>)
 800a828:	4604      	mov	r4, r0
 800a82a:	4608      	mov	r0, r1
 800a82c:	4611      	mov	r1, r2
 800a82e:	2200      	movs	r2, #0
 800a830:	602a      	str	r2, [r5, #0]
 800a832:	461a      	mov	r2, r3
 800a834:	f7f7 f9e5 	bl	8001c02 <_write>
 800a838:	1c43      	adds	r3, r0, #1
 800a83a:	d102      	bne.n	800a842 <_write_r+0x1e>
 800a83c:	682b      	ldr	r3, [r5, #0]
 800a83e:	b103      	cbz	r3, 800a842 <_write_r+0x1e>
 800a840:	6023      	str	r3, [r4, #0]
 800a842:	bd38      	pop	{r3, r4, r5, pc}
 800a844:	200019a0 	.word	0x200019a0

0800a848 <__errno>:
 800a848:	4b01      	ldr	r3, [pc, #4]	@ (800a850 <__errno+0x8>)
 800a84a:	6818      	ldr	r0, [r3, #0]
 800a84c:	4770      	bx	lr
 800a84e:	bf00      	nop
 800a850:	2000001c 	.word	0x2000001c

0800a854 <__libc_init_array>:
 800a854:	b570      	push	{r4, r5, r6, lr}
 800a856:	4d0d      	ldr	r5, [pc, #52]	@ (800a88c <__libc_init_array+0x38>)
 800a858:	4c0d      	ldr	r4, [pc, #52]	@ (800a890 <__libc_init_array+0x3c>)
 800a85a:	1b64      	subs	r4, r4, r5
 800a85c:	10a4      	asrs	r4, r4, #2
 800a85e:	2600      	movs	r6, #0
 800a860:	42a6      	cmp	r6, r4
 800a862:	d109      	bne.n	800a878 <__libc_init_array+0x24>
 800a864:	4d0b      	ldr	r5, [pc, #44]	@ (800a894 <__libc_init_array+0x40>)
 800a866:	4c0c      	ldr	r4, [pc, #48]	@ (800a898 <__libc_init_array+0x44>)
 800a868:	f000 feda 	bl	800b620 <_init>
 800a86c:	1b64      	subs	r4, r4, r5
 800a86e:	10a4      	asrs	r4, r4, #2
 800a870:	2600      	movs	r6, #0
 800a872:	42a6      	cmp	r6, r4
 800a874:	d105      	bne.n	800a882 <__libc_init_array+0x2e>
 800a876:	bd70      	pop	{r4, r5, r6, pc}
 800a878:	f855 3b04 	ldr.w	r3, [r5], #4
 800a87c:	4798      	blx	r3
 800a87e:	3601      	adds	r6, #1
 800a880:	e7ee      	b.n	800a860 <__libc_init_array+0xc>
 800a882:	f855 3b04 	ldr.w	r3, [r5], #4
 800a886:	4798      	blx	r3
 800a888:	3601      	adds	r6, #1
 800a88a:	e7f2      	b.n	800a872 <__libc_init_array+0x1e>
 800a88c:	0800bcb8 	.word	0x0800bcb8
 800a890:	0800bcb8 	.word	0x0800bcb8
 800a894:	0800bcb8 	.word	0x0800bcb8
 800a898:	0800bcbc 	.word	0x0800bcbc

0800a89c <__retarget_lock_init_recursive>:
 800a89c:	4770      	bx	lr

0800a89e <__retarget_lock_acquire_recursive>:
 800a89e:	4770      	bx	lr

0800a8a0 <__retarget_lock_release_recursive>:
 800a8a0:	4770      	bx	lr

0800a8a2 <memcpy>:
 800a8a2:	440a      	add	r2, r1
 800a8a4:	4291      	cmp	r1, r2
 800a8a6:	f100 33ff 	add.w	r3, r0, #4294967295
 800a8aa:	d100      	bne.n	800a8ae <memcpy+0xc>
 800a8ac:	4770      	bx	lr
 800a8ae:	b510      	push	{r4, lr}
 800a8b0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a8b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a8b8:	4291      	cmp	r1, r2
 800a8ba:	d1f9      	bne.n	800a8b0 <memcpy+0xe>
 800a8bc:	bd10      	pop	{r4, pc}
	...

0800a8c0 <_free_r>:
 800a8c0:	b538      	push	{r3, r4, r5, lr}
 800a8c2:	4605      	mov	r5, r0
 800a8c4:	2900      	cmp	r1, #0
 800a8c6:	d041      	beq.n	800a94c <_free_r+0x8c>
 800a8c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a8cc:	1f0c      	subs	r4, r1, #4
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	bfb8      	it	lt
 800a8d2:	18e4      	addlt	r4, r4, r3
 800a8d4:	f000 f8e0 	bl	800aa98 <__malloc_lock>
 800a8d8:	4a1d      	ldr	r2, [pc, #116]	@ (800a950 <_free_r+0x90>)
 800a8da:	6813      	ldr	r3, [r2, #0]
 800a8dc:	b933      	cbnz	r3, 800a8ec <_free_r+0x2c>
 800a8de:	6063      	str	r3, [r4, #4]
 800a8e0:	6014      	str	r4, [r2, #0]
 800a8e2:	4628      	mov	r0, r5
 800a8e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a8e8:	f000 b8dc 	b.w	800aaa4 <__malloc_unlock>
 800a8ec:	42a3      	cmp	r3, r4
 800a8ee:	d908      	bls.n	800a902 <_free_r+0x42>
 800a8f0:	6820      	ldr	r0, [r4, #0]
 800a8f2:	1821      	adds	r1, r4, r0
 800a8f4:	428b      	cmp	r3, r1
 800a8f6:	bf01      	itttt	eq
 800a8f8:	6819      	ldreq	r1, [r3, #0]
 800a8fa:	685b      	ldreq	r3, [r3, #4]
 800a8fc:	1809      	addeq	r1, r1, r0
 800a8fe:	6021      	streq	r1, [r4, #0]
 800a900:	e7ed      	b.n	800a8de <_free_r+0x1e>
 800a902:	461a      	mov	r2, r3
 800a904:	685b      	ldr	r3, [r3, #4]
 800a906:	b10b      	cbz	r3, 800a90c <_free_r+0x4c>
 800a908:	42a3      	cmp	r3, r4
 800a90a:	d9fa      	bls.n	800a902 <_free_r+0x42>
 800a90c:	6811      	ldr	r1, [r2, #0]
 800a90e:	1850      	adds	r0, r2, r1
 800a910:	42a0      	cmp	r0, r4
 800a912:	d10b      	bne.n	800a92c <_free_r+0x6c>
 800a914:	6820      	ldr	r0, [r4, #0]
 800a916:	4401      	add	r1, r0
 800a918:	1850      	adds	r0, r2, r1
 800a91a:	4283      	cmp	r3, r0
 800a91c:	6011      	str	r1, [r2, #0]
 800a91e:	d1e0      	bne.n	800a8e2 <_free_r+0x22>
 800a920:	6818      	ldr	r0, [r3, #0]
 800a922:	685b      	ldr	r3, [r3, #4]
 800a924:	6053      	str	r3, [r2, #4]
 800a926:	4408      	add	r0, r1
 800a928:	6010      	str	r0, [r2, #0]
 800a92a:	e7da      	b.n	800a8e2 <_free_r+0x22>
 800a92c:	d902      	bls.n	800a934 <_free_r+0x74>
 800a92e:	230c      	movs	r3, #12
 800a930:	602b      	str	r3, [r5, #0]
 800a932:	e7d6      	b.n	800a8e2 <_free_r+0x22>
 800a934:	6820      	ldr	r0, [r4, #0]
 800a936:	1821      	adds	r1, r4, r0
 800a938:	428b      	cmp	r3, r1
 800a93a:	bf04      	itt	eq
 800a93c:	6819      	ldreq	r1, [r3, #0]
 800a93e:	685b      	ldreq	r3, [r3, #4]
 800a940:	6063      	str	r3, [r4, #4]
 800a942:	bf04      	itt	eq
 800a944:	1809      	addeq	r1, r1, r0
 800a946:	6021      	streq	r1, [r4, #0]
 800a948:	6054      	str	r4, [r2, #4]
 800a94a:	e7ca      	b.n	800a8e2 <_free_r+0x22>
 800a94c:	bd38      	pop	{r3, r4, r5, pc}
 800a94e:	bf00      	nop
 800a950:	200019ac 	.word	0x200019ac

0800a954 <sbrk_aligned>:
 800a954:	b570      	push	{r4, r5, r6, lr}
 800a956:	4e0f      	ldr	r6, [pc, #60]	@ (800a994 <sbrk_aligned+0x40>)
 800a958:	460c      	mov	r4, r1
 800a95a:	6831      	ldr	r1, [r6, #0]
 800a95c:	4605      	mov	r5, r0
 800a95e:	b911      	cbnz	r1, 800a966 <sbrk_aligned+0x12>
 800a960:	f000 fe18 	bl	800b594 <_sbrk_r>
 800a964:	6030      	str	r0, [r6, #0]
 800a966:	4621      	mov	r1, r4
 800a968:	4628      	mov	r0, r5
 800a96a:	f000 fe13 	bl	800b594 <_sbrk_r>
 800a96e:	1c43      	adds	r3, r0, #1
 800a970:	d103      	bne.n	800a97a <sbrk_aligned+0x26>
 800a972:	f04f 34ff 	mov.w	r4, #4294967295
 800a976:	4620      	mov	r0, r4
 800a978:	bd70      	pop	{r4, r5, r6, pc}
 800a97a:	1cc4      	adds	r4, r0, #3
 800a97c:	f024 0403 	bic.w	r4, r4, #3
 800a980:	42a0      	cmp	r0, r4
 800a982:	d0f8      	beq.n	800a976 <sbrk_aligned+0x22>
 800a984:	1a21      	subs	r1, r4, r0
 800a986:	4628      	mov	r0, r5
 800a988:	f000 fe04 	bl	800b594 <_sbrk_r>
 800a98c:	3001      	adds	r0, #1
 800a98e:	d1f2      	bne.n	800a976 <sbrk_aligned+0x22>
 800a990:	e7ef      	b.n	800a972 <sbrk_aligned+0x1e>
 800a992:	bf00      	nop
 800a994:	200019a8 	.word	0x200019a8

0800a998 <_malloc_r>:
 800a998:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a99c:	1ccd      	adds	r5, r1, #3
 800a99e:	f025 0503 	bic.w	r5, r5, #3
 800a9a2:	3508      	adds	r5, #8
 800a9a4:	2d0c      	cmp	r5, #12
 800a9a6:	bf38      	it	cc
 800a9a8:	250c      	movcc	r5, #12
 800a9aa:	2d00      	cmp	r5, #0
 800a9ac:	4606      	mov	r6, r0
 800a9ae:	db01      	blt.n	800a9b4 <_malloc_r+0x1c>
 800a9b0:	42a9      	cmp	r1, r5
 800a9b2:	d904      	bls.n	800a9be <_malloc_r+0x26>
 800a9b4:	230c      	movs	r3, #12
 800a9b6:	6033      	str	r3, [r6, #0]
 800a9b8:	2000      	movs	r0, #0
 800a9ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800aa94 <_malloc_r+0xfc>
 800a9c2:	f000 f869 	bl	800aa98 <__malloc_lock>
 800a9c6:	f8d8 3000 	ldr.w	r3, [r8]
 800a9ca:	461c      	mov	r4, r3
 800a9cc:	bb44      	cbnz	r4, 800aa20 <_malloc_r+0x88>
 800a9ce:	4629      	mov	r1, r5
 800a9d0:	4630      	mov	r0, r6
 800a9d2:	f7ff ffbf 	bl	800a954 <sbrk_aligned>
 800a9d6:	1c43      	adds	r3, r0, #1
 800a9d8:	4604      	mov	r4, r0
 800a9da:	d158      	bne.n	800aa8e <_malloc_r+0xf6>
 800a9dc:	f8d8 4000 	ldr.w	r4, [r8]
 800a9e0:	4627      	mov	r7, r4
 800a9e2:	2f00      	cmp	r7, #0
 800a9e4:	d143      	bne.n	800aa6e <_malloc_r+0xd6>
 800a9e6:	2c00      	cmp	r4, #0
 800a9e8:	d04b      	beq.n	800aa82 <_malloc_r+0xea>
 800a9ea:	6823      	ldr	r3, [r4, #0]
 800a9ec:	4639      	mov	r1, r7
 800a9ee:	4630      	mov	r0, r6
 800a9f0:	eb04 0903 	add.w	r9, r4, r3
 800a9f4:	f000 fdce 	bl	800b594 <_sbrk_r>
 800a9f8:	4581      	cmp	r9, r0
 800a9fa:	d142      	bne.n	800aa82 <_malloc_r+0xea>
 800a9fc:	6821      	ldr	r1, [r4, #0]
 800a9fe:	1a6d      	subs	r5, r5, r1
 800aa00:	4629      	mov	r1, r5
 800aa02:	4630      	mov	r0, r6
 800aa04:	f7ff ffa6 	bl	800a954 <sbrk_aligned>
 800aa08:	3001      	adds	r0, #1
 800aa0a:	d03a      	beq.n	800aa82 <_malloc_r+0xea>
 800aa0c:	6823      	ldr	r3, [r4, #0]
 800aa0e:	442b      	add	r3, r5
 800aa10:	6023      	str	r3, [r4, #0]
 800aa12:	f8d8 3000 	ldr.w	r3, [r8]
 800aa16:	685a      	ldr	r2, [r3, #4]
 800aa18:	bb62      	cbnz	r2, 800aa74 <_malloc_r+0xdc>
 800aa1a:	f8c8 7000 	str.w	r7, [r8]
 800aa1e:	e00f      	b.n	800aa40 <_malloc_r+0xa8>
 800aa20:	6822      	ldr	r2, [r4, #0]
 800aa22:	1b52      	subs	r2, r2, r5
 800aa24:	d420      	bmi.n	800aa68 <_malloc_r+0xd0>
 800aa26:	2a0b      	cmp	r2, #11
 800aa28:	d917      	bls.n	800aa5a <_malloc_r+0xc2>
 800aa2a:	1961      	adds	r1, r4, r5
 800aa2c:	42a3      	cmp	r3, r4
 800aa2e:	6025      	str	r5, [r4, #0]
 800aa30:	bf18      	it	ne
 800aa32:	6059      	strne	r1, [r3, #4]
 800aa34:	6863      	ldr	r3, [r4, #4]
 800aa36:	bf08      	it	eq
 800aa38:	f8c8 1000 	streq.w	r1, [r8]
 800aa3c:	5162      	str	r2, [r4, r5]
 800aa3e:	604b      	str	r3, [r1, #4]
 800aa40:	4630      	mov	r0, r6
 800aa42:	f000 f82f 	bl	800aaa4 <__malloc_unlock>
 800aa46:	f104 000b 	add.w	r0, r4, #11
 800aa4a:	1d23      	adds	r3, r4, #4
 800aa4c:	f020 0007 	bic.w	r0, r0, #7
 800aa50:	1ac2      	subs	r2, r0, r3
 800aa52:	bf1c      	itt	ne
 800aa54:	1a1b      	subne	r3, r3, r0
 800aa56:	50a3      	strne	r3, [r4, r2]
 800aa58:	e7af      	b.n	800a9ba <_malloc_r+0x22>
 800aa5a:	6862      	ldr	r2, [r4, #4]
 800aa5c:	42a3      	cmp	r3, r4
 800aa5e:	bf0c      	ite	eq
 800aa60:	f8c8 2000 	streq.w	r2, [r8]
 800aa64:	605a      	strne	r2, [r3, #4]
 800aa66:	e7eb      	b.n	800aa40 <_malloc_r+0xa8>
 800aa68:	4623      	mov	r3, r4
 800aa6a:	6864      	ldr	r4, [r4, #4]
 800aa6c:	e7ae      	b.n	800a9cc <_malloc_r+0x34>
 800aa6e:	463c      	mov	r4, r7
 800aa70:	687f      	ldr	r7, [r7, #4]
 800aa72:	e7b6      	b.n	800a9e2 <_malloc_r+0x4a>
 800aa74:	461a      	mov	r2, r3
 800aa76:	685b      	ldr	r3, [r3, #4]
 800aa78:	42a3      	cmp	r3, r4
 800aa7a:	d1fb      	bne.n	800aa74 <_malloc_r+0xdc>
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	6053      	str	r3, [r2, #4]
 800aa80:	e7de      	b.n	800aa40 <_malloc_r+0xa8>
 800aa82:	230c      	movs	r3, #12
 800aa84:	6033      	str	r3, [r6, #0]
 800aa86:	4630      	mov	r0, r6
 800aa88:	f000 f80c 	bl	800aaa4 <__malloc_unlock>
 800aa8c:	e794      	b.n	800a9b8 <_malloc_r+0x20>
 800aa8e:	6005      	str	r5, [r0, #0]
 800aa90:	e7d6      	b.n	800aa40 <_malloc_r+0xa8>
 800aa92:	bf00      	nop
 800aa94:	200019ac 	.word	0x200019ac

0800aa98 <__malloc_lock>:
 800aa98:	4801      	ldr	r0, [pc, #4]	@ (800aaa0 <__malloc_lock+0x8>)
 800aa9a:	f7ff bf00 	b.w	800a89e <__retarget_lock_acquire_recursive>
 800aa9e:	bf00      	nop
 800aaa0:	200019a4 	.word	0x200019a4

0800aaa4 <__malloc_unlock>:
 800aaa4:	4801      	ldr	r0, [pc, #4]	@ (800aaac <__malloc_unlock+0x8>)
 800aaa6:	f7ff befb 	b.w	800a8a0 <__retarget_lock_release_recursive>
 800aaaa:	bf00      	nop
 800aaac:	200019a4 	.word	0x200019a4

0800aab0 <__ssputs_r>:
 800aab0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aab4:	688e      	ldr	r6, [r1, #8]
 800aab6:	461f      	mov	r7, r3
 800aab8:	42be      	cmp	r6, r7
 800aaba:	680b      	ldr	r3, [r1, #0]
 800aabc:	4682      	mov	sl, r0
 800aabe:	460c      	mov	r4, r1
 800aac0:	4690      	mov	r8, r2
 800aac2:	d82d      	bhi.n	800ab20 <__ssputs_r+0x70>
 800aac4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aac8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aacc:	d026      	beq.n	800ab1c <__ssputs_r+0x6c>
 800aace:	6965      	ldr	r5, [r4, #20]
 800aad0:	6909      	ldr	r1, [r1, #16]
 800aad2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aad6:	eba3 0901 	sub.w	r9, r3, r1
 800aada:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aade:	1c7b      	adds	r3, r7, #1
 800aae0:	444b      	add	r3, r9
 800aae2:	106d      	asrs	r5, r5, #1
 800aae4:	429d      	cmp	r5, r3
 800aae6:	bf38      	it	cc
 800aae8:	461d      	movcc	r5, r3
 800aaea:	0553      	lsls	r3, r2, #21
 800aaec:	d527      	bpl.n	800ab3e <__ssputs_r+0x8e>
 800aaee:	4629      	mov	r1, r5
 800aaf0:	f7ff ff52 	bl	800a998 <_malloc_r>
 800aaf4:	4606      	mov	r6, r0
 800aaf6:	b360      	cbz	r0, 800ab52 <__ssputs_r+0xa2>
 800aaf8:	6921      	ldr	r1, [r4, #16]
 800aafa:	464a      	mov	r2, r9
 800aafc:	f7ff fed1 	bl	800a8a2 <memcpy>
 800ab00:	89a3      	ldrh	r3, [r4, #12]
 800ab02:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ab06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab0a:	81a3      	strh	r3, [r4, #12]
 800ab0c:	6126      	str	r6, [r4, #16]
 800ab0e:	6165      	str	r5, [r4, #20]
 800ab10:	444e      	add	r6, r9
 800ab12:	eba5 0509 	sub.w	r5, r5, r9
 800ab16:	6026      	str	r6, [r4, #0]
 800ab18:	60a5      	str	r5, [r4, #8]
 800ab1a:	463e      	mov	r6, r7
 800ab1c:	42be      	cmp	r6, r7
 800ab1e:	d900      	bls.n	800ab22 <__ssputs_r+0x72>
 800ab20:	463e      	mov	r6, r7
 800ab22:	6820      	ldr	r0, [r4, #0]
 800ab24:	4632      	mov	r2, r6
 800ab26:	4641      	mov	r1, r8
 800ab28:	f000 fcf8 	bl	800b51c <memmove>
 800ab2c:	68a3      	ldr	r3, [r4, #8]
 800ab2e:	1b9b      	subs	r3, r3, r6
 800ab30:	60a3      	str	r3, [r4, #8]
 800ab32:	6823      	ldr	r3, [r4, #0]
 800ab34:	4433      	add	r3, r6
 800ab36:	6023      	str	r3, [r4, #0]
 800ab38:	2000      	movs	r0, #0
 800ab3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab3e:	462a      	mov	r2, r5
 800ab40:	f000 fd38 	bl	800b5b4 <_realloc_r>
 800ab44:	4606      	mov	r6, r0
 800ab46:	2800      	cmp	r0, #0
 800ab48:	d1e0      	bne.n	800ab0c <__ssputs_r+0x5c>
 800ab4a:	6921      	ldr	r1, [r4, #16]
 800ab4c:	4650      	mov	r0, sl
 800ab4e:	f7ff feb7 	bl	800a8c0 <_free_r>
 800ab52:	230c      	movs	r3, #12
 800ab54:	f8ca 3000 	str.w	r3, [sl]
 800ab58:	89a3      	ldrh	r3, [r4, #12]
 800ab5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab5e:	81a3      	strh	r3, [r4, #12]
 800ab60:	f04f 30ff 	mov.w	r0, #4294967295
 800ab64:	e7e9      	b.n	800ab3a <__ssputs_r+0x8a>
	...

0800ab68 <_svfiprintf_r>:
 800ab68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab6c:	4698      	mov	r8, r3
 800ab6e:	898b      	ldrh	r3, [r1, #12]
 800ab70:	061b      	lsls	r3, r3, #24
 800ab72:	b09d      	sub	sp, #116	@ 0x74
 800ab74:	4607      	mov	r7, r0
 800ab76:	460d      	mov	r5, r1
 800ab78:	4614      	mov	r4, r2
 800ab7a:	d510      	bpl.n	800ab9e <_svfiprintf_r+0x36>
 800ab7c:	690b      	ldr	r3, [r1, #16]
 800ab7e:	b973      	cbnz	r3, 800ab9e <_svfiprintf_r+0x36>
 800ab80:	2140      	movs	r1, #64	@ 0x40
 800ab82:	f7ff ff09 	bl	800a998 <_malloc_r>
 800ab86:	6028      	str	r0, [r5, #0]
 800ab88:	6128      	str	r0, [r5, #16]
 800ab8a:	b930      	cbnz	r0, 800ab9a <_svfiprintf_r+0x32>
 800ab8c:	230c      	movs	r3, #12
 800ab8e:	603b      	str	r3, [r7, #0]
 800ab90:	f04f 30ff 	mov.w	r0, #4294967295
 800ab94:	b01d      	add	sp, #116	@ 0x74
 800ab96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab9a:	2340      	movs	r3, #64	@ 0x40
 800ab9c:	616b      	str	r3, [r5, #20]
 800ab9e:	2300      	movs	r3, #0
 800aba0:	9309      	str	r3, [sp, #36]	@ 0x24
 800aba2:	2320      	movs	r3, #32
 800aba4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800aba8:	f8cd 800c 	str.w	r8, [sp, #12]
 800abac:	2330      	movs	r3, #48	@ 0x30
 800abae:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ad4c <_svfiprintf_r+0x1e4>
 800abb2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800abb6:	f04f 0901 	mov.w	r9, #1
 800abba:	4623      	mov	r3, r4
 800abbc:	469a      	mov	sl, r3
 800abbe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800abc2:	b10a      	cbz	r2, 800abc8 <_svfiprintf_r+0x60>
 800abc4:	2a25      	cmp	r2, #37	@ 0x25
 800abc6:	d1f9      	bne.n	800abbc <_svfiprintf_r+0x54>
 800abc8:	ebba 0b04 	subs.w	fp, sl, r4
 800abcc:	d00b      	beq.n	800abe6 <_svfiprintf_r+0x7e>
 800abce:	465b      	mov	r3, fp
 800abd0:	4622      	mov	r2, r4
 800abd2:	4629      	mov	r1, r5
 800abd4:	4638      	mov	r0, r7
 800abd6:	f7ff ff6b 	bl	800aab0 <__ssputs_r>
 800abda:	3001      	adds	r0, #1
 800abdc:	f000 80a7 	beq.w	800ad2e <_svfiprintf_r+0x1c6>
 800abe0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800abe2:	445a      	add	r2, fp
 800abe4:	9209      	str	r2, [sp, #36]	@ 0x24
 800abe6:	f89a 3000 	ldrb.w	r3, [sl]
 800abea:	2b00      	cmp	r3, #0
 800abec:	f000 809f 	beq.w	800ad2e <_svfiprintf_r+0x1c6>
 800abf0:	2300      	movs	r3, #0
 800abf2:	f04f 32ff 	mov.w	r2, #4294967295
 800abf6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800abfa:	f10a 0a01 	add.w	sl, sl, #1
 800abfe:	9304      	str	r3, [sp, #16]
 800ac00:	9307      	str	r3, [sp, #28]
 800ac02:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ac06:	931a      	str	r3, [sp, #104]	@ 0x68
 800ac08:	4654      	mov	r4, sl
 800ac0a:	2205      	movs	r2, #5
 800ac0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac10:	484e      	ldr	r0, [pc, #312]	@ (800ad4c <_svfiprintf_r+0x1e4>)
 800ac12:	f7f5 fae5 	bl	80001e0 <memchr>
 800ac16:	9a04      	ldr	r2, [sp, #16]
 800ac18:	b9d8      	cbnz	r0, 800ac52 <_svfiprintf_r+0xea>
 800ac1a:	06d0      	lsls	r0, r2, #27
 800ac1c:	bf44      	itt	mi
 800ac1e:	2320      	movmi	r3, #32
 800ac20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac24:	0711      	lsls	r1, r2, #28
 800ac26:	bf44      	itt	mi
 800ac28:	232b      	movmi	r3, #43	@ 0x2b
 800ac2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac2e:	f89a 3000 	ldrb.w	r3, [sl]
 800ac32:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac34:	d015      	beq.n	800ac62 <_svfiprintf_r+0xfa>
 800ac36:	9a07      	ldr	r2, [sp, #28]
 800ac38:	4654      	mov	r4, sl
 800ac3a:	2000      	movs	r0, #0
 800ac3c:	f04f 0c0a 	mov.w	ip, #10
 800ac40:	4621      	mov	r1, r4
 800ac42:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac46:	3b30      	subs	r3, #48	@ 0x30
 800ac48:	2b09      	cmp	r3, #9
 800ac4a:	d94b      	bls.n	800ace4 <_svfiprintf_r+0x17c>
 800ac4c:	b1b0      	cbz	r0, 800ac7c <_svfiprintf_r+0x114>
 800ac4e:	9207      	str	r2, [sp, #28]
 800ac50:	e014      	b.n	800ac7c <_svfiprintf_r+0x114>
 800ac52:	eba0 0308 	sub.w	r3, r0, r8
 800ac56:	fa09 f303 	lsl.w	r3, r9, r3
 800ac5a:	4313      	orrs	r3, r2
 800ac5c:	9304      	str	r3, [sp, #16]
 800ac5e:	46a2      	mov	sl, r4
 800ac60:	e7d2      	b.n	800ac08 <_svfiprintf_r+0xa0>
 800ac62:	9b03      	ldr	r3, [sp, #12]
 800ac64:	1d19      	adds	r1, r3, #4
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	9103      	str	r1, [sp, #12]
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	bfbb      	ittet	lt
 800ac6e:	425b      	neglt	r3, r3
 800ac70:	f042 0202 	orrlt.w	r2, r2, #2
 800ac74:	9307      	strge	r3, [sp, #28]
 800ac76:	9307      	strlt	r3, [sp, #28]
 800ac78:	bfb8      	it	lt
 800ac7a:	9204      	strlt	r2, [sp, #16]
 800ac7c:	7823      	ldrb	r3, [r4, #0]
 800ac7e:	2b2e      	cmp	r3, #46	@ 0x2e
 800ac80:	d10a      	bne.n	800ac98 <_svfiprintf_r+0x130>
 800ac82:	7863      	ldrb	r3, [r4, #1]
 800ac84:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac86:	d132      	bne.n	800acee <_svfiprintf_r+0x186>
 800ac88:	9b03      	ldr	r3, [sp, #12]
 800ac8a:	1d1a      	adds	r2, r3, #4
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	9203      	str	r2, [sp, #12]
 800ac90:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ac94:	3402      	adds	r4, #2
 800ac96:	9305      	str	r3, [sp, #20]
 800ac98:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ad5c <_svfiprintf_r+0x1f4>
 800ac9c:	7821      	ldrb	r1, [r4, #0]
 800ac9e:	2203      	movs	r2, #3
 800aca0:	4650      	mov	r0, sl
 800aca2:	f7f5 fa9d 	bl	80001e0 <memchr>
 800aca6:	b138      	cbz	r0, 800acb8 <_svfiprintf_r+0x150>
 800aca8:	9b04      	ldr	r3, [sp, #16]
 800acaa:	eba0 000a 	sub.w	r0, r0, sl
 800acae:	2240      	movs	r2, #64	@ 0x40
 800acb0:	4082      	lsls	r2, r0
 800acb2:	4313      	orrs	r3, r2
 800acb4:	3401      	adds	r4, #1
 800acb6:	9304      	str	r3, [sp, #16]
 800acb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acbc:	4824      	ldr	r0, [pc, #144]	@ (800ad50 <_svfiprintf_r+0x1e8>)
 800acbe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800acc2:	2206      	movs	r2, #6
 800acc4:	f7f5 fa8c 	bl	80001e0 <memchr>
 800acc8:	2800      	cmp	r0, #0
 800acca:	d036      	beq.n	800ad3a <_svfiprintf_r+0x1d2>
 800accc:	4b21      	ldr	r3, [pc, #132]	@ (800ad54 <_svfiprintf_r+0x1ec>)
 800acce:	bb1b      	cbnz	r3, 800ad18 <_svfiprintf_r+0x1b0>
 800acd0:	9b03      	ldr	r3, [sp, #12]
 800acd2:	3307      	adds	r3, #7
 800acd4:	f023 0307 	bic.w	r3, r3, #7
 800acd8:	3308      	adds	r3, #8
 800acda:	9303      	str	r3, [sp, #12]
 800acdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acde:	4433      	add	r3, r6
 800ace0:	9309      	str	r3, [sp, #36]	@ 0x24
 800ace2:	e76a      	b.n	800abba <_svfiprintf_r+0x52>
 800ace4:	fb0c 3202 	mla	r2, ip, r2, r3
 800ace8:	460c      	mov	r4, r1
 800acea:	2001      	movs	r0, #1
 800acec:	e7a8      	b.n	800ac40 <_svfiprintf_r+0xd8>
 800acee:	2300      	movs	r3, #0
 800acf0:	3401      	adds	r4, #1
 800acf2:	9305      	str	r3, [sp, #20]
 800acf4:	4619      	mov	r1, r3
 800acf6:	f04f 0c0a 	mov.w	ip, #10
 800acfa:	4620      	mov	r0, r4
 800acfc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ad00:	3a30      	subs	r2, #48	@ 0x30
 800ad02:	2a09      	cmp	r2, #9
 800ad04:	d903      	bls.n	800ad0e <_svfiprintf_r+0x1a6>
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d0c6      	beq.n	800ac98 <_svfiprintf_r+0x130>
 800ad0a:	9105      	str	r1, [sp, #20]
 800ad0c:	e7c4      	b.n	800ac98 <_svfiprintf_r+0x130>
 800ad0e:	fb0c 2101 	mla	r1, ip, r1, r2
 800ad12:	4604      	mov	r4, r0
 800ad14:	2301      	movs	r3, #1
 800ad16:	e7f0      	b.n	800acfa <_svfiprintf_r+0x192>
 800ad18:	ab03      	add	r3, sp, #12
 800ad1a:	9300      	str	r3, [sp, #0]
 800ad1c:	462a      	mov	r2, r5
 800ad1e:	4b0e      	ldr	r3, [pc, #56]	@ (800ad58 <_svfiprintf_r+0x1f0>)
 800ad20:	a904      	add	r1, sp, #16
 800ad22:	4638      	mov	r0, r7
 800ad24:	f3af 8000 	nop.w
 800ad28:	1c42      	adds	r2, r0, #1
 800ad2a:	4606      	mov	r6, r0
 800ad2c:	d1d6      	bne.n	800acdc <_svfiprintf_r+0x174>
 800ad2e:	89ab      	ldrh	r3, [r5, #12]
 800ad30:	065b      	lsls	r3, r3, #25
 800ad32:	f53f af2d 	bmi.w	800ab90 <_svfiprintf_r+0x28>
 800ad36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ad38:	e72c      	b.n	800ab94 <_svfiprintf_r+0x2c>
 800ad3a:	ab03      	add	r3, sp, #12
 800ad3c:	9300      	str	r3, [sp, #0]
 800ad3e:	462a      	mov	r2, r5
 800ad40:	4b05      	ldr	r3, [pc, #20]	@ (800ad58 <_svfiprintf_r+0x1f0>)
 800ad42:	a904      	add	r1, sp, #16
 800ad44:	4638      	mov	r0, r7
 800ad46:	f000 f9bb 	bl	800b0c0 <_printf_i>
 800ad4a:	e7ed      	b.n	800ad28 <_svfiprintf_r+0x1c0>
 800ad4c:	0800bc7d 	.word	0x0800bc7d
 800ad50:	0800bc87 	.word	0x0800bc87
 800ad54:	00000000 	.word	0x00000000
 800ad58:	0800aab1 	.word	0x0800aab1
 800ad5c:	0800bc83 	.word	0x0800bc83

0800ad60 <__sfputc_r>:
 800ad60:	6893      	ldr	r3, [r2, #8]
 800ad62:	3b01      	subs	r3, #1
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	b410      	push	{r4}
 800ad68:	6093      	str	r3, [r2, #8]
 800ad6a:	da08      	bge.n	800ad7e <__sfputc_r+0x1e>
 800ad6c:	6994      	ldr	r4, [r2, #24]
 800ad6e:	42a3      	cmp	r3, r4
 800ad70:	db01      	blt.n	800ad76 <__sfputc_r+0x16>
 800ad72:	290a      	cmp	r1, #10
 800ad74:	d103      	bne.n	800ad7e <__sfputc_r+0x1e>
 800ad76:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad7a:	f7ff bc2c 	b.w	800a5d6 <__swbuf_r>
 800ad7e:	6813      	ldr	r3, [r2, #0]
 800ad80:	1c58      	adds	r0, r3, #1
 800ad82:	6010      	str	r0, [r2, #0]
 800ad84:	7019      	strb	r1, [r3, #0]
 800ad86:	4608      	mov	r0, r1
 800ad88:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad8c:	4770      	bx	lr

0800ad8e <__sfputs_r>:
 800ad8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad90:	4606      	mov	r6, r0
 800ad92:	460f      	mov	r7, r1
 800ad94:	4614      	mov	r4, r2
 800ad96:	18d5      	adds	r5, r2, r3
 800ad98:	42ac      	cmp	r4, r5
 800ad9a:	d101      	bne.n	800ada0 <__sfputs_r+0x12>
 800ad9c:	2000      	movs	r0, #0
 800ad9e:	e007      	b.n	800adb0 <__sfputs_r+0x22>
 800ada0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ada4:	463a      	mov	r2, r7
 800ada6:	4630      	mov	r0, r6
 800ada8:	f7ff ffda 	bl	800ad60 <__sfputc_r>
 800adac:	1c43      	adds	r3, r0, #1
 800adae:	d1f3      	bne.n	800ad98 <__sfputs_r+0xa>
 800adb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800adb4 <_vfiprintf_r>:
 800adb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adb8:	460d      	mov	r5, r1
 800adba:	b09d      	sub	sp, #116	@ 0x74
 800adbc:	4614      	mov	r4, r2
 800adbe:	4698      	mov	r8, r3
 800adc0:	4606      	mov	r6, r0
 800adc2:	b118      	cbz	r0, 800adcc <_vfiprintf_r+0x18>
 800adc4:	6a03      	ldr	r3, [r0, #32]
 800adc6:	b90b      	cbnz	r3, 800adcc <_vfiprintf_r+0x18>
 800adc8:	f7ff fae8 	bl	800a39c <__sinit>
 800adcc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800adce:	07d9      	lsls	r1, r3, #31
 800add0:	d405      	bmi.n	800adde <_vfiprintf_r+0x2a>
 800add2:	89ab      	ldrh	r3, [r5, #12]
 800add4:	059a      	lsls	r2, r3, #22
 800add6:	d402      	bmi.n	800adde <_vfiprintf_r+0x2a>
 800add8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800adda:	f7ff fd60 	bl	800a89e <__retarget_lock_acquire_recursive>
 800adde:	89ab      	ldrh	r3, [r5, #12]
 800ade0:	071b      	lsls	r3, r3, #28
 800ade2:	d501      	bpl.n	800ade8 <_vfiprintf_r+0x34>
 800ade4:	692b      	ldr	r3, [r5, #16]
 800ade6:	b99b      	cbnz	r3, 800ae10 <_vfiprintf_r+0x5c>
 800ade8:	4629      	mov	r1, r5
 800adea:	4630      	mov	r0, r6
 800adec:	f7ff fc32 	bl	800a654 <__swsetup_r>
 800adf0:	b170      	cbz	r0, 800ae10 <_vfiprintf_r+0x5c>
 800adf2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800adf4:	07dc      	lsls	r4, r3, #31
 800adf6:	d504      	bpl.n	800ae02 <_vfiprintf_r+0x4e>
 800adf8:	f04f 30ff 	mov.w	r0, #4294967295
 800adfc:	b01d      	add	sp, #116	@ 0x74
 800adfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae02:	89ab      	ldrh	r3, [r5, #12]
 800ae04:	0598      	lsls	r0, r3, #22
 800ae06:	d4f7      	bmi.n	800adf8 <_vfiprintf_r+0x44>
 800ae08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ae0a:	f7ff fd49 	bl	800a8a0 <__retarget_lock_release_recursive>
 800ae0e:	e7f3      	b.n	800adf8 <_vfiprintf_r+0x44>
 800ae10:	2300      	movs	r3, #0
 800ae12:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae14:	2320      	movs	r3, #32
 800ae16:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ae1a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ae1e:	2330      	movs	r3, #48	@ 0x30
 800ae20:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800afd0 <_vfiprintf_r+0x21c>
 800ae24:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ae28:	f04f 0901 	mov.w	r9, #1
 800ae2c:	4623      	mov	r3, r4
 800ae2e:	469a      	mov	sl, r3
 800ae30:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae34:	b10a      	cbz	r2, 800ae3a <_vfiprintf_r+0x86>
 800ae36:	2a25      	cmp	r2, #37	@ 0x25
 800ae38:	d1f9      	bne.n	800ae2e <_vfiprintf_r+0x7a>
 800ae3a:	ebba 0b04 	subs.w	fp, sl, r4
 800ae3e:	d00b      	beq.n	800ae58 <_vfiprintf_r+0xa4>
 800ae40:	465b      	mov	r3, fp
 800ae42:	4622      	mov	r2, r4
 800ae44:	4629      	mov	r1, r5
 800ae46:	4630      	mov	r0, r6
 800ae48:	f7ff ffa1 	bl	800ad8e <__sfputs_r>
 800ae4c:	3001      	adds	r0, #1
 800ae4e:	f000 80a7 	beq.w	800afa0 <_vfiprintf_r+0x1ec>
 800ae52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae54:	445a      	add	r2, fp
 800ae56:	9209      	str	r2, [sp, #36]	@ 0x24
 800ae58:	f89a 3000 	ldrb.w	r3, [sl]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	f000 809f 	beq.w	800afa0 <_vfiprintf_r+0x1ec>
 800ae62:	2300      	movs	r3, #0
 800ae64:	f04f 32ff 	mov.w	r2, #4294967295
 800ae68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ae6c:	f10a 0a01 	add.w	sl, sl, #1
 800ae70:	9304      	str	r3, [sp, #16]
 800ae72:	9307      	str	r3, [sp, #28]
 800ae74:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ae78:	931a      	str	r3, [sp, #104]	@ 0x68
 800ae7a:	4654      	mov	r4, sl
 800ae7c:	2205      	movs	r2, #5
 800ae7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae82:	4853      	ldr	r0, [pc, #332]	@ (800afd0 <_vfiprintf_r+0x21c>)
 800ae84:	f7f5 f9ac 	bl	80001e0 <memchr>
 800ae88:	9a04      	ldr	r2, [sp, #16]
 800ae8a:	b9d8      	cbnz	r0, 800aec4 <_vfiprintf_r+0x110>
 800ae8c:	06d1      	lsls	r1, r2, #27
 800ae8e:	bf44      	itt	mi
 800ae90:	2320      	movmi	r3, #32
 800ae92:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ae96:	0713      	lsls	r3, r2, #28
 800ae98:	bf44      	itt	mi
 800ae9a:	232b      	movmi	r3, #43	@ 0x2b
 800ae9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aea0:	f89a 3000 	ldrb.w	r3, [sl]
 800aea4:	2b2a      	cmp	r3, #42	@ 0x2a
 800aea6:	d015      	beq.n	800aed4 <_vfiprintf_r+0x120>
 800aea8:	9a07      	ldr	r2, [sp, #28]
 800aeaa:	4654      	mov	r4, sl
 800aeac:	2000      	movs	r0, #0
 800aeae:	f04f 0c0a 	mov.w	ip, #10
 800aeb2:	4621      	mov	r1, r4
 800aeb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aeb8:	3b30      	subs	r3, #48	@ 0x30
 800aeba:	2b09      	cmp	r3, #9
 800aebc:	d94b      	bls.n	800af56 <_vfiprintf_r+0x1a2>
 800aebe:	b1b0      	cbz	r0, 800aeee <_vfiprintf_r+0x13a>
 800aec0:	9207      	str	r2, [sp, #28]
 800aec2:	e014      	b.n	800aeee <_vfiprintf_r+0x13a>
 800aec4:	eba0 0308 	sub.w	r3, r0, r8
 800aec8:	fa09 f303 	lsl.w	r3, r9, r3
 800aecc:	4313      	orrs	r3, r2
 800aece:	9304      	str	r3, [sp, #16]
 800aed0:	46a2      	mov	sl, r4
 800aed2:	e7d2      	b.n	800ae7a <_vfiprintf_r+0xc6>
 800aed4:	9b03      	ldr	r3, [sp, #12]
 800aed6:	1d19      	adds	r1, r3, #4
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	9103      	str	r1, [sp, #12]
 800aedc:	2b00      	cmp	r3, #0
 800aede:	bfbb      	ittet	lt
 800aee0:	425b      	neglt	r3, r3
 800aee2:	f042 0202 	orrlt.w	r2, r2, #2
 800aee6:	9307      	strge	r3, [sp, #28]
 800aee8:	9307      	strlt	r3, [sp, #28]
 800aeea:	bfb8      	it	lt
 800aeec:	9204      	strlt	r2, [sp, #16]
 800aeee:	7823      	ldrb	r3, [r4, #0]
 800aef0:	2b2e      	cmp	r3, #46	@ 0x2e
 800aef2:	d10a      	bne.n	800af0a <_vfiprintf_r+0x156>
 800aef4:	7863      	ldrb	r3, [r4, #1]
 800aef6:	2b2a      	cmp	r3, #42	@ 0x2a
 800aef8:	d132      	bne.n	800af60 <_vfiprintf_r+0x1ac>
 800aefa:	9b03      	ldr	r3, [sp, #12]
 800aefc:	1d1a      	adds	r2, r3, #4
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	9203      	str	r2, [sp, #12]
 800af02:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800af06:	3402      	adds	r4, #2
 800af08:	9305      	str	r3, [sp, #20]
 800af0a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800afe0 <_vfiprintf_r+0x22c>
 800af0e:	7821      	ldrb	r1, [r4, #0]
 800af10:	2203      	movs	r2, #3
 800af12:	4650      	mov	r0, sl
 800af14:	f7f5 f964 	bl	80001e0 <memchr>
 800af18:	b138      	cbz	r0, 800af2a <_vfiprintf_r+0x176>
 800af1a:	9b04      	ldr	r3, [sp, #16]
 800af1c:	eba0 000a 	sub.w	r0, r0, sl
 800af20:	2240      	movs	r2, #64	@ 0x40
 800af22:	4082      	lsls	r2, r0
 800af24:	4313      	orrs	r3, r2
 800af26:	3401      	adds	r4, #1
 800af28:	9304      	str	r3, [sp, #16]
 800af2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af2e:	4829      	ldr	r0, [pc, #164]	@ (800afd4 <_vfiprintf_r+0x220>)
 800af30:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800af34:	2206      	movs	r2, #6
 800af36:	f7f5 f953 	bl	80001e0 <memchr>
 800af3a:	2800      	cmp	r0, #0
 800af3c:	d03f      	beq.n	800afbe <_vfiprintf_r+0x20a>
 800af3e:	4b26      	ldr	r3, [pc, #152]	@ (800afd8 <_vfiprintf_r+0x224>)
 800af40:	bb1b      	cbnz	r3, 800af8a <_vfiprintf_r+0x1d6>
 800af42:	9b03      	ldr	r3, [sp, #12]
 800af44:	3307      	adds	r3, #7
 800af46:	f023 0307 	bic.w	r3, r3, #7
 800af4a:	3308      	adds	r3, #8
 800af4c:	9303      	str	r3, [sp, #12]
 800af4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af50:	443b      	add	r3, r7
 800af52:	9309      	str	r3, [sp, #36]	@ 0x24
 800af54:	e76a      	b.n	800ae2c <_vfiprintf_r+0x78>
 800af56:	fb0c 3202 	mla	r2, ip, r2, r3
 800af5a:	460c      	mov	r4, r1
 800af5c:	2001      	movs	r0, #1
 800af5e:	e7a8      	b.n	800aeb2 <_vfiprintf_r+0xfe>
 800af60:	2300      	movs	r3, #0
 800af62:	3401      	adds	r4, #1
 800af64:	9305      	str	r3, [sp, #20]
 800af66:	4619      	mov	r1, r3
 800af68:	f04f 0c0a 	mov.w	ip, #10
 800af6c:	4620      	mov	r0, r4
 800af6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af72:	3a30      	subs	r2, #48	@ 0x30
 800af74:	2a09      	cmp	r2, #9
 800af76:	d903      	bls.n	800af80 <_vfiprintf_r+0x1cc>
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d0c6      	beq.n	800af0a <_vfiprintf_r+0x156>
 800af7c:	9105      	str	r1, [sp, #20]
 800af7e:	e7c4      	b.n	800af0a <_vfiprintf_r+0x156>
 800af80:	fb0c 2101 	mla	r1, ip, r1, r2
 800af84:	4604      	mov	r4, r0
 800af86:	2301      	movs	r3, #1
 800af88:	e7f0      	b.n	800af6c <_vfiprintf_r+0x1b8>
 800af8a:	ab03      	add	r3, sp, #12
 800af8c:	9300      	str	r3, [sp, #0]
 800af8e:	462a      	mov	r2, r5
 800af90:	4b12      	ldr	r3, [pc, #72]	@ (800afdc <_vfiprintf_r+0x228>)
 800af92:	a904      	add	r1, sp, #16
 800af94:	4630      	mov	r0, r6
 800af96:	f3af 8000 	nop.w
 800af9a:	4607      	mov	r7, r0
 800af9c:	1c78      	adds	r0, r7, #1
 800af9e:	d1d6      	bne.n	800af4e <_vfiprintf_r+0x19a>
 800afa0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800afa2:	07d9      	lsls	r1, r3, #31
 800afa4:	d405      	bmi.n	800afb2 <_vfiprintf_r+0x1fe>
 800afa6:	89ab      	ldrh	r3, [r5, #12]
 800afa8:	059a      	lsls	r2, r3, #22
 800afaa:	d402      	bmi.n	800afb2 <_vfiprintf_r+0x1fe>
 800afac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800afae:	f7ff fc77 	bl	800a8a0 <__retarget_lock_release_recursive>
 800afb2:	89ab      	ldrh	r3, [r5, #12]
 800afb4:	065b      	lsls	r3, r3, #25
 800afb6:	f53f af1f 	bmi.w	800adf8 <_vfiprintf_r+0x44>
 800afba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800afbc:	e71e      	b.n	800adfc <_vfiprintf_r+0x48>
 800afbe:	ab03      	add	r3, sp, #12
 800afc0:	9300      	str	r3, [sp, #0]
 800afc2:	462a      	mov	r2, r5
 800afc4:	4b05      	ldr	r3, [pc, #20]	@ (800afdc <_vfiprintf_r+0x228>)
 800afc6:	a904      	add	r1, sp, #16
 800afc8:	4630      	mov	r0, r6
 800afca:	f000 f879 	bl	800b0c0 <_printf_i>
 800afce:	e7e4      	b.n	800af9a <_vfiprintf_r+0x1e6>
 800afd0:	0800bc7d 	.word	0x0800bc7d
 800afd4:	0800bc87 	.word	0x0800bc87
 800afd8:	00000000 	.word	0x00000000
 800afdc:	0800ad8f 	.word	0x0800ad8f
 800afe0:	0800bc83 	.word	0x0800bc83

0800afe4 <_printf_common>:
 800afe4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800afe8:	4616      	mov	r6, r2
 800afea:	4698      	mov	r8, r3
 800afec:	688a      	ldr	r2, [r1, #8]
 800afee:	690b      	ldr	r3, [r1, #16]
 800aff0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800aff4:	4293      	cmp	r3, r2
 800aff6:	bfb8      	it	lt
 800aff8:	4613      	movlt	r3, r2
 800affa:	6033      	str	r3, [r6, #0]
 800affc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b000:	4607      	mov	r7, r0
 800b002:	460c      	mov	r4, r1
 800b004:	b10a      	cbz	r2, 800b00a <_printf_common+0x26>
 800b006:	3301      	adds	r3, #1
 800b008:	6033      	str	r3, [r6, #0]
 800b00a:	6823      	ldr	r3, [r4, #0]
 800b00c:	0699      	lsls	r1, r3, #26
 800b00e:	bf42      	ittt	mi
 800b010:	6833      	ldrmi	r3, [r6, #0]
 800b012:	3302      	addmi	r3, #2
 800b014:	6033      	strmi	r3, [r6, #0]
 800b016:	6825      	ldr	r5, [r4, #0]
 800b018:	f015 0506 	ands.w	r5, r5, #6
 800b01c:	d106      	bne.n	800b02c <_printf_common+0x48>
 800b01e:	f104 0a19 	add.w	sl, r4, #25
 800b022:	68e3      	ldr	r3, [r4, #12]
 800b024:	6832      	ldr	r2, [r6, #0]
 800b026:	1a9b      	subs	r3, r3, r2
 800b028:	42ab      	cmp	r3, r5
 800b02a:	dc26      	bgt.n	800b07a <_printf_common+0x96>
 800b02c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b030:	6822      	ldr	r2, [r4, #0]
 800b032:	3b00      	subs	r3, #0
 800b034:	bf18      	it	ne
 800b036:	2301      	movne	r3, #1
 800b038:	0692      	lsls	r2, r2, #26
 800b03a:	d42b      	bmi.n	800b094 <_printf_common+0xb0>
 800b03c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b040:	4641      	mov	r1, r8
 800b042:	4638      	mov	r0, r7
 800b044:	47c8      	blx	r9
 800b046:	3001      	adds	r0, #1
 800b048:	d01e      	beq.n	800b088 <_printf_common+0xa4>
 800b04a:	6823      	ldr	r3, [r4, #0]
 800b04c:	6922      	ldr	r2, [r4, #16]
 800b04e:	f003 0306 	and.w	r3, r3, #6
 800b052:	2b04      	cmp	r3, #4
 800b054:	bf02      	ittt	eq
 800b056:	68e5      	ldreq	r5, [r4, #12]
 800b058:	6833      	ldreq	r3, [r6, #0]
 800b05a:	1aed      	subeq	r5, r5, r3
 800b05c:	68a3      	ldr	r3, [r4, #8]
 800b05e:	bf0c      	ite	eq
 800b060:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b064:	2500      	movne	r5, #0
 800b066:	4293      	cmp	r3, r2
 800b068:	bfc4      	itt	gt
 800b06a:	1a9b      	subgt	r3, r3, r2
 800b06c:	18ed      	addgt	r5, r5, r3
 800b06e:	2600      	movs	r6, #0
 800b070:	341a      	adds	r4, #26
 800b072:	42b5      	cmp	r5, r6
 800b074:	d11a      	bne.n	800b0ac <_printf_common+0xc8>
 800b076:	2000      	movs	r0, #0
 800b078:	e008      	b.n	800b08c <_printf_common+0xa8>
 800b07a:	2301      	movs	r3, #1
 800b07c:	4652      	mov	r2, sl
 800b07e:	4641      	mov	r1, r8
 800b080:	4638      	mov	r0, r7
 800b082:	47c8      	blx	r9
 800b084:	3001      	adds	r0, #1
 800b086:	d103      	bne.n	800b090 <_printf_common+0xac>
 800b088:	f04f 30ff 	mov.w	r0, #4294967295
 800b08c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b090:	3501      	adds	r5, #1
 800b092:	e7c6      	b.n	800b022 <_printf_common+0x3e>
 800b094:	18e1      	adds	r1, r4, r3
 800b096:	1c5a      	adds	r2, r3, #1
 800b098:	2030      	movs	r0, #48	@ 0x30
 800b09a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b09e:	4422      	add	r2, r4
 800b0a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b0a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b0a8:	3302      	adds	r3, #2
 800b0aa:	e7c7      	b.n	800b03c <_printf_common+0x58>
 800b0ac:	2301      	movs	r3, #1
 800b0ae:	4622      	mov	r2, r4
 800b0b0:	4641      	mov	r1, r8
 800b0b2:	4638      	mov	r0, r7
 800b0b4:	47c8      	blx	r9
 800b0b6:	3001      	adds	r0, #1
 800b0b8:	d0e6      	beq.n	800b088 <_printf_common+0xa4>
 800b0ba:	3601      	adds	r6, #1
 800b0bc:	e7d9      	b.n	800b072 <_printf_common+0x8e>
	...

0800b0c0 <_printf_i>:
 800b0c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b0c4:	7e0f      	ldrb	r7, [r1, #24]
 800b0c6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b0c8:	2f78      	cmp	r7, #120	@ 0x78
 800b0ca:	4691      	mov	r9, r2
 800b0cc:	4680      	mov	r8, r0
 800b0ce:	460c      	mov	r4, r1
 800b0d0:	469a      	mov	sl, r3
 800b0d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b0d6:	d807      	bhi.n	800b0e8 <_printf_i+0x28>
 800b0d8:	2f62      	cmp	r7, #98	@ 0x62
 800b0da:	d80a      	bhi.n	800b0f2 <_printf_i+0x32>
 800b0dc:	2f00      	cmp	r7, #0
 800b0de:	f000 80d2 	beq.w	800b286 <_printf_i+0x1c6>
 800b0e2:	2f58      	cmp	r7, #88	@ 0x58
 800b0e4:	f000 80b9 	beq.w	800b25a <_printf_i+0x19a>
 800b0e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b0ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b0f0:	e03a      	b.n	800b168 <_printf_i+0xa8>
 800b0f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b0f6:	2b15      	cmp	r3, #21
 800b0f8:	d8f6      	bhi.n	800b0e8 <_printf_i+0x28>
 800b0fa:	a101      	add	r1, pc, #4	@ (adr r1, 800b100 <_printf_i+0x40>)
 800b0fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b100:	0800b159 	.word	0x0800b159
 800b104:	0800b16d 	.word	0x0800b16d
 800b108:	0800b0e9 	.word	0x0800b0e9
 800b10c:	0800b0e9 	.word	0x0800b0e9
 800b110:	0800b0e9 	.word	0x0800b0e9
 800b114:	0800b0e9 	.word	0x0800b0e9
 800b118:	0800b16d 	.word	0x0800b16d
 800b11c:	0800b0e9 	.word	0x0800b0e9
 800b120:	0800b0e9 	.word	0x0800b0e9
 800b124:	0800b0e9 	.word	0x0800b0e9
 800b128:	0800b0e9 	.word	0x0800b0e9
 800b12c:	0800b26d 	.word	0x0800b26d
 800b130:	0800b197 	.word	0x0800b197
 800b134:	0800b227 	.word	0x0800b227
 800b138:	0800b0e9 	.word	0x0800b0e9
 800b13c:	0800b0e9 	.word	0x0800b0e9
 800b140:	0800b28f 	.word	0x0800b28f
 800b144:	0800b0e9 	.word	0x0800b0e9
 800b148:	0800b197 	.word	0x0800b197
 800b14c:	0800b0e9 	.word	0x0800b0e9
 800b150:	0800b0e9 	.word	0x0800b0e9
 800b154:	0800b22f 	.word	0x0800b22f
 800b158:	6833      	ldr	r3, [r6, #0]
 800b15a:	1d1a      	adds	r2, r3, #4
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	6032      	str	r2, [r6, #0]
 800b160:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b164:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b168:	2301      	movs	r3, #1
 800b16a:	e09d      	b.n	800b2a8 <_printf_i+0x1e8>
 800b16c:	6833      	ldr	r3, [r6, #0]
 800b16e:	6820      	ldr	r0, [r4, #0]
 800b170:	1d19      	adds	r1, r3, #4
 800b172:	6031      	str	r1, [r6, #0]
 800b174:	0606      	lsls	r6, r0, #24
 800b176:	d501      	bpl.n	800b17c <_printf_i+0xbc>
 800b178:	681d      	ldr	r5, [r3, #0]
 800b17a:	e003      	b.n	800b184 <_printf_i+0xc4>
 800b17c:	0645      	lsls	r5, r0, #25
 800b17e:	d5fb      	bpl.n	800b178 <_printf_i+0xb8>
 800b180:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b184:	2d00      	cmp	r5, #0
 800b186:	da03      	bge.n	800b190 <_printf_i+0xd0>
 800b188:	232d      	movs	r3, #45	@ 0x2d
 800b18a:	426d      	negs	r5, r5
 800b18c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b190:	4859      	ldr	r0, [pc, #356]	@ (800b2f8 <_printf_i+0x238>)
 800b192:	230a      	movs	r3, #10
 800b194:	e011      	b.n	800b1ba <_printf_i+0xfa>
 800b196:	6821      	ldr	r1, [r4, #0]
 800b198:	6833      	ldr	r3, [r6, #0]
 800b19a:	0608      	lsls	r0, r1, #24
 800b19c:	f853 5b04 	ldr.w	r5, [r3], #4
 800b1a0:	d402      	bmi.n	800b1a8 <_printf_i+0xe8>
 800b1a2:	0649      	lsls	r1, r1, #25
 800b1a4:	bf48      	it	mi
 800b1a6:	b2ad      	uxthmi	r5, r5
 800b1a8:	2f6f      	cmp	r7, #111	@ 0x6f
 800b1aa:	4853      	ldr	r0, [pc, #332]	@ (800b2f8 <_printf_i+0x238>)
 800b1ac:	6033      	str	r3, [r6, #0]
 800b1ae:	bf14      	ite	ne
 800b1b0:	230a      	movne	r3, #10
 800b1b2:	2308      	moveq	r3, #8
 800b1b4:	2100      	movs	r1, #0
 800b1b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b1ba:	6866      	ldr	r6, [r4, #4]
 800b1bc:	60a6      	str	r6, [r4, #8]
 800b1be:	2e00      	cmp	r6, #0
 800b1c0:	bfa2      	ittt	ge
 800b1c2:	6821      	ldrge	r1, [r4, #0]
 800b1c4:	f021 0104 	bicge.w	r1, r1, #4
 800b1c8:	6021      	strge	r1, [r4, #0]
 800b1ca:	b90d      	cbnz	r5, 800b1d0 <_printf_i+0x110>
 800b1cc:	2e00      	cmp	r6, #0
 800b1ce:	d04b      	beq.n	800b268 <_printf_i+0x1a8>
 800b1d0:	4616      	mov	r6, r2
 800b1d2:	fbb5 f1f3 	udiv	r1, r5, r3
 800b1d6:	fb03 5711 	mls	r7, r3, r1, r5
 800b1da:	5dc7      	ldrb	r7, [r0, r7]
 800b1dc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b1e0:	462f      	mov	r7, r5
 800b1e2:	42bb      	cmp	r3, r7
 800b1e4:	460d      	mov	r5, r1
 800b1e6:	d9f4      	bls.n	800b1d2 <_printf_i+0x112>
 800b1e8:	2b08      	cmp	r3, #8
 800b1ea:	d10b      	bne.n	800b204 <_printf_i+0x144>
 800b1ec:	6823      	ldr	r3, [r4, #0]
 800b1ee:	07df      	lsls	r7, r3, #31
 800b1f0:	d508      	bpl.n	800b204 <_printf_i+0x144>
 800b1f2:	6923      	ldr	r3, [r4, #16]
 800b1f4:	6861      	ldr	r1, [r4, #4]
 800b1f6:	4299      	cmp	r1, r3
 800b1f8:	bfde      	ittt	le
 800b1fa:	2330      	movle	r3, #48	@ 0x30
 800b1fc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b200:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b204:	1b92      	subs	r2, r2, r6
 800b206:	6122      	str	r2, [r4, #16]
 800b208:	f8cd a000 	str.w	sl, [sp]
 800b20c:	464b      	mov	r3, r9
 800b20e:	aa03      	add	r2, sp, #12
 800b210:	4621      	mov	r1, r4
 800b212:	4640      	mov	r0, r8
 800b214:	f7ff fee6 	bl	800afe4 <_printf_common>
 800b218:	3001      	adds	r0, #1
 800b21a:	d14a      	bne.n	800b2b2 <_printf_i+0x1f2>
 800b21c:	f04f 30ff 	mov.w	r0, #4294967295
 800b220:	b004      	add	sp, #16
 800b222:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b226:	6823      	ldr	r3, [r4, #0]
 800b228:	f043 0320 	orr.w	r3, r3, #32
 800b22c:	6023      	str	r3, [r4, #0]
 800b22e:	4833      	ldr	r0, [pc, #204]	@ (800b2fc <_printf_i+0x23c>)
 800b230:	2778      	movs	r7, #120	@ 0x78
 800b232:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b236:	6823      	ldr	r3, [r4, #0]
 800b238:	6831      	ldr	r1, [r6, #0]
 800b23a:	061f      	lsls	r7, r3, #24
 800b23c:	f851 5b04 	ldr.w	r5, [r1], #4
 800b240:	d402      	bmi.n	800b248 <_printf_i+0x188>
 800b242:	065f      	lsls	r7, r3, #25
 800b244:	bf48      	it	mi
 800b246:	b2ad      	uxthmi	r5, r5
 800b248:	6031      	str	r1, [r6, #0]
 800b24a:	07d9      	lsls	r1, r3, #31
 800b24c:	bf44      	itt	mi
 800b24e:	f043 0320 	orrmi.w	r3, r3, #32
 800b252:	6023      	strmi	r3, [r4, #0]
 800b254:	b11d      	cbz	r5, 800b25e <_printf_i+0x19e>
 800b256:	2310      	movs	r3, #16
 800b258:	e7ac      	b.n	800b1b4 <_printf_i+0xf4>
 800b25a:	4827      	ldr	r0, [pc, #156]	@ (800b2f8 <_printf_i+0x238>)
 800b25c:	e7e9      	b.n	800b232 <_printf_i+0x172>
 800b25e:	6823      	ldr	r3, [r4, #0]
 800b260:	f023 0320 	bic.w	r3, r3, #32
 800b264:	6023      	str	r3, [r4, #0]
 800b266:	e7f6      	b.n	800b256 <_printf_i+0x196>
 800b268:	4616      	mov	r6, r2
 800b26a:	e7bd      	b.n	800b1e8 <_printf_i+0x128>
 800b26c:	6833      	ldr	r3, [r6, #0]
 800b26e:	6825      	ldr	r5, [r4, #0]
 800b270:	6961      	ldr	r1, [r4, #20]
 800b272:	1d18      	adds	r0, r3, #4
 800b274:	6030      	str	r0, [r6, #0]
 800b276:	062e      	lsls	r6, r5, #24
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	d501      	bpl.n	800b280 <_printf_i+0x1c0>
 800b27c:	6019      	str	r1, [r3, #0]
 800b27e:	e002      	b.n	800b286 <_printf_i+0x1c6>
 800b280:	0668      	lsls	r0, r5, #25
 800b282:	d5fb      	bpl.n	800b27c <_printf_i+0x1bc>
 800b284:	8019      	strh	r1, [r3, #0]
 800b286:	2300      	movs	r3, #0
 800b288:	6123      	str	r3, [r4, #16]
 800b28a:	4616      	mov	r6, r2
 800b28c:	e7bc      	b.n	800b208 <_printf_i+0x148>
 800b28e:	6833      	ldr	r3, [r6, #0]
 800b290:	1d1a      	adds	r2, r3, #4
 800b292:	6032      	str	r2, [r6, #0]
 800b294:	681e      	ldr	r6, [r3, #0]
 800b296:	6862      	ldr	r2, [r4, #4]
 800b298:	2100      	movs	r1, #0
 800b29a:	4630      	mov	r0, r6
 800b29c:	f7f4 ffa0 	bl	80001e0 <memchr>
 800b2a0:	b108      	cbz	r0, 800b2a6 <_printf_i+0x1e6>
 800b2a2:	1b80      	subs	r0, r0, r6
 800b2a4:	6060      	str	r0, [r4, #4]
 800b2a6:	6863      	ldr	r3, [r4, #4]
 800b2a8:	6123      	str	r3, [r4, #16]
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b2b0:	e7aa      	b.n	800b208 <_printf_i+0x148>
 800b2b2:	6923      	ldr	r3, [r4, #16]
 800b2b4:	4632      	mov	r2, r6
 800b2b6:	4649      	mov	r1, r9
 800b2b8:	4640      	mov	r0, r8
 800b2ba:	47d0      	blx	sl
 800b2bc:	3001      	adds	r0, #1
 800b2be:	d0ad      	beq.n	800b21c <_printf_i+0x15c>
 800b2c0:	6823      	ldr	r3, [r4, #0]
 800b2c2:	079b      	lsls	r3, r3, #30
 800b2c4:	d413      	bmi.n	800b2ee <_printf_i+0x22e>
 800b2c6:	68e0      	ldr	r0, [r4, #12]
 800b2c8:	9b03      	ldr	r3, [sp, #12]
 800b2ca:	4298      	cmp	r0, r3
 800b2cc:	bfb8      	it	lt
 800b2ce:	4618      	movlt	r0, r3
 800b2d0:	e7a6      	b.n	800b220 <_printf_i+0x160>
 800b2d2:	2301      	movs	r3, #1
 800b2d4:	4632      	mov	r2, r6
 800b2d6:	4649      	mov	r1, r9
 800b2d8:	4640      	mov	r0, r8
 800b2da:	47d0      	blx	sl
 800b2dc:	3001      	adds	r0, #1
 800b2de:	d09d      	beq.n	800b21c <_printf_i+0x15c>
 800b2e0:	3501      	adds	r5, #1
 800b2e2:	68e3      	ldr	r3, [r4, #12]
 800b2e4:	9903      	ldr	r1, [sp, #12]
 800b2e6:	1a5b      	subs	r3, r3, r1
 800b2e8:	42ab      	cmp	r3, r5
 800b2ea:	dcf2      	bgt.n	800b2d2 <_printf_i+0x212>
 800b2ec:	e7eb      	b.n	800b2c6 <_printf_i+0x206>
 800b2ee:	2500      	movs	r5, #0
 800b2f0:	f104 0619 	add.w	r6, r4, #25
 800b2f4:	e7f5      	b.n	800b2e2 <_printf_i+0x222>
 800b2f6:	bf00      	nop
 800b2f8:	0800bc8e 	.word	0x0800bc8e
 800b2fc:	0800bc9f 	.word	0x0800bc9f

0800b300 <__sflush_r>:
 800b300:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b304:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b308:	0716      	lsls	r6, r2, #28
 800b30a:	4605      	mov	r5, r0
 800b30c:	460c      	mov	r4, r1
 800b30e:	d454      	bmi.n	800b3ba <__sflush_r+0xba>
 800b310:	684b      	ldr	r3, [r1, #4]
 800b312:	2b00      	cmp	r3, #0
 800b314:	dc02      	bgt.n	800b31c <__sflush_r+0x1c>
 800b316:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b318:	2b00      	cmp	r3, #0
 800b31a:	dd48      	ble.n	800b3ae <__sflush_r+0xae>
 800b31c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b31e:	2e00      	cmp	r6, #0
 800b320:	d045      	beq.n	800b3ae <__sflush_r+0xae>
 800b322:	2300      	movs	r3, #0
 800b324:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b328:	682f      	ldr	r7, [r5, #0]
 800b32a:	6a21      	ldr	r1, [r4, #32]
 800b32c:	602b      	str	r3, [r5, #0]
 800b32e:	d030      	beq.n	800b392 <__sflush_r+0x92>
 800b330:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b332:	89a3      	ldrh	r3, [r4, #12]
 800b334:	0759      	lsls	r1, r3, #29
 800b336:	d505      	bpl.n	800b344 <__sflush_r+0x44>
 800b338:	6863      	ldr	r3, [r4, #4]
 800b33a:	1ad2      	subs	r2, r2, r3
 800b33c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b33e:	b10b      	cbz	r3, 800b344 <__sflush_r+0x44>
 800b340:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b342:	1ad2      	subs	r2, r2, r3
 800b344:	2300      	movs	r3, #0
 800b346:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b348:	6a21      	ldr	r1, [r4, #32]
 800b34a:	4628      	mov	r0, r5
 800b34c:	47b0      	blx	r6
 800b34e:	1c43      	adds	r3, r0, #1
 800b350:	89a3      	ldrh	r3, [r4, #12]
 800b352:	d106      	bne.n	800b362 <__sflush_r+0x62>
 800b354:	6829      	ldr	r1, [r5, #0]
 800b356:	291d      	cmp	r1, #29
 800b358:	d82b      	bhi.n	800b3b2 <__sflush_r+0xb2>
 800b35a:	4a2a      	ldr	r2, [pc, #168]	@ (800b404 <__sflush_r+0x104>)
 800b35c:	410a      	asrs	r2, r1
 800b35e:	07d6      	lsls	r6, r2, #31
 800b360:	d427      	bmi.n	800b3b2 <__sflush_r+0xb2>
 800b362:	2200      	movs	r2, #0
 800b364:	6062      	str	r2, [r4, #4]
 800b366:	04d9      	lsls	r1, r3, #19
 800b368:	6922      	ldr	r2, [r4, #16]
 800b36a:	6022      	str	r2, [r4, #0]
 800b36c:	d504      	bpl.n	800b378 <__sflush_r+0x78>
 800b36e:	1c42      	adds	r2, r0, #1
 800b370:	d101      	bne.n	800b376 <__sflush_r+0x76>
 800b372:	682b      	ldr	r3, [r5, #0]
 800b374:	b903      	cbnz	r3, 800b378 <__sflush_r+0x78>
 800b376:	6560      	str	r0, [r4, #84]	@ 0x54
 800b378:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b37a:	602f      	str	r7, [r5, #0]
 800b37c:	b1b9      	cbz	r1, 800b3ae <__sflush_r+0xae>
 800b37e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b382:	4299      	cmp	r1, r3
 800b384:	d002      	beq.n	800b38c <__sflush_r+0x8c>
 800b386:	4628      	mov	r0, r5
 800b388:	f7ff fa9a 	bl	800a8c0 <_free_r>
 800b38c:	2300      	movs	r3, #0
 800b38e:	6363      	str	r3, [r4, #52]	@ 0x34
 800b390:	e00d      	b.n	800b3ae <__sflush_r+0xae>
 800b392:	2301      	movs	r3, #1
 800b394:	4628      	mov	r0, r5
 800b396:	47b0      	blx	r6
 800b398:	4602      	mov	r2, r0
 800b39a:	1c50      	adds	r0, r2, #1
 800b39c:	d1c9      	bne.n	800b332 <__sflush_r+0x32>
 800b39e:	682b      	ldr	r3, [r5, #0]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d0c6      	beq.n	800b332 <__sflush_r+0x32>
 800b3a4:	2b1d      	cmp	r3, #29
 800b3a6:	d001      	beq.n	800b3ac <__sflush_r+0xac>
 800b3a8:	2b16      	cmp	r3, #22
 800b3aa:	d11e      	bne.n	800b3ea <__sflush_r+0xea>
 800b3ac:	602f      	str	r7, [r5, #0]
 800b3ae:	2000      	movs	r0, #0
 800b3b0:	e022      	b.n	800b3f8 <__sflush_r+0xf8>
 800b3b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3b6:	b21b      	sxth	r3, r3
 800b3b8:	e01b      	b.n	800b3f2 <__sflush_r+0xf2>
 800b3ba:	690f      	ldr	r7, [r1, #16]
 800b3bc:	2f00      	cmp	r7, #0
 800b3be:	d0f6      	beq.n	800b3ae <__sflush_r+0xae>
 800b3c0:	0793      	lsls	r3, r2, #30
 800b3c2:	680e      	ldr	r6, [r1, #0]
 800b3c4:	bf08      	it	eq
 800b3c6:	694b      	ldreq	r3, [r1, #20]
 800b3c8:	600f      	str	r7, [r1, #0]
 800b3ca:	bf18      	it	ne
 800b3cc:	2300      	movne	r3, #0
 800b3ce:	eba6 0807 	sub.w	r8, r6, r7
 800b3d2:	608b      	str	r3, [r1, #8]
 800b3d4:	f1b8 0f00 	cmp.w	r8, #0
 800b3d8:	dde9      	ble.n	800b3ae <__sflush_r+0xae>
 800b3da:	6a21      	ldr	r1, [r4, #32]
 800b3dc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b3de:	4643      	mov	r3, r8
 800b3e0:	463a      	mov	r2, r7
 800b3e2:	4628      	mov	r0, r5
 800b3e4:	47b0      	blx	r6
 800b3e6:	2800      	cmp	r0, #0
 800b3e8:	dc08      	bgt.n	800b3fc <__sflush_r+0xfc>
 800b3ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3f2:	81a3      	strh	r3, [r4, #12]
 800b3f4:	f04f 30ff 	mov.w	r0, #4294967295
 800b3f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b3fc:	4407      	add	r7, r0
 800b3fe:	eba8 0800 	sub.w	r8, r8, r0
 800b402:	e7e7      	b.n	800b3d4 <__sflush_r+0xd4>
 800b404:	dfbffffe 	.word	0xdfbffffe

0800b408 <_fflush_r>:
 800b408:	b538      	push	{r3, r4, r5, lr}
 800b40a:	690b      	ldr	r3, [r1, #16]
 800b40c:	4605      	mov	r5, r0
 800b40e:	460c      	mov	r4, r1
 800b410:	b913      	cbnz	r3, 800b418 <_fflush_r+0x10>
 800b412:	2500      	movs	r5, #0
 800b414:	4628      	mov	r0, r5
 800b416:	bd38      	pop	{r3, r4, r5, pc}
 800b418:	b118      	cbz	r0, 800b422 <_fflush_r+0x1a>
 800b41a:	6a03      	ldr	r3, [r0, #32]
 800b41c:	b90b      	cbnz	r3, 800b422 <_fflush_r+0x1a>
 800b41e:	f7fe ffbd 	bl	800a39c <__sinit>
 800b422:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b426:	2b00      	cmp	r3, #0
 800b428:	d0f3      	beq.n	800b412 <_fflush_r+0xa>
 800b42a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b42c:	07d0      	lsls	r0, r2, #31
 800b42e:	d404      	bmi.n	800b43a <_fflush_r+0x32>
 800b430:	0599      	lsls	r1, r3, #22
 800b432:	d402      	bmi.n	800b43a <_fflush_r+0x32>
 800b434:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b436:	f7ff fa32 	bl	800a89e <__retarget_lock_acquire_recursive>
 800b43a:	4628      	mov	r0, r5
 800b43c:	4621      	mov	r1, r4
 800b43e:	f7ff ff5f 	bl	800b300 <__sflush_r>
 800b442:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b444:	07da      	lsls	r2, r3, #31
 800b446:	4605      	mov	r5, r0
 800b448:	d4e4      	bmi.n	800b414 <_fflush_r+0xc>
 800b44a:	89a3      	ldrh	r3, [r4, #12]
 800b44c:	059b      	lsls	r3, r3, #22
 800b44e:	d4e1      	bmi.n	800b414 <_fflush_r+0xc>
 800b450:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b452:	f7ff fa25 	bl	800a8a0 <__retarget_lock_release_recursive>
 800b456:	e7dd      	b.n	800b414 <_fflush_r+0xc>

0800b458 <__swhatbuf_r>:
 800b458:	b570      	push	{r4, r5, r6, lr}
 800b45a:	460c      	mov	r4, r1
 800b45c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b460:	2900      	cmp	r1, #0
 800b462:	b096      	sub	sp, #88	@ 0x58
 800b464:	4615      	mov	r5, r2
 800b466:	461e      	mov	r6, r3
 800b468:	da0d      	bge.n	800b486 <__swhatbuf_r+0x2e>
 800b46a:	89a3      	ldrh	r3, [r4, #12]
 800b46c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b470:	f04f 0100 	mov.w	r1, #0
 800b474:	bf14      	ite	ne
 800b476:	2340      	movne	r3, #64	@ 0x40
 800b478:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b47c:	2000      	movs	r0, #0
 800b47e:	6031      	str	r1, [r6, #0]
 800b480:	602b      	str	r3, [r5, #0]
 800b482:	b016      	add	sp, #88	@ 0x58
 800b484:	bd70      	pop	{r4, r5, r6, pc}
 800b486:	466a      	mov	r2, sp
 800b488:	f000 f862 	bl	800b550 <_fstat_r>
 800b48c:	2800      	cmp	r0, #0
 800b48e:	dbec      	blt.n	800b46a <__swhatbuf_r+0x12>
 800b490:	9901      	ldr	r1, [sp, #4]
 800b492:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b496:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b49a:	4259      	negs	r1, r3
 800b49c:	4159      	adcs	r1, r3
 800b49e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b4a2:	e7eb      	b.n	800b47c <__swhatbuf_r+0x24>

0800b4a4 <__smakebuf_r>:
 800b4a4:	898b      	ldrh	r3, [r1, #12]
 800b4a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b4a8:	079d      	lsls	r5, r3, #30
 800b4aa:	4606      	mov	r6, r0
 800b4ac:	460c      	mov	r4, r1
 800b4ae:	d507      	bpl.n	800b4c0 <__smakebuf_r+0x1c>
 800b4b0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b4b4:	6023      	str	r3, [r4, #0]
 800b4b6:	6123      	str	r3, [r4, #16]
 800b4b8:	2301      	movs	r3, #1
 800b4ba:	6163      	str	r3, [r4, #20]
 800b4bc:	b003      	add	sp, #12
 800b4be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b4c0:	ab01      	add	r3, sp, #4
 800b4c2:	466a      	mov	r2, sp
 800b4c4:	f7ff ffc8 	bl	800b458 <__swhatbuf_r>
 800b4c8:	9f00      	ldr	r7, [sp, #0]
 800b4ca:	4605      	mov	r5, r0
 800b4cc:	4639      	mov	r1, r7
 800b4ce:	4630      	mov	r0, r6
 800b4d0:	f7ff fa62 	bl	800a998 <_malloc_r>
 800b4d4:	b948      	cbnz	r0, 800b4ea <__smakebuf_r+0x46>
 800b4d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4da:	059a      	lsls	r2, r3, #22
 800b4dc:	d4ee      	bmi.n	800b4bc <__smakebuf_r+0x18>
 800b4de:	f023 0303 	bic.w	r3, r3, #3
 800b4e2:	f043 0302 	orr.w	r3, r3, #2
 800b4e6:	81a3      	strh	r3, [r4, #12]
 800b4e8:	e7e2      	b.n	800b4b0 <__smakebuf_r+0xc>
 800b4ea:	89a3      	ldrh	r3, [r4, #12]
 800b4ec:	6020      	str	r0, [r4, #0]
 800b4ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b4f2:	81a3      	strh	r3, [r4, #12]
 800b4f4:	9b01      	ldr	r3, [sp, #4]
 800b4f6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b4fa:	b15b      	cbz	r3, 800b514 <__smakebuf_r+0x70>
 800b4fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b500:	4630      	mov	r0, r6
 800b502:	f000 f837 	bl	800b574 <_isatty_r>
 800b506:	b128      	cbz	r0, 800b514 <__smakebuf_r+0x70>
 800b508:	89a3      	ldrh	r3, [r4, #12]
 800b50a:	f023 0303 	bic.w	r3, r3, #3
 800b50e:	f043 0301 	orr.w	r3, r3, #1
 800b512:	81a3      	strh	r3, [r4, #12]
 800b514:	89a3      	ldrh	r3, [r4, #12]
 800b516:	431d      	orrs	r5, r3
 800b518:	81a5      	strh	r5, [r4, #12]
 800b51a:	e7cf      	b.n	800b4bc <__smakebuf_r+0x18>

0800b51c <memmove>:
 800b51c:	4288      	cmp	r0, r1
 800b51e:	b510      	push	{r4, lr}
 800b520:	eb01 0402 	add.w	r4, r1, r2
 800b524:	d902      	bls.n	800b52c <memmove+0x10>
 800b526:	4284      	cmp	r4, r0
 800b528:	4623      	mov	r3, r4
 800b52a:	d807      	bhi.n	800b53c <memmove+0x20>
 800b52c:	1e43      	subs	r3, r0, #1
 800b52e:	42a1      	cmp	r1, r4
 800b530:	d008      	beq.n	800b544 <memmove+0x28>
 800b532:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b536:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b53a:	e7f8      	b.n	800b52e <memmove+0x12>
 800b53c:	4402      	add	r2, r0
 800b53e:	4601      	mov	r1, r0
 800b540:	428a      	cmp	r2, r1
 800b542:	d100      	bne.n	800b546 <memmove+0x2a>
 800b544:	bd10      	pop	{r4, pc}
 800b546:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b54a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b54e:	e7f7      	b.n	800b540 <memmove+0x24>

0800b550 <_fstat_r>:
 800b550:	b538      	push	{r3, r4, r5, lr}
 800b552:	4d07      	ldr	r5, [pc, #28]	@ (800b570 <_fstat_r+0x20>)
 800b554:	2300      	movs	r3, #0
 800b556:	4604      	mov	r4, r0
 800b558:	4608      	mov	r0, r1
 800b55a:	4611      	mov	r1, r2
 800b55c:	602b      	str	r3, [r5, #0]
 800b55e:	f7f6 fb78 	bl	8001c52 <_fstat>
 800b562:	1c43      	adds	r3, r0, #1
 800b564:	d102      	bne.n	800b56c <_fstat_r+0x1c>
 800b566:	682b      	ldr	r3, [r5, #0]
 800b568:	b103      	cbz	r3, 800b56c <_fstat_r+0x1c>
 800b56a:	6023      	str	r3, [r4, #0]
 800b56c:	bd38      	pop	{r3, r4, r5, pc}
 800b56e:	bf00      	nop
 800b570:	200019a0 	.word	0x200019a0

0800b574 <_isatty_r>:
 800b574:	b538      	push	{r3, r4, r5, lr}
 800b576:	4d06      	ldr	r5, [pc, #24]	@ (800b590 <_isatty_r+0x1c>)
 800b578:	2300      	movs	r3, #0
 800b57a:	4604      	mov	r4, r0
 800b57c:	4608      	mov	r0, r1
 800b57e:	602b      	str	r3, [r5, #0]
 800b580:	f7f6 fb77 	bl	8001c72 <_isatty>
 800b584:	1c43      	adds	r3, r0, #1
 800b586:	d102      	bne.n	800b58e <_isatty_r+0x1a>
 800b588:	682b      	ldr	r3, [r5, #0]
 800b58a:	b103      	cbz	r3, 800b58e <_isatty_r+0x1a>
 800b58c:	6023      	str	r3, [r4, #0]
 800b58e:	bd38      	pop	{r3, r4, r5, pc}
 800b590:	200019a0 	.word	0x200019a0

0800b594 <_sbrk_r>:
 800b594:	b538      	push	{r3, r4, r5, lr}
 800b596:	4d06      	ldr	r5, [pc, #24]	@ (800b5b0 <_sbrk_r+0x1c>)
 800b598:	2300      	movs	r3, #0
 800b59a:	4604      	mov	r4, r0
 800b59c:	4608      	mov	r0, r1
 800b59e:	602b      	str	r3, [r5, #0]
 800b5a0:	f7f6 fb80 	bl	8001ca4 <_sbrk>
 800b5a4:	1c43      	adds	r3, r0, #1
 800b5a6:	d102      	bne.n	800b5ae <_sbrk_r+0x1a>
 800b5a8:	682b      	ldr	r3, [r5, #0]
 800b5aa:	b103      	cbz	r3, 800b5ae <_sbrk_r+0x1a>
 800b5ac:	6023      	str	r3, [r4, #0]
 800b5ae:	bd38      	pop	{r3, r4, r5, pc}
 800b5b0:	200019a0 	.word	0x200019a0

0800b5b4 <_realloc_r>:
 800b5b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5b8:	4680      	mov	r8, r0
 800b5ba:	4615      	mov	r5, r2
 800b5bc:	460c      	mov	r4, r1
 800b5be:	b921      	cbnz	r1, 800b5ca <_realloc_r+0x16>
 800b5c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b5c4:	4611      	mov	r1, r2
 800b5c6:	f7ff b9e7 	b.w	800a998 <_malloc_r>
 800b5ca:	b92a      	cbnz	r2, 800b5d8 <_realloc_r+0x24>
 800b5cc:	f7ff f978 	bl	800a8c0 <_free_r>
 800b5d0:	2400      	movs	r4, #0
 800b5d2:	4620      	mov	r0, r4
 800b5d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5d8:	f000 f81a 	bl	800b610 <_malloc_usable_size_r>
 800b5dc:	4285      	cmp	r5, r0
 800b5de:	4606      	mov	r6, r0
 800b5e0:	d802      	bhi.n	800b5e8 <_realloc_r+0x34>
 800b5e2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b5e6:	d8f4      	bhi.n	800b5d2 <_realloc_r+0x1e>
 800b5e8:	4629      	mov	r1, r5
 800b5ea:	4640      	mov	r0, r8
 800b5ec:	f7ff f9d4 	bl	800a998 <_malloc_r>
 800b5f0:	4607      	mov	r7, r0
 800b5f2:	2800      	cmp	r0, #0
 800b5f4:	d0ec      	beq.n	800b5d0 <_realloc_r+0x1c>
 800b5f6:	42b5      	cmp	r5, r6
 800b5f8:	462a      	mov	r2, r5
 800b5fa:	4621      	mov	r1, r4
 800b5fc:	bf28      	it	cs
 800b5fe:	4632      	movcs	r2, r6
 800b600:	f7ff f94f 	bl	800a8a2 <memcpy>
 800b604:	4621      	mov	r1, r4
 800b606:	4640      	mov	r0, r8
 800b608:	f7ff f95a 	bl	800a8c0 <_free_r>
 800b60c:	463c      	mov	r4, r7
 800b60e:	e7e0      	b.n	800b5d2 <_realloc_r+0x1e>

0800b610 <_malloc_usable_size_r>:
 800b610:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b614:	1f18      	subs	r0, r3, #4
 800b616:	2b00      	cmp	r3, #0
 800b618:	bfbc      	itt	lt
 800b61a:	580b      	ldrlt	r3, [r1, r0]
 800b61c:	18c0      	addlt	r0, r0, r3
 800b61e:	4770      	bx	lr

0800b620 <_init>:
 800b620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b622:	bf00      	nop
 800b624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b626:	bc08      	pop	{r3}
 800b628:	469e      	mov	lr, r3
 800b62a:	4770      	bx	lr

0800b62c <_fini>:
 800b62c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b62e:	bf00      	nop
 800b630:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b632:	bc08      	pop	{r3}
 800b634:	469e      	mov	lr, r3
 800b636:	4770      	bx	lr
