#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ef38493f30 .scope module, "alu_tb" "alu_tb" 2 9;
 .timescale -9 -10;
v000001ef3851a890_0 .net "BRANCH", 0 0, v000001ef3849cc40_0;  1 drivers
v000001ef3851b330_0 .var "CLK", 0 0;
v000001ef3851a570_0 .var "DATA1", 31 0;
v000001ef3851a610_0 .var "DATA2", 31 0;
v000001ef3851aa70_0 .var "RESET", 0 0;
v000001ef3851a750_0 .net "RESULT", 31 0, v000001ef3851b1f0_0;  1 drivers
v000001ef3851ab10_0 .var "SELECT", 4 0;
S_000001ef384b8bd0 .scope module, "myalu" "alu" 2 17, 3 4 0, S_000001ef38493f30;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /OUTPUT 1 "BRANCH";
    .port_info 4 /INPUT 5 "SELECT";
L_000001ef3848a750/d .functor AND 32, v000001ef3851a570_0, v000001ef3851a610_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ef3848a750 .delay 32 (10,10,10) L_000001ef3848a750/d;
L_000001ef38489950/d .functor OR 32, v000001ef3851a570_0, v000001ef3851a610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ef38489950 .delay 32 (10,10,10) L_000001ef38489950/d;
L_000001ef3848a2f0/d .functor XOR 32, v000001ef3851a570_0, v000001ef3851a610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ef3848a2f0 .delay 32 (10,10,10) L_000001ef3848a2f0/d;
L_000001ef384899c0/d .functor BUFZ 32, v000001ef3851a610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ef384899c0 .delay 32 (10,10,10) L_000001ef384899c0/d;
v000001ef3849cc40_0 .var "BRANCH", 0 0;
v000001ef3851bdd0_0 .net "DATA1", 31 0, v000001ef3851a570_0;  1 drivers
v000001ef3851b510_0 .net "DATA2", 31 0, v000001ef3851a610_0;  1 drivers
v000001ef3851b1f0_0 .var "RESULT", 31 0;
v000001ef3851abb0_0 .net "RES_ADD", 31 0, L_000001ef3851bc90;  1 drivers
v000001ef3851b3d0_0 .net "RES_AND", 31 0, L_000001ef3848a750;  1 drivers
v000001ef3851a1b0_0 .net "RES_DIV", 31 0, L_000001ef3851ba10;  1 drivers
v000001ef3851b010_0 .net "RES_FWD", 31 0, L_000001ef384899c0;  1 drivers
v000001ef3851a930_0 .net "RES_MUL", 31 0, L_000001ef3851ad90;  1 drivers
v000001ef3851a9d0_0 .net "RES_MULH", 31 0, L_000001ef3851b970;  1 drivers
v000001ef3851b470_0 .net "RES_MULHSU", 31 0, L_000001ef3851a070;  1 drivers
v000001ef3851a390_0 .net "RES_MULHU", 31 0, L_000001ef3851a2f0;  1 drivers
v000001ef3851b290_0 .net "RES_OR", 31 0, L_000001ef38489950;  1 drivers
v000001ef3851b0b0_0 .net "RES_REM", 31 0, L_000001ef3851bbf0;  1 drivers
v000001ef3851bab0_0 .net "RES_REMU", 0 0, L_000001ef3851ae30;  1 drivers
v000001ef3851a430_0 .net "RES_SLL", 31 0, L_000001ef3851a7f0;  1 drivers
v000001ef3851a4d0_0 .net "RES_SLT", 31 0, L_000001ef3852dad0;  1 drivers
v000001ef3851b5b0_0 .net "RES_SLTU", 31 0, L_000001ef3852db70;  1 drivers
v000001ef3851b790_0 .net "RES_SRA", 31 0, L_000001ef3851be70;  1 drivers
v000001ef3851a110_0 .net "RES_SRL", 31 0, L_000001ef3851b8d0;  1 drivers
v000001ef3851a250_0 .net "RES_SUB", 31 0, L_000001ef3851ac50;  1 drivers
v000001ef3851bb50_0 .net "RES_XOR", 31 0, L_000001ef3848a2f0;  1 drivers
v000001ef3851b150_0 .net "SELECT", 4 0, v000001ef3851ab10_0;  1 drivers
v000001ef3851bf10_0 .net *"_ivl_30", 31 0, L_000001ef3851acf0;  1 drivers
v000001ef3851b650_0 .net *"_ivl_34", 0 0, L_000001ef3851aed0;  1 drivers
L_000001ef38550088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ef3851af70_0 .net/2u *"_ivl_36", 31 0, L_000001ef38550088;  1 drivers
L_000001ef385500d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ef3851bd30_0 .net/2u *"_ivl_38", 31 0, L_000001ef385500d0;  1 drivers
v000001ef3851a6b0_0 .net *"_ivl_42", 0 0, L_000001ef3852c630;  1 drivers
L_000001ef38550118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ef3851b6f0_0 .net/2u *"_ivl_44", 31 0, L_000001ef38550118;  1 drivers
L_000001ef38550160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ef3851b830_0 .net/2u *"_ivl_46", 31 0, L_000001ef38550160;  1 drivers
E_000001ef38493230 .event anyedge, v000001ef3851b150_0, v000001ef3851b510_0, v000001ef3851bdd0_0;
L_000001ef3851bc90 .delay 32 (20,20,20) L_000001ef3851bc90/d;
L_000001ef3851bc90/d .arith/sum 32, v000001ef3851a570_0, v000001ef3851a610_0;
L_000001ef3851ac50 .delay 32 (20,20,20) L_000001ef3851ac50/d;
L_000001ef3851ac50/d .arith/sub 32, v000001ef3851a570_0, v000001ef3851a610_0;
L_000001ef3851a7f0 .delay 32 (10,10,10) L_000001ef3851a7f0/d;
L_000001ef3851a7f0/d .shift/l 32, v000001ef3851a570_0, v000001ef3851a610_0;
L_000001ef3851b8d0 .delay 32 (10,10,10) L_000001ef3851b8d0/d;
L_000001ef3851b8d0/d .shift/r 32, v000001ef3851a570_0, v000001ef3851a610_0;
L_000001ef3851be70 .delay 32 (10,10,10) L_000001ef3851be70/d;
L_000001ef3851be70/d .shift/r 32, v000001ef3851a570_0, v000001ef3851a610_0;
L_000001ef3851ad90 .delay 32 (10,10,10) L_000001ef3851ad90/d;
L_000001ef3851ad90/d .arith/mult 32, v000001ef3851a570_0, v000001ef3851a610_0;
L_000001ef3851b970 .delay 32 (10,10,10) L_000001ef3851b970/d;
L_000001ef3851b970/d .arith/mult 32, v000001ef3851a570_0, v000001ef3851a610_0;
L_000001ef3851a070 .delay 32 (10,10,10) L_000001ef3851a070/d;
L_000001ef3851a070/d .arith/mult 32, v000001ef3851a570_0, v000001ef3851a610_0;
L_000001ef3851a2f0 .delay 32 (10,10,10) L_000001ef3851a2f0/d;
L_000001ef3851a2f0/d .arith/mult 32, v000001ef3851a570_0, v000001ef3851a610_0;
L_000001ef3851ba10 .delay 32 (10,10,10) L_000001ef3851ba10/d;
L_000001ef3851ba10/d .arith/div 32, v000001ef3851a570_0, v000001ef3851a610_0;
L_000001ef3851bbf0 .delay 32 (10,10,10) L_000001ef3851bbf0/d;
L_000001ef3851bbf0/d .arith/mod.s 32, v000001ef3851a570_0, v000001ef3851a610_0;
L_000001ef3851acf0 .arith/mod 32, v000001ef3851a570_0, v000001ef3851a610_0;
L_000001ef3851ae30 .delay 1 (10,10,10) L_000001ef3851ae30/d;
L_000001ef3851ae30/d .part L_000001ef3851acf0, 0, 1;
L_000001ef3851aed0 .cmp/gt.s 32, v000001ef3851a610_0, v000001ef3851a570_0;
L_000001ef3852dad0 .delay 32 (10,10,10) L_000001ef3852dad0/d;
L_000001ef3852dad0/d .functor MUXZ 32, L_000001ef385500d0, L_000001ef38550088, L_000001ef3851aed0, C4<>;
L_000001ef3852c630 .cmp/gt 32, v000001ef3851a610_0, v000001ef3851a570_0;
L_000001ef3852db70 .delay 32 (10,10,10) L_000001ef3852db70/d;
L_000001ef3852db70/d .functor MUXZ 32, L_000001ef38550160, L_000001ef38550118, L_000001ef3852c630, C4<>;
    .scope S_000001ef384b8bd0;
T_0 ;
    %wait E_000001ef38493230;
    %delay 10, 0;
    %load/vec4 v000001ef3851b150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.0 ;
    %delay 10, 0;
    %load/vec4 v000001ef3851abb0_0;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.1 ;
    %load/vec4 v000001ef3851a430_0;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.2 ;
    %load/vec4 v000001ef3851a4d0_0;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.3 ;
    %load/vec4 v000001ef3851b5b0_0;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.4 ;
    %delay 10, 0;
    %load/vec4 v000001ef3851bb50_0;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.5 ;
    %load/vec4 v000001ef3851a110_0;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.6 ;
    %delay 10, 0;
    %load/vec4 v000001ef3851b290_0;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.7 ;
    %delay 10, 0;
    %load/vec4 v000001ef3851b3d0_0;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.8 ;
    %load/vec4 v000001ef3851b010_0;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.16 ;
    %delay 10, 0;
    %load/vec4 v000001ef3851a250_0;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.21 ;
    %load/vec4 v000001ef3851b790_0;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.24 ;
    %load/vec4 v000001ef3851a930_0;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.25 ;
    %load/vec4 v000001ef3851a9d0_0;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.26 ;
    %load/vec4 v000001ef3851b470_0;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.27 ;
    %load/vec4 v000001ef3851a390_0;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.28 ;
    %load/vec4 v000001ef3851a1b0_0;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.29 ;
    %load/vec4 v000001ef3851b0b0_0;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.30 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.31 ;
    %load/vec4 v000001ef3851bab0_0;
    %pad/u 32;
    %store/vec4 v000001ef3851b1f0_0, 0, 32;
    %jmp T_0.33;
T_0.33 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ef38493f30;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef3851b330_0, 0, 1;
    %vpi_call 2 21 "$dumpfile", "alu_wave.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ef38493f30 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef3851aa70_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef3851aa70_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ef3851ab10_0, 0, 5;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001ef3851a570_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001ef3851a610_0, 0, 32;
    %delay 30, 0;
    %load/vec4 v000001ef3851a750_0;
    %cmpi/ne 15, 0, 32;
    %jmp/0xz  T_1.0, 6;
    %vpi_call 2 38 "$display", "ASSERTION FAILED in %m: RESULT != %0d [original value %0d] in line %0d", 32'b00000000000000000000000000001111, v000001ef3851a750_0, 32'sb00000000000000000000000000100100 {0 0 0};
    %vpi_call 2 39 "$finish" {0 0 0};
T_1.0 ;
    %vpi_call 2 38 "$display", "TEST 0 : ADD Passed!" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ef3851ab10_0, 0, 5;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001ef3851a570_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001ef3851a610_0, 0, 32;
    %delay 30, 0;
    %load/vec4 v000001ef3851a750_0;
    %cmpi/ne 20, 0, 32;
    %jmp/0xz  T_1.2, 6;
    %vpi_call 2 49 "$display", "ASSERTION FAILED in %m: RESULT != %0d [original value %0d] in line %0d", 32'b00000000000000000000000000010100, v000001ef3851a750_0, 32'sb00000000000000000000000000101111 {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
T_1.2 ;
    %vpi_call 2 49 "$display", "TEST 1 : Shift Left Logical Passed!" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001ef3851ab10_0, 0, 5;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v000001ef3851a570_0, 0, 32;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v000001ef3851a610_0, 0, 32;
    %delay 30, 0;
    %load/vec4 v000001ef3851a750_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.4, 6;
    %vpi_call 2 60 "$display", "ASSERTION FAILED in %m: RESULT != %0d [original value %0d] in line %0d", 32'b00000000000000000000000000000000, v000001ef3851a750_0, 32'sb00000000000000000000000000111010 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
T_1.4 ;
    %vpi_call 2 60 "$display", "TEST 2 : Set Less Than Passed!" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001ef3851ab10_0, 0, 5;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v000001ef3851a570_0, 0, 32;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v000001ef3851a610_0, 0, 32;
    %delay 30, 0;
    %load/vec4 v000001ef3851a750_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.6, 6;
    %vpi_call 2 71 "$display", "ASSERTION FAILED in %m: RESULT != %0d [original value %0d] in line %0d", 32'b00000000000000000000000000000001, v000001ef3851a750_0, 32'sb00000000000000000000000001000101 {0 0 0};
    %vpi_call 2 72 "$finish" {0 0 0};
T_1.6 ;
    %vpi_call 2 71 "$display", "TEST 4 : Set Less Than Unsigned Passed!" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001ef3851ab10_0, 0, 5;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v000001ef3851a570_0, 0, 32;
    %pushi/vec4 56, 0, 32;
    %store/vec4 v000001ef3851a610_0, 0, 32;
    %delay 30, 0;
    %load/vec4 v000001ef3851a750_0;
    %cmpi/ne 53, 0, 32;
    %jmp/0xz  T_1.8, 6;
    %vpi_call 2 82 "$display", "ASSERTION FAILED in %m: RESULT != %0d [original value %0d] in line %0d", 32'b00000000000000000000000000110101, v000001ef3851a750_0, 32'sb00000000000000000000000001010000 {0 0 0};
    %vpi_call 2 83 "$finish" {0 0 0};
T_1.8 ;
    %vpi_call 2 82 "$display", "TEST 5: XOR Passed!" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000001ef3851ab10_0, 0, 5;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v000001ef3851a570_0, 0, 32;
    %pushi/vec4 56, 0, 32;
    %store/vec4 v000001ef3851a610_0, 0, 32;
    %delay 30, 0;
    %load/vec4 v000001ef3851a750_0;
    %cmpi/ne 61, 0, 32;
    %jmp/0xz  T_1.10, 6;
    %vpi_call 2 94 "$display", "ASSERTION FAILED in %m: RESULT != %0d [original value %0d] in line %0d", 32'b00000000000000000000000000111101, v000001ef3851a750_0, 32'sb00000000000000000000000001011100 {0 0 0};
    %vpi_call 2 95 "$finish" {0 0 0};
T_1.10 ;
    %vpi_call 2 94 "$display", "TEST 7: OR Passed!" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v000001ef3851ab10_0, 0, 5;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v000001ef3851a570_0, 0, 32;
    %pushi/vec4 56, 0, 32;
    %store/vec4 v000001ef3851a610_0, 0, 32;
    %delay 30, 0;
    %load/vec4 v000001ef3851a750_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_1.12, 6;
    %vpi_call 2 105 "$display", "ASSERTION FAILED in %m: RESULT != %0d [original value %0d] in line %0d", 32'b00000000000000000000000000001000, v000001ef3851a750_0, 32'sb00000000000000000000000001100111 {0 0 0};
    %vpi_call 2 106 "$finish" {0 0 0};
T_1.12 ;
    %vpi_call 2 105 "$display", "TEST 7: AND Passed!" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001ef3851ab10_0, 0, 5;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000001ef3851a570_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001ef3851a610_0, 0, 32;
    %delay 30, 0;
    %load/vec4 v000001ef3851a750_0;
    %cmpi/ne 5, 0, 32;
    %jmp/0xz  T_1.14, 6;
    %vpi_call 2 116 "$display", "ASSERTION FAILED in %m: RESULT != %0d [original value %0d] in line %0d", 32'b00000000000000000000000000000101, v000001ef3851a750_0, 32'sb00000000000000000000000001110010 {0 0 0};
    %vpi_call 2 117 "$finish" {0 0 0};
T_1.14 ;
    %vpi_call 2 116 "$display", "TEST 16 : SUB Passed!" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v000001ef3851ab10_0, 0, 5;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001ef3851a570_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001ef3851a610_0, 0, 32;
    %delay 30, 0;
    %load/vec4 v000001ef3851a750_0;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.16, 6;
    %vpi_call 2 127 "$display", "ASSERTION FAILED in %m: RESULT != %0d [original value %0d] in line %0d", 32'b00000000000000000000000000001010, v000001ef3851a750_0, 32'sb00000000000000000000000001111101 {0 0 0};
    %vpi_call 2 128 "$finish" {0 0 0};
T_1.16 ;
    %vpi_call 2 127 "$display", "TEST 24 : Multiplication Passed!" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v000001ef3851ab10_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001ef3851a570_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001ef3851a610_0, 0, 32;
    %delay 30, 0;
    %load/vec4 v000001ef3851a750_0;
    %cmpi/ne 5, 0, 32;
    %jmp/0xz  T_1.18, 6;
    %vpi_call 2 138 "$display", "ASSERTION FAILED in %m: RESULT != %0d [original value %0d] in line %0d", 32'b00000000000000000000000000000101, v000001ef3851a750_0, 32'sb00000000000000000000000010001000 {0 0 0};
    %vpi_call 2 139 "$finish" {0 0 0};
T_1.18 ;
    %vpi_call 2 138 "$display", "TEST 28 : Divition Passed!" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v000001ef3851ab10_0, 0, 5;
    %pushi/vec4 27, 0, 32;
    %store/vec4 v000001ef3851a570_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001ef3851a610_0, 0, 32;
    %delay 30, 0;
    %load/vec4 v000001ef3851a750_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_1.20, 6;
    %vpi_call 2 149 "$display", "ASSERTION FAILED in %m: RESULT != %0d [original value %0d] in line %0d", 32'b00000000000000000000000000000010, v000001ef3851a750_0, 32'sb00000000000000000000000010010011 {0 0 0};
    %vpi_call 2 150 "$finish" {0 0 0};
T_1.20 ;
    %vpi_call 2 149 "$display", "TEST 29 : Remainder Passed!" {0 0 0};
    %delay 5000, 0;
    %vpi_call 2 153 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001ef38493f30;
T_2 ;
    %delay 40, 0;
    %load/vec4 v000001ef3851b330_0;
    %inv;
    %store/vec4 v000001ef3851b330_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_TestBench.v";
    "./alu.v";
