<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64RegisterInfo.h source code [llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AArch64RegisterInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64RegisterInfo.h.html'>AArch64RegisterInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//==- AArch64RegisterInfo.h - AArch64 Register Information Impl --*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the AArch64 implementation of the MRegisterInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AARCH64_AARCH64REGISTERINFO_H">LLVM_LIB_TARGET_AARCH64_AARCH64REGISTERINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AARCH64_AARCH64REGISTERINFO_H" data-ref="_M/LLVM_LIB_TARGET_AARCH64_AARCH64REGISTERINFO_H">LLVM_LIB_TARGET_AARCH64_AARCH64REGISTERINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_HEADER" data-ref="_M/GET_REGINFO_HEADER">GET_REGINFO_HEADER</dfn></u></td></tr>
<tr><th id="17">17</th><td><u>#include <span class='error' title="&apos;AArch64GenRegisterInfo.inc&apos; file not found">"AArch64GenRegisterInfo.inc"</span></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" id="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="22">22</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" id="llvm::RegScavenger">RegScavenger</a>;</td></tr>
<tr><th id="23">23</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" id="llvm::TargetRegisterClass">TargetRegisterClass</a>;</td></tr>
<tr><th id="24">24</th><td><b>class</b> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" id="llvm::Triple">Triple</a>;</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>class</b> <dfn class="type def" id="llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</dfn> final : <b>public</b> AArch64GenRegisterInfo {</td></tr>
<tr><th id="27">27</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="decl" id="llvm::AArch64RegisterInfo::TT" title='llvm::AArch64RegisterInfo::TT' data-ref="llvm::AArch64RegisterInfo::TT">TT</dfn>;</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>public</b>:</td></tr>
<tr><th id="30">30</th><td>  <dfn class="decl" id="_ZN4llvm19AArch64RegisterInfoC1ERKNS_6TripleE" title='llvm::AArch64RegisterInfo::AArch64RegisterInfo' data-ref="_ZN4llvm19AArch64RegisterInfoC1ERKNS_6TripleE">AArch64RegisterInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col1 decl" id="1TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="1TT">TT</dfn>);</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td>  <i>// FIXME: This should be tablegen'd like getDwarfRegNum is</i></td></tr>
<tr><th id="33">33</th><td>  <em>int</em> <dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo12getSEHRegNumEj" title='llvm::AArch64RegisterInfo::getSEHRegNum' data-ref="_ZNK4llvm19AArch64RegisterInfo12getSEHRegNumEj">getSEHRegNum</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="2i" title='i' data-type='unsigned int' data-ref="2i">i</dfn>) <em>const</em> {</td></tr>
<tr><th id="34">34</th><td>    <b>return</b> getEncodingValue(i);</td></tr>
<tr><th id="35">35</th><td>  }</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo13isReservedRegERKNS_15MachineFunctionEj" title='llvm::AArch64RegisterInfo::isReservedReg' data-ref="_ZNK4llvm19AArch64RegisterInfo13isReservedRegERKNS_15MachineFunctionEj">isReservedReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="3MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="3MF">MF</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="4Reg" title='Reg' data-type='unsigned int' data-ref="4Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="38">38</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo19isAnyArgRegReservedERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::isAnyArgRegReserved' data-ref="_ZNK4llvm19AArch64RegisterInfo19isAnyArgRegReservedERKNS_15MachineFunctionE">isAnyArgRegReserved</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="5MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="5MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="39">39</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo27emitReservedArgRegCallErrorERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::emitReservedArgRegCallError' data-ref="_ZNK4llvm19AArch64RegisterInfo27emitReservedArgRegCallErrorERKNS_15MachineFunctionE">emitReservedArgRegCallError</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="6MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="6MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo27UpdateCustomCalleeSavedRegsERNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::UpdateCustomCalleeSavedRegs' data-ref="_ZNK4llvm19AArch64RegisterInfo27UpdateCustomCalleeSavedRegsERNS_15MachineFunctionE">UpdateCustomCalleeSavedRegs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="7MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="7MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="42">42</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo29UpdateCustomCallPreservedMaskERNS_15MachineFunctionEPPKj" title='llvm::AArch64RegisterInfo::UpdateCustomCallPreservedMask' data-ref="_ZNK4llvm19AArch64RegisterInfo29UpdateCustomCallPreservedMaskERNS_15MachineFunctionEPPKj">UpdateCustomCallPreservedMask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="8MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="8MF">MF</dfn>,</td></tr>
<tr><th id="43">43</th><td>                                     <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> **<dfn class="local col9 decl" id="9Mask" title='Mask' data-type='const uint32_t **' data-ref="9Mask">Mask</dfn>) <em>const</em>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <i class="doc">/// Code Generation virtual methods...</i></td></tr>
<tr><th id="46">46</th><td>  <em>const</em> MCPhysReg *<dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm19AArch64RegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</dfn>(<em>const</em> MachineFunction *MF) <em>const</em> override;</td></tr>
<tr><th id="47">47</th><td>  <em>const</em> MCPhysReg *</td></tr>
<tr><th id="48">48</th><td>  <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::getCalleeSavedRegsViaCopy' data-ref="_ZNK4llvm19AArch64RegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE">getCalleeSavedRegsViaCopy</dfn>(<em>const</em> MachineFunction *MF) <em>const</em>;</td></tr>
<tr><th id="49">49</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEi" title='llvm::AArch64RegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm19AArch64RegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEi">getCallPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="10MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="10MF">MF</dfn>,</td></tr>
<tr><th id="50">50</th><td>                                       CallingConv::ID) <em>const</em> override;</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo18getCSRFirstUseCostEv" title='llvm::AArch64RegisterInfo::getCSRFirstUseCost' data-ref="_ZNK4llvm19AArch64RegisterInfo18getCSRFirstUseCostEv">getCSRFirstUseCost</dfn>() <em>const</em> override {</td></tr>
<tr><th id="53">53</th><td>    <i>// The cost will be compared against BlockFrequency where entry has the</i></td></tr>
<tr><th id="54">54</th><td><i>    // value of 1 &lt;&lt; 14. A value of 5 will choose to spill or split really</i></td></tr>
<tr><th id="55">55</th><td><i>    // cold path instead of using a callee-saved register.</i></td></tr>
<tr><th id="56">56</th><td>    <b>return</b> <var>5</var>;</td></tr>
<tr><th id="57">57</th><td>  }</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="60">60</th><td>  <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" title='llvm::AArch64RegisterInfo::getSubClassWithSubReg' data-ref="_ZNK4llvm19AArch64RegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj">getSubClassWithSubReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="11RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="11RC">RC</dfn>,</td></tr>
<tr><th id="61">61</th><td>                        <em>unsigned</em> <dfn class="local col2 decl" id="12Idx" title='Idx' data-type='unsigned int' data-ref="12Idx">Idx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <i>// Calls involved in thread-local variable lookup save more registers than</i></td></tr>
<tr><th id="64">64</th><td><i>  // normal calls, so they need a different mask to represent this.</i></td></tr>
<tr><th id="65">65</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo23getTLSCallPreservedMaskEv" title='llvm::AArch64RegisterInfo::getTLSCallPreservedMask' data-ref="_ZNK4llvm19AArch64RegisterInfo23getTLSCallPreservedMaskEv">getTLSCallPreservedMask</dfn>() <em>const</em>;</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <i>// Funclets on ARM64 Windows don't preserve any registers.</i></td></tr>
<tr><th id="68">68</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo18getNoPreservedMaskEv" title='llvm::AArch64RegisterInfo::getNoPreservedMask' data-ref="_ZNK4llvm19AArch64RegisterInfo18getNoPreservedMaskEv">getNoPreservedMask</dfn>() <em>const</em> override;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <i class="doc">/// getThisReturnPreservedMask - Returns a call preserved mask specific to the</i></td></tr>
<tr><th id="71">71</th><td><i class="doc">  /// case that 'returned' is on an i64 first argument if the calling convention</i></td></tr>
<tr><th id="72">72</th><td><i class="doc">  /// is one that can (partially) model this attribute with a preserved mask</i></td></tr>
<tr><th id="73">73</th><td><i class="doc">  /// (i.e. it is a calling convention that uses the same register for the first</i></td></tr>
<tr><th id="74">74</th><td><i class="doc">  /// i64 argument and an i64 return value)</i></td></tr>
<tr><th id="75">75</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="76">76</th><td><i class="doc">  /// Should return NULL in the case that the calling convention does not have</i></td></tr>
<tr><th id="77">77</th><td><i class="doc">  /// this property</i></td></tr>
<tr><th id="78">78</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo26getThisReturnPreservedMaskERKNS_15MachineFunctionEi" title='llvm::AArch64RegisterInfo::getThisReturnPreservedMask' data-ref="_ZNK4llvm19AArch64RegisterInfo26getThisReturnPreservedMaskERKNS_15MachineFunctionEi">getThisReturnPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="13MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="13MF">MF</dfn>,</td></tr>
<tr><th id="79">79</th><td>                                             CallingConv::ID) <em>const</em>;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <i class="doc">/// Stack probing calls preserve different CSRs to the normal CC.</i></td></tr>
<tr><th id="82">82</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo33getWindowsStackProbePreservedMaskEv" title='llvm::AArch64RegisterInfo::getWindowsStackProbePreservedMask' data-ref="_ZNK4llvm19AArch64RegisterInfo33getWindowsStackProbePreservedMaskEv">getWindowsStackProbePreservedMask</dfn>() <em>const</em>;</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  BitVector <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::getReservedRegs' data-ref="_ZNK4llvm19AArch64RegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn>(<em>const</em> MachineFunction &amp;MF) <em>const</em> override;</td></tr>
<tr><th id="85">85</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo16isAsmClobberableERKNS_15MachineFunctionEj" title='llvm::AArch64RegisterInfo::isAsmClobberable' data-ref="_ZNK4llvm19AArch64RegisterInfo16isAsmClobberableERKNS_15MachineFunctionEj">isAsmClobberable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="14MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="14MF">MF</dfn>,</td></tr>
<tr><th id="86">86</th><td>                       <em>unsigned</em> <dfn class="local col5 decl" id="15PhysReg" title='PhysReg' data-type='unsigned int' data-ref="15PhysReg">PhysReg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="87">87</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo17isConstantPhysRegEj" title='llvm::AArch64RegisterInfo::isConstantPhysReg' data-ref="_ZNK4llvm19AArch64RegisterInfo17isConstantPhysRegEj">isConstantPhysReg</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="16PhysReg" title='PhysReg' data-type='unsigned int' data-ref="16PhysReg">PhysReg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="88">88</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="89">89</th><td>  <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::AArch64RegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm19AArch64RegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="17MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="17MF">MF</dfn>,</td></tr>
<tr><th id="90">90</th><td>                     <em>unsigned</em> <dfn class="local col8 decl" id="18Kind" title='Kind' data-type='unsigned int' data-ref="18Kind">Kind</dfn> = <var>0</var>) <em>const</em> override;</td></tr>
<tr><th id="91">91</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="92">92</th><td>  <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE" title='llvm::AArch64RegisterInfo::getCrossCopyRegClass' data-ref="_ZNK4llvm19AArch64RegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE">getCrossCopyRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="19RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="19RC">RC</dfn>) <em>const</em> override;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::requiresRegisterScavenging' data-ref="_ZNK4llvm19AArch64RegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE">requiresRegisterScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="20MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="20MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="95">95</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo23useFPForScavengingIndexERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::useFPForScavengingIndex' data-ref="_ZNK4llvm19AArch64RegisterInfo23useFPForScavengingIndexERKNS_15MachineFunctionE">useFPForScavengingIndex</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="21MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="21MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="96">96</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::requiresFrameIndexScavenging' data-ref="_ZNK4llvm19AArch64RegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE">requiresFrameIndexScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="22MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="22MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo17needsFrameBaseRegEPil" title='llvm::AArch64RegisterInfo::needsFrameBaseReg' data-ref="_ZNK4llvm19AArch64RegisterInfo17needsFrameBaseRegEPil">needsFrameBaseReg</dfn>(MachineInstr *<dfn class="local col3 decl" id="23MI" title='MI' data-type='int *' data-ref="23MI">MI</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="24Offset" title='Offset' data-type='int64_t' data-ref="24Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="99">99</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo18isFrameOffsetLegalEPKijl" title='llvm::AArch64RegisterInfo::isFrameOffsetLegal' data-ref="_ZNK4llvm19AArch64RegisterInfo18isFrameOffsetLegalEPKijl">isFrameOffsetLegal</dfn>(<em>const</em> MachineInstr *<dfn class="local col5 decl" id="25MI" title='MI' data-type='const int *' data-ref="25MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="26BaseReg" title='BaseReg' data-type='unsigned int' data-ref="26BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="100">100</th><td>                          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="27Offset" title='Offset' data-type='int64_t' data-ref="27Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="101">101</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo28materializeFrameBaseRegisterEPijil" title='llvm::AArch64RegisterInfo::materializeFrameBaseRegister' data-ref="_ZNK4llvm19AArch64RegisterInfo28materializeFrameBaseRegisterEPijil">materializeFrameBaseRegister</dfn>(MachineBasicBlock *<dfn class="local col8 decl" id="28MBB" title='MBB' data-type='int *' data-ref="28MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="29BaseReg" title='BaseReg' data-type='unsigned int' data-ref="29BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="102">102</th><td>                                    <em>int</em> <dfn class="local col0 decl" id="30FrameIdx" title='FrameIdx' data-type='int' data-ref="30FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="103">103</th><td>                                    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="31Offset" title='Offset' data-type='int64_t' data-ref="31Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="104">104</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo17resolveFrameIndexERijl" title='llvm::AArch64RegisterInfo::resolveFrameIndex' data-ref="_ZNK4llvm19AArch64RegisterInfo17resolveFrameIndexERijl">resolveFrameIndex</dfn>(MachineInstr &amp;<dfn class="local col2 decl" id="32MI" title='MI' data-type='int &amp;' data-ref="32MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="33BaseReg" title='BaseReg' data-type='unsigned int' data-ref="33BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="105">105</th><td>                         <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="34Offset" title='Offset' data-type='int64_t' data-ref="34Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="106">106</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo19eliminateFrameIndexEiijPNS_12RegScavengerE" title='llvm::AArch64RegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm19AArch64RegisterInfo19eliminateFrameIndexEiijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(MachineBasicBlock::iterator <dfn class="local col5 decl" id="35II" title='II' data-type='int' data-ref="35II">II</dfn>, <em>int</em> <dfn class="local col6 decl" id="36SPAdj" title='SPAdj' data-type='int' data-ref="36SPAdj">SPAdj</dfn>,</td></tr>
<tr><th id="107">107</th><td>                           <em>unsigned</em> <dfn class="local col7 decl" id="37FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="37FIOperandNum">FIOperandNum</dfn>,</td></tr>
<tr><th id="108">108</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col8 decl" id="38RS" title='RS' data-type='llvm::RegScavenger *' data-ref="38RS">RS</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="109">109</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo20cannotEliminateFrameERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::cannotEliminateFrame' data-ref="_ZNK4llvm19AArch64RegisterInfo20cannotEliminateFrameERKNS_15MachineFunctionE">cannotEliminateFrame</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="39MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="39MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::requiresVirtualBaseRegisters' data-ref="_ZNK4llvm19AArch64RegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE">requiresVirtualBaseRegisters</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="40MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="40MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="112">112</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::hasBasePointer' data-ref="_ZNK4llvm19AArch64RegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="41MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="41MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="113">113</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo15getBaseRegisterEv" title='llvm::AArch64RegisterInfo::getBaseRegister' data-ref="_ZNK4llvm19AArch64RegisterInfo15getBaseRegisterEv">getBaseRegister</dfn>() <em>const</em>;</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <i>// Debug information queries.</i></td></tr>
<tr><th id="116">116</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19AArch64RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="42MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="42MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::getRegPressureLimit' data-ref="_ZNK4llvm19AArch64RegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE">getRegPressureLimit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="43RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="43RC">RC</dfn>,</td></tr>
<tr><th id="119">119</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="44MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="44MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19AArch64RegisterInfo26trackLivenessAfterRegAllocERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::trackLivenessAfterRegAlloc' data-ref="_ZNK4llvm19AArch64RegisterInfo26trackLivenessAfterRegAllocERKNS_15MachineFunctionE">trackLivenessAfterRegAlloc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>&amp;) <em>const</em> override {</td></tr>
<tr><th id="122">122</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="123">123</th><td>  }</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm19AArch64RegisterInfo23getLocalAddressRegisterERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::getLocalAddressRegister' data-ref="_ZNK4llvm19AArch64RegisterInfo23getLocalAddressRegisterERKNS_15MachineFunctionE">getLocalAddressRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="45MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="45MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="126">126</th><td>};</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><u>#<span data-ppcond="13">endif</span></u></td></tr>
<tr><th id="131">131</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AArch64A57FPLoadBalancing.cpp.html'>llvm/llvm/lib/Target/AArch64/AArch64A57FPLoadBalancing.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
