-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
-- Date        : Fri Feb 25 10:53:16 2022
-- Host        : AW13R3 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               v:/srcs/sources/bd/zxnexys/ip/zxnexys_zxrtc_0_0/zxnexys_zxrtc_0_0_sim_netlist.vhdl
-- Design      : zxnexys_zxrtc_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_SRL_FIFO is
  port (
    Rc_Data_Exists : out STD_LOGIC;
    Rc_fifo_data : out STD_LOGIC_VECTOR ( 0 to 7 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Addr_Counters[3].FDRE_I_0\ : out STD_LOGIC;
    \Addr_Counters[1].FDRE_I_0\ : out STD_LOGIC;
    Bus2IIC_Reset : in STD_LOGIC;
    D_0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FIFO_RAM[0].SRL16E_I_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Rc_fifo_rd : in STD_LOGIC;
    Rc_fifo_rd_d : in STD_LOGIC;
    Rc_fifo_wr_d : in STD_LOGIC;
    Rc_fifo_wr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_SRL_FIFO : entity is "SRL_FIFO";
end zxnexys_zxrtc_0_0_SRL_FIFO;

architecture STRUCTURE of zxnexys_zxrtc_0_0_SRL_FIFO is
  signal \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1__1_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\ : STD_LOGIC;
  signal \^rc_data_exists\ : STD_LOGIC;
  signal Rc_addr : STD_LOGIC_VECTOR ( 0 to 3 );
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Data_Exists_DFF_i_2__0\ : label is "soft_lutpair33";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I ";
  attribute box_type of \FIFO_RAM[2].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I ";
  attribute box_type of \FIFO_RAM[3].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I ";
  attribute box_type of \FIFO_RAM[4].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I ";
  attribute box_type of \FIFO_RAM[5].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I ";
  attribute box_type of \FIFO_RAM[6].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I ";
  attribute box_type of \FIFO_RAM[7].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I ";
  attribute SOFT_HLUTNM of \sr_i[2]_i_1\ : label is "soft_lutpair33";
begin
  Rc_Data_Exists <= \^rc_data_exists\;
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_3,
      Q => Rc_addr(0),
      R => Bus2IIC_Reset
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => Rc_addr(2),
      DI(1) => Rc_addr(1),
      DI(0) => Rc_addr(0),
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1__1_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => Rc_addr(0),
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00000000"
    )
        port map (
      I0 => Rc_addr(1),
      I1 => Rc_addr(2),
      I2 => Rc_addr(3),
      I3 => Rc_addr(0),
      I4 => \Addr_Counters[0].MUXCY_L_I_0\,
      I5 => \Addr_Counters[0].MUXCY_L_I_1\,
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => Rc_fifo_wr_d,
      I1 => Rc_fifo_wr,
      I2 => Rc_addr(0),
      I3 => Rc_addr(3),
      I4 => Rc_addr(2),
      I5 => Rc_addr(1),
      O => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_2,
      Q => Rc_addr(1),
      R => Bus2IIC_Reset
    );
\Addr_Counters[1].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => Rc_addr(1),
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_1,
      Q => Rc_addr(2),
      R => Bus2IIC_Reset
    );
\Addr_Counters[2].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => Rc_addr(2),
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_0,
      Q => Rc_addr(3),
      R => Bus2IIC_Reset
    );
\Addr_Counters[3].XORCY_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => Rc_addr(3),
      O => \Addr_Counters[3].XORCY_I_i_1__1_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D_0,
      Q => \^rc_data_exists\,
      R => Bus2IIC_Reset
    );
\Data_Exists_DFF_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Rc_addr(1),
      I1 => Rc_addr(2),
      I2 => Rc_addr(3),
      I3 => Rc_addr(0),
      O => \Addr_Counters[1].FDRE_I_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(7),
      Q => Rc_fifo_data(0)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(6),
      Q => Rc_fifo_data(1)
    );
\FIFO_RAM[2].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(5),
      Q => Rc_fifo_data(2)
    );
\FIFO_RAM[3].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(4),
      Q => Rc_fifo_data(3)
    );
\FIFO_RAM[4].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(3),
      Q => Rc_fifo_data(4)
    );
\FIFO_RAM[5].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(2),
      Q => Rc_fifo_data(5)
    );
\FIFO_RAM[6].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(1),
      Q => Rc_fifo_data(6)
    );
\FIFO_RAM[7].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(0),
      Q => Rc_fifo_data(7)
    );
\RD_FIFO_CNTRL.ro_prev_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6FF6FFFF"
    )
        port map (
      I0 => Rc_addr(3),
      I1 => Q(3),
      I2 => Rc_addr(0),
      I3 => Q(0),
      I4 => \^rc_data_exists\,
      I5 => \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\,
      O => \Addr_Counters[3].FDRE_I_0\
    );
\RD_FIFO_CNTRL.ro_prev_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => Rc_addr(1),
      I1 => Q(1),
      I2 => Rc_addr(2),
      I3 => Q(2),
      O => \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\
    );
\sr_i[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rc_data_exists\,
      O => D(1)
    );
\sr_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Rc_addr(1),
      I1 => Rc_addr(2),
      I2 => Rc_addr(3),
      I3 => Rc_addr(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_SRL_FIFO_6 is
  port (
    Tx_data_exists_sgl : out STD_LOGIC;
    Tx_fifo_data_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[1].FDRE_I_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_RAM[0].SRL16E_I_0\ : out STD_LOGIC;
    rdCntrFrmTxFifo0 : out STD_LOGIC;
    Data_Exists_DFF_0 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \FIFO_RAM[7].SRL16E_I_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_rst : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 1 );
    callingReadAccess : in STD_LOGIC;
    earlyAckHdr : in STD_LOGIC;
    rdCntrFrmTxFifo : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    Tx_fifo_wr_d : in STD_LOGIC;
    Tx_fifo_wr : in STD_LOGIC;
    shift_reg_ld : in STD_LOGIC;
    \data_int_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_SRL_FIFO_6 : entity is "SRL_FIFO";
end zxnexys_zxrtc_0_0_SRL_FIFO_6;

architecture STRUCTURE of zxnexys_zxrtc_0_0_SRL_FIFO_6 is
  signal \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1__0_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal D : STD_LOGIC;
  signal \^data_exists_dff_0\ : STD_LOGIC;
  signal \FIFO_GEN_DTR.dtre_i_i_2_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal Tx_addr_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^tx_data_exists_sgl\ : STD_LOGIC;
  signal \^tx_fifo_data_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.dtre_i_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.dtre_i_i_2\ : label is "soft_lutpair39";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I ";
  attribute box_type of \FIFO_RAM[2].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I ";
  attribute box_type of \FIFO_RAM[3].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I ";
  attribute box_type of \FIFO_RAM[4].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I ";
  attribute box_type of \FIFO_RAM[5].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I ";
  attribute box_type of \FIFO_RAM[6].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I ";
  attribute box_type of \FIFO_RAM[7].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I ";
  attribute SOFT_HLUTNM of \cr_i[5]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \sr_i[3]_i_1\ : label is "soft_lutpair39";
begin
  Data_Exists_DFF_0 <= \^data_exists_dff_0\;
  Tx_data_exists_sgl <= \^tx_data_exists_sgl\;
  Tx_fifo_data_0(7 downto 0) <= \^tx_fifo_data_0\(7 downto 0);
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_3,
      Q => Tx_addr_0(3),
      R => Tx_fifo_rst
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => Tx_addr_0(1),
      DI(1) => Tx_addr_0(2),
      DI(0) => Tx_addr_0(3),
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1__0_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(3),
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[0].MUXCY_L_I_1\,
      I2 => Tx_addr_0(2),
      I3 => Tx_addr_0(0),
      I4 => Tx_addr_0(3),
      I5 => Tx_addr_0(1),
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFEFFFE"
    )
        port map (
      I0 => Tx_addr_0(1),
      I1 => Tx_addr_0(3),
      I2 => Tx_addr_0(0),
      I3 => Tx_addr_0(2),
      I4 => Tx_fifo_wr_d,
      I5 => Tx_fifo_wr,
      O => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_2,
      Q => Tx_addr_0(2),
      R => Tx_fifo_rst
    );
\Addr_Counters[1].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(2),
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_1,
      Q => Tx_addr_0(1),
      R => Tx_fifo_rst
    );
\Addr_Counters[2].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(1),
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_0,
      Q => Tx_addr_0(0),
      R => Tx_fifo_rst
    );
\Addr_Counters[3].XORCY_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(0),
      O => \Addr_Counters[3].XORCY_I_i_1__0_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D,
      Q => \^tx_data_exists_sgl\,
      R => Tx_fifo_rst
    );
\Data_Exists_DFF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20202"
    )
        port map (
      I0 => Tx_fifo_wr,
      I1 => Tx_fifo_wr_d,
      I2 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      I3 => \Addr_Counters[0].MUXCY_L_I_1\,
      I4 => \^tx_data_exists_sgl\,
      O => D
    );
\FIFO_GEN_DTR.IIC2Bus_IntrEvent[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Tx_addr_0(0),
      O => p_0_in
    );
\FIFO_GEN_DTR.dtre_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555555D5"
    )
        port map (
      I0 => \^tx_data_exists_sgl\,
      I1 => \^tx_fifo_data_0\(0),
      I2 => dynamic_MSMS(1),
      I3 => dynamic_MSMS(0),
      I4 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      O => \^data_exists_dff_0\
    );
\FIFO_GEN_DTR.dtre_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Tx_addr_0(2),
      I1 => Tx_addr_0(0),
      I2 => Tx_addr_0(3),
      I3 => Tx_addr_0(1),
      O => \FIFO_GEN_DTR.dtre_i_i_2_n_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(7),
      Q => \^tx_fifo_data_0\(7)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(6),
      Q => \^tx_fifo_data_0\(6)
    );
\FIFO_RAM[2].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(5),
      Q => \^tx_fifo_data_0\(5)
    );
\FIFO_RAM[3].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(4),
      Q => \^tx_fifo_data_0\(4)
    );
\FIFO_RAM[4].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(3),
      Q => \^tx_fifo_data_0\(3)
    );
\FIFO_RAM[5].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(2),
      Q => \^tx_fifo_data_0\(2)
    );
\FIFO_RAM[6].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(1),
      Q => \^tx_fifo_data_0\(1)
    );
\FIFO_RAM[7].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(0),
      Q => \^tx_fifo_data_0\(0)
    );
\cr_i[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FFFFFF"
    )
        port map (
      I0 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      I1 => dynamic_MSMS(0),
      I2 => \^tx_fifo_data_0\(0),
      I3 => \^tx_data_exists_sgl\,
      I4 => dynamic_MSMS(1),
      O => \FIFO_RAM[0].SRL16E_I_0\
    );
\data_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^tx_fifo_data_0\(0),
      I1 => shift_reg_ld,
      I2 => \data_int_reg[0]\,
      O => \FIFO_RAM[7].SRL16E_I_0\(0)
    );
rdCntrFrmTxFifo_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^data_exists_dff_0\,
      I1 => callingReadAccess,
      I2 => earlyAckHdr,
      O => rdCntrFrmTxFifo0
    );
\sr_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Tx_addr_0(2),
      I1 => Tx_addr_0(0),
      I2 => Tx_addr_0(3),
      I3 => Tx_addr_0(1),
      O => \Addr_Counters[1].FDRE_I_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ is
  port (
    Data_Exists_DFF_0 : out STD_LOGIC;
    dynamic_MSMS : out STD_LOGIC_VECTOR ( 0 to 1 );
    \FIFO_RAM[1].SRL16E_I_0\ : out STD_LOGIC;
    \Addr_Counters[1].FDRE_I_0\ : out STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    D : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ctrlFifoDin : in STD_LOGIC_VECTOR ( 0 to 1 );
    rdCntrFrmTxFifo : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ : entity is "SRL_FIFO";
end \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\;

architecture STRUCTURE of \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ is
  signal \Addr_Counters[0].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[0].MUXCY_L_I_i_3_n_0\ : STD_LOGIC;
  signal \Addr_Counters[1].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[2].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal \^data_exists_dff_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal \^dynamic_msms\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Addr_Counters[0].MUXCY_L_I_i_3\ : label is "soft_lutpair37";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of Data_Exists_DFF_i_3 : label is "soft_lutpair37";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I ";
begin
  Data_Exists_DFF_0 <= \^data_exists_dff_0\;
  dynamic_MSMS(0 to 1) <= \^dynamic_msms\(0 to 1);
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_3,
      Q => \Addr_Counters[0].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \Addr_Counters[2].FDRE_I_n_0\,
      DI(1) => \Addr_Counters[1].FDRE_I_n_0\,
      DI(0) => \Addr_Counters[0].FDRE_I_n_0\,
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[0].FDRE_I_n_0\,
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[2].FDRE_I_n_0\,
      I2 => \Addr_Counters[3].FDRE_I_n_0\,
      I3 => \Addr_Counters[1].FDRE_I_n_0\,
      I4 => \Addr_Counters[0].FDRE_I_n_0\,
      I5 => \Addr_Counters[0].MUXCY_L_I_1\,
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[2].FDRE_I_n_0\,
      I2 => \Addr_Counters[0].FDRE_I_n_0\,
      I3 => \Addr_Counters[3].FDRE_I_n_0\,
      I4 => \Addr_Counters[1].FDRE_I_n_0\,
      O => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_2,
      Q => \Addr_Counters[1].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[1].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[1].FDRE_I_n_0\,
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_1,
      Q => \Addr_Counters[2].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[2].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[2].FDRE_I_n_0\,
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_0,
      Q => \Addr_Counters[3].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[3].XORCY_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[3].FDRE_I_n_0\,
      O => \Addr_Counters[3].XORCY_I_i_1_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D,
      Q => \^data_exists_dff_0\,
      R => Tx_fifo_rst
    );
Data_Exists_DFF_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Addr_Counters[1].FDRE_I_n_0\,
      I1 => \Addr_Counters[3].FDRE_I_n_0\,
      I2 => \Addr_Counters[0].FDRE_I_n_0\,
      I3 => \Addr_Counters[2].FDRE_I_n_0\,
      O => \Addr_Counters[1].FDRE_I_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Addr_Counters[0].FDRE_I_n_0\,
      A1 => \Addr_Counters[1].FDRE_I_n_0\,
      A2 => \Addr_Counters[2].FDRE_I_n_0\,
      A3 => \Addr_Counters[3].FDRE_I_n_0\,
      CE => CI,
      CLK => s_axi_aclk,
      D => ctrlFifoDin(0),
      Q => \^dynamic_msms\(0)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Addr_Counters[0].FDRE_I_n_0\,
      A1 => \Addr_Counters[1].FDRE_I_n_0\,
      A2 => \Addr_Counters[2].FDRE_I_n_0\,
      A3 => \Addr_Counters[3].FDRE_I_n_0\,
      CE => CI,
      CLK => s_axi_aclk,
      D => ctrlFifoDin(1),
      Q => \^dynamic_msms\(1)
    );
\cr_i[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^dynamic_msms\(1),
      I1 => \cr_i_reg[2]\,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      O => \FIFO_RAM[1].SRL16E_I_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_address_decoder is
  port (
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ : out STD_LOGIC;
    Bus_RNW_reg_reg_0 : out STD_LOGIC;
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    Q : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\ : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\ : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_arready_INST_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \cr_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]_1\ : in STD_LOGIC;
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]\ : in STD_LOGIC;
    p_1_in13_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_0\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[4]\ : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]\ : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[6]\ : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC;
    AXI_IP2Bus_WrAck2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_address_decoder : entity is "address_decoder";
end zxnexys_zxrtc_0_0_address_decoder;

architecture STRUCTURE of zxnexys_zxrtc_0_0_address_decoder is
  signal AXI_Bus2IP_CS : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^bus2iic_wrce\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal Bus_RNW_reg_i_1_n_0 : STD_LOGIC;
  signal \^bus_rnw_reg_reg_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\ : STD_LOGIC;
  signal \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\ : STD_LOGIC;
  signal ce_expnd_i_0 : STD_LOGIC;
  signal ce_expnd_i_1 : STD_LOGIC;
  signal ce_expnd_i_14 : STD_LOGIC;
  signal ce_expnd_i_15 : STD_LOGIC;
  signal ce_expnd_i_16 : STD_LOGIC;
  signal ce_expnd_i_17 : STD_LOGIC;
  signal ce_expnd_i_24 : STD_LOGIC;
  signal ce_expnd_i_26 : STD_LOGIC;
  signal ce_expnd_i_6 : STD_LOGIC;
  signal ce_expnd_i_7 : STD_LOGIC;
  signal ce_expnd_i_8 : STD_LOGIC;
  signal ce_expnd_i_9 : STD_LOGIC;
  signal cs_ce_clr : STD_LOGIC;
  signal \^is_read_reg\ : STD_LOGIC;
  signal \^is_write_reg\ : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal pselect_hit_i_2 : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_8_n_0\ : STD_LOGIC;
  signal s_axi_wready_INST_0_i_1_n_0 : STD_LOGIC;
  signal \^sw_rst_cond\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI_IP2Bus_RdAck2_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of AXI_IP2Bus_WrAck2_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of Bus_RNW_reg_i_1 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.Tx_fifo_wr_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \GPO_GEN.gpo_i[31]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \MEM_DECODE_GEN[0].cs_out_i[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \cr_i[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ip_irpt_enable_reg[7]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of irpt_wrack_d1_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[1]_i_5\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[7]_i_4\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[7]_i_5\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \timing_param_thddat_i[8]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \timing_param_tlow_i[8]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \timing_param_tsusta_i[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \timing_param_tsusto_i[8]_i_1\ : label is "soft_lutpair52";
begin
  Bus2IIC_WrCE(6 downto 0) <= \^bus2iic_wrce\(6 downto 0);
  Bus_RNW_reg_reg_0 <= \^bus_rnw_reg_reg_0\;
  \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ <= \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\;
  is_read_reg <= \^is_read_reg\;
  is_write_reg <= \^is_write_reg\;
  sw_rst_cond <= \^sw_rst_cond\;
AXI_IP2Bus_RdAck2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => p_18_in,
      I1 => AXI_Bus2IP_CS(2),
      I2 => AXI_Bus2IP_CS(0),
      I3 => AXI_IP2Bus_WrAck2_reg,
      O => AXI_IP2Bus_RdAck20
    );
AXI_IP2Bus_WrAck2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => p_18_in,
      I1 => AXI_Bus2IP_CS(2),
      I2 => AXI_Bus2IP_CS(0),
      I3 => AXI_IP2Bus_WrAck2_reg,
      O => AXI_IP2Bus_WrAck20
    );
Bus_RNW_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_IP2Bus_WrAck2_reg,
      I1 => Q,
      I2 => \^bus_rnw_reg_reg_0\,
      O => Bus_RNW_reg_i_1_n_0
    );
Bus_RNW_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus_RNW_reg_i_1_n_0,
      Q => \^bus_rnw_reg_reg_0\,
      R => '0'
    );
\FIFO_GEN_DTR.Tx_fifo_wr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_15_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(5)
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      O => ce_expnd_i_24
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_24,
      Q => p_24_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\
    );
\GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\,
      Q => p_18_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_17
    );
\GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_17,
      Q => p_17_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_16
    );
\GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_16,
      Q => p_16_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      O => ce_expnd_i_15
    );
\GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_15,
      Q => p_15_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      O => ce_expnd_i_14
    );
\GEN_BKEND_CE_REGISTERS[20].ce_out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_14,
      Q => p_14_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_9
    );
\GEN_BKEND_CE_REGISTERS[25].ce_out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_9,
      Q => p_9_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      O => ce_expnd_i_8
    );
\GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_8,
      Q => p_8_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_7
    );
\GEN_BKEND_CE_REGISTERS[27].ce_out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_7,
      Q => p_7_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_6
    );
\GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_6,
      Q => p_6_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      O => ce_expnd_i_1
    );
\GEN_BKEND_CE_REGISTERS[33].ce_out_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_1,
      Q => p_1_in_0,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^is_write_reg\,
      I1 => s_axi_aresetn,
      I2 => \^is_read_reg\,
      O => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_0
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_0,
      Q => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_26
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_26,
      Q => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      R => cs_ce_clr
    );
\GPO_GEN.gpo_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => p_8_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \GPO_GEN.gpo_i_reg[31]\,
      O => \WDATA_reg[0]\
    );
\MEM_DECODE_GEN[0].cs_out_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => pselect_hit_i_2
    );
\MEM_DECODE_GEN[0].cs_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => pselect_hit_i_2,
      Q => AXI_Bus2IP_CS(2),
      R => cs_ce_clr
    );
\MEM_DECODE_GEN[2].cs_out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      Q => AXI_Bus2IP_CS(0),
      R => cs_ce_clr
    );
\RD_FIFO_CNTRL.Rc_fifo_rd_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_14_in,
      O => Bus2IIC_RdCE(0)
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_9_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(4)
    );
\cr_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_17_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(6)
    );
\cr_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B888BBB8B88"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \^bus2iic_wrce\(6),
      I2 => \cr_i_reg[2]\(0),
      I3 => \cr_i_reg[2]_0\(1),
      I4 => firstDynStartSeen,
      I5 => \cr_i_reg[2]_1\,
      O => \WDATA_reg[5]\(1)
    );
\cr_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FBFBFB08"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => p_17_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \cr_i_reg[2]_0\(0),
      I4 => cr_txModeSelect_set,
      I5 => cr_txModeSelect_clr,
      O => \WDATA_reg[5]\(0)
    );
\ip_irpt_enable_reg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_24_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => E(0)
    );
irpt_wrack_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I1 => \^bus_rnw_reg_reg_0\,
      I2 => p_24_in,
      O => irpt_wrack
    );
reset_trig_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sw_rst_cond\,
      I1 => sw_rst_cond_d1,
      O => reset_trig0
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => s_axi_wready_INST_0_i_1_n_0,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\,
      I2 => AXI_IP2Bus_RdAck1,
      I3 => AXI_IP2Bus_RdAck2,
      O => \^is_read_reg\
    );
\s_axi_rdata_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF888F888F888F8"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[0]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => \s_axi_rdata_i_reg[0]_0\,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(0),
      O => D(0)
    );
\s_axi_rdata_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD5D0000"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[1]\,
      I1 => \s_axi_rdata_i_reg[1]_0\,
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \s_axi_rdata_i_reg[1]_1\,
      I4 => \s_axi_rdata_i[7]_i_3_n_0\,
      I5 => \s_axi_rdata_i[1]_i_5_n_0\,
      O => D(1)
    );
\s_axi_rdata_i[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]\(1),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in16_in,
      O => \s_axi_rdata_i[1]_i_5_n_0\
    );
\s_axi_rdata_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[2]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in13_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(2),
      O => D(2)
    );
\s_axi_rdata_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEAAAEAAAEAAA"
    )
        port map (
      I0 => \s_axi_rdata_i[3]_i_2_n_0\,
      I1 => p_1_in10_in,
      I2 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I3 => \^bus_rnw_reg_reg_0\,
      I4 => p_24_in,
      I5 => \s_axi_rdata_i_reg[7]\(3),
      O => D(3)
    );
\s_axi_rdata_i[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0200AAAA8A88"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_3_n_0\,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I3 => \s_axi_rdata_i_reg[3]\,
      I4 => \s_axi_rdata_i_reg[3]_0\,
      I5 => \s_axi_rdata_i_reg[3]_1\,
      O => \s_axi_rdata_i[3]_i_2_n_0\
    );
\s_axi_rdata_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[4]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in7_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(4),
      O => D(4)
    );
\s_axi_rdata_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[5]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in4_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(5),
      O => D(5)
    );
\s_axi_rdata_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[6]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in1_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(6),
      O => D(6)
    );
\s_axi_rdata_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_0\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(7),
      O => D(7)
    );
\s_axi_rdata_i[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => \s_axi_rdata_i[7]_i_8_n_0\,
      I2 => p_17_in,
      I3 => p_1_in_0,
      I4 => p_9_in,
      I5 => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      O => \s_axi_rdata_i[7]_i_3_n_0\
    );
\s_axi_rdata_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      O => \s_axi_rdata_i[7]_i_4_n_0\
    );
\s_axi_rdata_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_24_in,
      O => \s_axi_rdata_i[7]_i_5_n_0\
    );
\s_axi_rdata_i[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_15_in,
      I1 => p_7_in,
      I2 => p_6_in,
      I3 => p_8_in,
      I4 => p_14_in,
      I5 => p_16_in,
      O => \s_axi_rdata_i[7]_i_8_n_0\
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => s_axi_wready_INST_0_i_1_n_0,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\,
      I2 => AXI_IP2Bus_WrAck1,
      I3 => AXI_IP2Bus_WrAck2,
      O => \^is_write_reg\
    );
s_axi_wready_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_axi_arready_INST_0_0(1),
      I1 => s_axi_arready_INST_0_0(0),
      I2 => s_axi_arready_INST_0_0(3),
      I3 => s_axi_arready_INST_0_0(2),
      O => s_axi_wready_INST_0_i_1_n_0
    );
sw_rst_cond_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \^bus_rnw_reg_reg_0\,
      I2 => p_18_in,
      I3 => s_axi_wdata(1),
      I4 => s_axi_wdata(2),
      I5 => s_axi_wdata(3),
      O => \^sw_rst_cond\
    );
\timing_param_thddat_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(0)
    );
\timing_param_tlow_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in_0,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(1)
    );
\timing_param_tsusta_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_7_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(3)
    );
\timing_param_tsusto_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_6_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_cdc_sync is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ : out STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_cdc_sync : entity is "cdc_sync";
end zxnexys_zxrtc_0_0_cdc_sync;

architecture STRUCTURE of zxnexys_zxrtc_0_0_cdc_sync is
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_i,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\,
      R => '0'
    );
detect_stop_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\,
      I1 => sda_rin_d1,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_cdc_sync_10 is
  port (
    scl_rising_edge0 : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    scl_rin_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_cdc_sync_10 : entity is "cdc_sync";
end zxnexys_zxrtc_0_0_cdc_sync_10;

architecture STRUCTURE of zxnexys_zxrtc_0_0_cdc_sync_10 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[7]_i_1\ : label is "soft_lutpair4";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of scl_rising_edge_i_1 : label is "soft_lutpair4";
begin
  scndry_out <= \^scndry_out\;
\FSM_onehot_scl_state[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => Q(0),
      O => D(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_i,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
scl_rising_edge_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => scl_rin_d1,
      O => scl_rising_edge0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_dynamic_master is
  port (
    callingReadAccess : out STD_LOGIC;
    rdCntrFrmTxFifo : out STD_LOGIC;
    rxCntDone : out STD_LOGIC;
    firstDynStartSeen : out STD_LOGIC;
    cr_txModeSelect_set : out STD_LOGIC;
    cr_txModeSelect_clr : out STD_LOGIC;
    rdCntrFrmTxFifo_reg_0 : out STD_LOGIC;
    callingReadAccess_reg_0 : out STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    ackDataState : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rdCntrFrmTxFifo0 : in STD_LOGIC;
    earlyAckDataState : in STD_LOGIC;
    firstDynStartSeen_reg_0 : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    earlyAckHdr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_dynamic_master : entity is "dynamic_master";
end zxnexys_zxrtc_0_0_dynamic_master;

architecture STRUCTURE of zxnexys_zxrtc_0_0_dynamic_master is
  signal Cr_txModeSelect_clr_i_1_n_0 : STD_LOGIC;
  signal Cr_txModeSelect_set_i_1_n_0 : STD_LOGIC;
  signal ackDataState_d1 : STD_LOGIC;
  signal \^callingreadaccess\ : STD_LOGIC;
  signal \^callingreadaccess_reg_0\ : STD_LOGIC;
  signal earlyAckDataState_d1 : STD_LOGIC;
  signal \^firstdynstartseen\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rdByteCntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdByteCntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdByteCntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdByteCntr[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdByteCntr[3]_i_2_n_0\ : STD_LOGIC;
  signal rdByteCntr_reg : STD_LOGIC_VECTOR ( 0 to 7 );
  signal \^rdcntrfrmtxfifo\ : STD_LOGIC;
  signal rxCntDone0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Cr_txModeSelect_clr_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of Cr_txModeSelect_set_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdByteCntr[0]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rdByteCntr[2]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdByteCntr[3]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdByteCntr[6]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rdByteCntr[7]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of rxCntDone_i_2 : label is "soft_lutpair1";
begin
  callingReadAccess <= \^callingreadaccess\;
  callingReadAccess_reg_0 <= \^callingreadaccess_reg_0\;
  firstDynStartSeen <= \^firstdynstartseen\;
  rdCntrFrmTxFifo <= \^rdcntrfrmtxfifo\;
Cr_txModeSelect_clr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => \^firstdynstartseen\,
      I2 => earlyAckHdr,
      I3 => Tx_fifo_rst,
      O => Cr_txModeSelect_clr_i_1_n_0
    );
Cr_txModeSelect_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Cr_txModeSelect_clr_i_1_n_0,
      Q => cr_txModeSelect_clr,
      R => '0'
    );
Cr_txModeSelect_set_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => \^firstdynstartseen\,
      I2 => earlyAckHdr,
      I3 => Tx_fifo_rst,
      O => Cr_txModeSelect_set_i_1_n_0
    );
Cr_txModeSelect_set_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Cr_txModeSelect_set_i_1_n_0,
      Q => cr_txModeSelect_set,
      R => '0'
    );
\Data_Exists_DFF_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^rdcntrfrmtxfifo\,
      I1 => Tx_fifo_rd_d,
      I2 => Tx_fifo_rd,
      O => rdCntrFrmTxFifo_reg_0
    );
ackDataState_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ackDataState,
      Q => ackDataState_d1,
      R => Tx_fifo_rst
    );
callingReadAccess_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_3_in,
      D => Tx_fifo_data_0(0),
      Q => \^callingreadaccess\,
      R => Tx_fifo_rst
    );
earlyAckDataState_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => earlyAckDataState,
      Q => earlyAckDataState_d1,
      R => Tx_fifo_rst
    );
firstDynStartSeen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => firstDynStartSeen_reg_0,
      Q => \^firstdynstartseen\,
      R => '0'
    );
\rdByteCntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \^rdcntrfrmtxfifo\,
      I1 => earlyAckDataState_d1,
      I2 => earlyAckDataState,
      I3 => \rdByteCntr[0]_i_3_n_0\,
      O => \rdByteCntr[0]_i_1_n_0\
    );
\rdByteCntr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => Tx_fifo_data_0(7),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(0),
      I3 => rdByteCntr_reg(1),
      I4 => \rdByteCntr[0]_i_4_n_0\,
      O => \p_0_in__1\(7)
    );
\rdByteCntr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rdByteCntr[2]_i_2_n_0\,
      I1 => rdByteCntr_reg(1),
      I2 => rdByteCntr_reg(0),
      I3 => rdByteCntr_reg(2),
      O => \rdByteCntr[0]_i_3_n_0\
    );
\rdByteCntr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => rdByteCntr_reg(2),
      I1 => rdByteCntr_reg(4),
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(5),
      I5 => rdByteCntr_reg(3),
      O => \rdByteCntr[0]_i_4_n_0\
    );
\rdByteCntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Tx_fifo_data_0(6),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(1),
      I3 => \rdByteCntr[0]_i_4_n_0\,
      O => \p_0_in__1\(6)
    );
\rdByteCntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(5),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => \rdByteCntr[2]_i_2_n_0\,
      I3 => rdByteCntr_reg(2),
      O => \p_0_in__1\(5)
    );
\rdByteCntr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rdByteCntr_reg(3),
      I1 => rdByteCntr_reg(5),
      I2 => rdByteCntr_reg(6),
      I3 => rdByteCntr_reg(7),
      I4 => rdByteCntr_reg(4),
      O => \rdByteCntr[2]_i_2_n_0\
    );
\rdByteCntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(4),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(3),
      I3 => \rdByteCntr[3]_i_2_n_0\,
      O => \p_0_in__1\(4)
    );
\rdByteCntr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rdByteCntr_reg(4),
      I1 => rdByteCntr_reg(7),
      I2 => rdByteCntr_reg(6),
      I3 => rdByteCntr_reg(5),
      O => \rdByteCntr[3]_i_2_n_0\
    );
\rdByteCntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => Tx_fifo_data_0(3),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(5),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(7),
      I5 => rdByteCntr_reg(4),
      O => \p_0_in__1\(3)
    );
\rdByteCntr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => Tx_fifo_data_0(2),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(5),
      O => \p_0_in__1\(2)
    );
\rdByteCntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(1),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      O => \p_0_in__1\(1)
    );
\rdByteCntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      O => \p_0_in__1\(0)
    );
\rdByteCntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(7),
      Q => rdByteCntr_reg(0),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(6),
      Q => rdByteCntr_reg(1),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(5),
      Q => rdByteCntr_reg(2),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(4),
      Q => rdByteCntr_reg(3),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(3),
      Q => rdByteCntr_reg(4),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(2),
      Q => rdByteCntr_reg(5),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(1),
      Q => rdByteCntr_reg(6),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(0),
      Q => rdByteCntr_reg(7),
      R => Tx_fifo_rst
    );
rdCntrFrmTxFifo_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rdCntrFrmTxFifo0,
      Q => \^rdcntrfrmtxfifo\,
      R => Tx_fifo_rst
    );
rxCntDone_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^callingreadaccess_reg_0\,
      I1 => ackDataState,
      I2 => ackDataState_d1,
      O => rxCntDone0
    );
rxCntDone_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => rdByteCntr_reg(2),
      I2 => rdByteCntr_reg(0),
      I3 => rdByteCntr_reg(1),
      I4 => \rdByteCntr[2]_i_2_n_0\,
      O => \^callingreadaccess_reg_0\
    );
rxCntDone_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rxCntDone0,
      Q => rxCntDone,
      R => Tx_fifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_interrupt_control is
  port (
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ : out STD_LOGIC;
    p_1_in16_in : out STD_LOGIC;
    p_1_in13_in : out STD_LOGIC;
    p_1_in10_in : out STD_LOGIC;
    p_1_in7_in : out STD_LOGIC;
    p_1_in4_in : out STD_LOGIC;
    p_1_in1_in : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    irpt_wrack : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    p_26_in : in STD_LOGIC;
    IIC2Bus_IntrEvent : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_interrupt_control : entity is "interrupt_control";
end zxnexys_zxrtc_0_0_interrupt_control;

architecture STRUCTURE of zxnexys_zxrtc_0_0_interrupt_control is
  signal \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal irpt_wrack_d1 : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \^p_1_in10_in\ : STD_LOGIC;
  signal \^p_1_in13_in\ : STD_LOGIC;
  signal \^p_1_in16_in\ : STD_LOGIC;
  signal \^p_1_in1_in\ : STD_LOGIC;
  signal \^p_1_in4_in\ : STD_LOGIC;
  signal \^p_1_in7_in\ : STD_LOGIC;
begin
  \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ <= \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\;
  p_1_in <= \^p_1_in\;
  p_1_in10_in <= \^p_1_in10_in\;
  p_1_in13_in <= \^p_1_in13_in\;
  p_1_in16_in <= \^p_1_in16_in\;
  p_1_in1_in <= \^p_1_in1_in\;
  p_1_in4_in <= \^p_1_in4_in\;
  p_1_in7_in <= \^p_1_in7_in\;
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(6),
      I4 => s_axi_wdata(0),
      I5 => \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\,
      O => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\,
      Q => \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(5),
      I4 => s_axi_wdata(1),
      I5 => \^p_1_in16_in\,
      O => \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\,
      Q => \^p_1_in16_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(4),
      I4 => s_axi_wdata(2),
      I5 => \^p_1_in13_in\,
      O => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\,
      Q => \^p_1_in13_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(3),
      I4 => s_axi_wdata(3),
      I5 => \^p_1_in10_in\,
      O => \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\,
      Q => \^p_1_in10_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(2),
      I4 => s_axi_wdata(4),
      I5 => \^p_1_in7_in\,
      O => \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\,
      Q => \^p_1_in7_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\(0),
      I4 => s_axi_wdata(5),
      I5 => \^p_1_in4_in\,
      O => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\,
      Q => \^p_1_in4_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(1),
      I4 => s_axi_wdata(6),
      I5 => \^p_1_in1_in\,
      O => \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\,
      Q => \^p_1_in1_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(0),
      I4 => s_axi_wdata(7),
      I5 => \^p_1_in\,
      O => \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\,
      Q => \^p_1_in\,
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(0),
      Q => Q(0),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(1),
      Q => Q(1),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(2),
      Q => Q(2),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(3),
      Q => Q(3),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(4),
      Q => Q(4),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(5),
      Q => Q(5),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(6),
      Q => Q(6),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(7),
      Q => Q(7),
      R => SR(0)
    );
irpt_wrack_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => irpt_wrack,
      Q => irpt_wrack_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_read is
  port (
    RREADY_reg_0 : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    rtc_ready_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_onehot_cState_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_cState_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ARADDR_reg[8]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk_peripheral : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rtc_ready_reg_0 : in STD_LOGIC;
    rtc_ready_reg_1 : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \wr_data_reg[7]\ : in STD_LOGIC;
    \wr_data_reg[6]\ : in STD_LOGIC;
    \wr_data_reg[6]_0\ : in STD_LOGIC;
    \wr_data_reg[6]_1\ : in STD_LOGIC;
    \wr_data_reg[5]\ : in STD_LOGIC;
    \FSM_onehot_cState_reg[4]_1\ : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_1\ : in STD_LOGIC;
    wr_ack : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_2\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_3\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_4\ : in STD_LOGIC;
    \FSM_sequential_cState[1]_i_2_0\ : in STD_LOGIC;
    \FSM_sequential_cState[1]_i_5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    \ARADDR_reg[8]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \dato_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_read : entity is "read";
end zxnexys_zxrtc_0_0_read;

architecture STRUCTURE of zxnexys_zxrtc_0_0_read is
  signal ARVALID_i_1_n_0 : STD_LOGIC;
  signal \FSM_onehot_cState[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_cstate_reg[4]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_cState_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_9_n_0\ : STD_LOGIC;
  signal RREADY_i_1_n_0 : STD_LOGIC;
  signal \^rready_reg_0\ : STD_LOGIC;
  signal dato : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rtc_dati : STD_LOGIC_VECTOR ( 7 to 7 );
  signal rtc_ready_i_2_n_0 : STD_LOGIC;
  signal \^s_axi_arvalid\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[0]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[1]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[2]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[3]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[4]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_data[1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \wr_data[2]_i_1\ : label is "soft_lutpair72";
begin
  \FSM_onehot_cState_reg[4]_0\(0) <= \^fsm_onehot_cstate_reg[4]_0\(0);
  RREADY_reg_0 <= \^rready_reg_0\;
  s_axi_arvalid <= \^s_axi_arvalid\;
\ARADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(0),
      Q => \ARADDR_reg[8]_0\(0),
      R => '0'
    );
\ARADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(1),
      Q => \ARADDR_reg[8]_0\(1),
      R => '0'
    );
\ARADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(2),
      Q => \ARADDR_reg[8]_0\(2),
      R => '0'
    );
\ARADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(3),
      Q => \ARADDR_reg[8]_0\(3),
      R => '0'
    );
\ARADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(4),
      Q => \ARADDR_reg[8]_0\(4),
      R => '0'
    );
ARVALID_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDCC"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[2]\,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      I3 => \^s_axi_arvalid\,
      O => ARVALID_i_1_n_0
    );
ARVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => ARVALID_i_1_n_0,
      Q => \^s_axi_arvalid\,
      R => '0'
    );
\FSM_onehot_cState[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg[4]_1\,
      O => \FSM_onehot_cState[0]_i_1_n_0\
    );
\FSM_onehot_cState[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_arready,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg[4]_1\,
      I3 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[1]_i_1__0_n_0\
    );
\FSM_onehot_cState[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_rvalid,
      I1 => \FSM_onehot_cState_reg_n_0_[2]\,
      I2 => s_axi_arready,
      I3 => \FSM_onehot_cState_reg_n_0_[1]\,
      O => \FSM_onehot_cState[2]_i_1__0_n_0\
    );
\FSM_onehot_cState[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^rready_reg_0\,
      I1 => \FSM_onehot_cState_reg_n_0_[3]\,
      I2 => s_axi_rvalid,
      I3 => \FSM_onehot_cState_reg_n_0_[2]\,
      O => \FSM_onehot_cState[3]_i_1__0_n_0\
    );
\FSM_onehot_cState[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => \FSM_onehot_cState_reg[4]_1\,
      I2 => \^rready_reg_0\,
      I3 => \FSM_onehot_cState_reg_n_0_[3]\,
      O => \FSM_onehot_cState[4]_i_1__0_n_0\
    );
\FSM_onehot_cState_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \FSM_onehot_cState[0]_i_1_n_0\,
      PRE => reset,
      Q => \FSM_onehot_cState_reg_n_0_[0]\
    );
\FSM_onehot_cState_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[1]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[1]\
    );
\FSM_onehot_cState_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[2]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[2]\
    );
\FSM_onehot_cState_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[3]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[3]\
    );
\FSM_onehot_cState_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[4]_i_1__0_n_0\,
      Q => \^fsm_onehot_cstate_reg[4]_0\(0)
    );
\FSM_sequential_cState[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEAEFE"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[1]\,
      I2 => Q(0),
      I3 => Q(5),
      I4 => \FSM_sequential_cState_reg[1]_0\,
      I5 => \FSM_sequential_cState[1]_i_5_n_0\,
      O => \FSM_sequential_cState_reg[0]\(0)
    );
\FSM_sequential_cState[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0D0D0FF"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_6_n_0\,
      I1 => \FSM_sequential_cState_reg[1]_1\,
      I2 => Q(1),
      I3 => wr_ack,
      I4 => \FSM_sequential_cState_reg[1]_2\,
      I5 => \FSM_sequential_cState_reg[1]_3\,
      O => \FSM_sequential_cState[1]_i_2_n_0\
    );
\FSM_sequential_cState[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFABAFAAAAABAAA"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_8_n_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(5),
      I4 => \FSM_sequential_cState[1]_i_9_n_0\,
      I5 => \FSM_sequential_cState_reg[1]_4\,
      O => \FSM_sequential_cState[1]_i_5_n_0\
    );
\FSM_sequential_cState[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFBC"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(2),
      I5 => \FSM_sequential_cState[1]_i_2_0\,
      O => \FSM_sequential_cState[1]_i_6_n_0\
    );
\FSM_sequential_cState[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BE82"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \FSM_sequential_cState[1]_i_5_0\(0),
      I4 => Q(4),
      I5 => Q(1),
      O => \FSM_sequential_cState[1]_i_8_n_0\
    );
\FSM_sequential_cState[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(3),
      I2 => \FSM_sequential_cState[1]_i_5_0\(0),
      I3 => Q(4),
      O => \FSM_sequential_cState[1]_i_9_n_0\
    );
RREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[3]\,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      I3 => \^rready_reg_0\,
      O => RREADY_i_1_n_0
    );
RREADY_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => RREADY_i_1_n_0,
      Q => \^rready_reg_0\,
      R => '0'
    );
\dato_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(0),
      Q => dato(0),
      R => '0'
    );
\dato_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(1),
      Q => dato(1),
      R => '0'
    );
\dato_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(2),
      Q => dato(2),
      R => '0'
    );
\dato_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(3),
      Q => dato(3),
      R => '0'
    );
\dato_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(4),
      Q => dato(4),
      R => '0'
    );
\dato_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(5),
      Q => dato(5),
      R => '0'
    );
\dato_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(6),
      Q => dato(6),
      R => '0'
    );
\dato_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(7),
      Q => rtc_dati(7),
      R => '0'
    );
rtc_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rtc_ready_i_2_n_0,
      I1 => rtc_ready_reg_0,
      I2 => rtc_ready_reg_1,
      O => rtc_ready_reg
    );
rtc_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040044050405040"
    )
        port map (
      I0 => Q(0),
      I1 => rtc_dati(7),
      I2 => Q(5),
      I3 => Q(3),
      I4 => dato(2),
      I5 => dato(6),
      O => rtc_ready_i_2_n_0
    );
\wr_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(0),
      I1 => Q(5),
      I2 => p_1_in(0),
      O => D(0)
    );
\wr_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(1),
      I1 => Q(5),
      I2 => p_1_in(1),
      O => D(1)
    );
\wr_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(2),
      I1 => Q(5),
      I2 => p_1_in(2),
      O => D(2)
    );
\wr_data[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_1_in(3),
      I1 => Q(5),
      I2 => dato(3),
      I3 => \wr_data_reg[6]_1\,
      O => D(3)
    );
\wr_data[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_1_in(4),
      I1 => Q(5),
      I2 => dato(4),
      I3 => \wr_data_reg[6]_1\,
      O => D(4)
    );
\wr_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E20000E2E2E2E2E2"
    )
        port map (
      I0 => p_1_in(5),
      I1 => Q(5),
      I2 => dato(5),
      I3 => p_1_in(9),
      I4 => p_1_in(8),
      I5 => \wr_data_reg[5]\,
      O => D(5)
    );
\wr_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8B800"
    )
        port map (
      I0 => dato(6),
      I1 => Q(5),
      I2 => p_1_in(6),
      I3 => \wr_data_reg[6]\,
      I4 => \wr_data_reg[6]_0\,
      I5 => \wr_data_reg[6]_1\,
      O => D(6)
    );
\wr_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E200E2E2"
    )
        port map (
      I0 => p_1_in(7),
      I1 => Q(5),
      I2 => rtc_dati(7),
      I3 => p_1_in(10),
      I4 => \wr_data_reg[7]\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_reg_interface is
  port (
    IIC2Bus_IntrEvent : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Dtre : out STD_LOGIC;
    Tx_fifo_wr : out STD_LOGIC;
    Tx_fifo_rd : out STD_LOGIC;
    Tx_fifo_rst : out STD_LOGIC;
    new_rcv_dta_d1 : out STD_LOGIC;
    Rc_fifo_wr : out STD_LOGIC;
    Rc_fifo_rd : out STD_LOGIC;
    \sr_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \GPO_GEN.gpo_i_reg[31]_0\ : out STD_LOGIC;
    Msms_set : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    D_0 : out STD_LOGIC;
    Tx_fifo_wr_d_reg : out STD_LOGIC;
    firstDynStartSeen_reg : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    \cr_i_reg[7]_0\ : out STD_LOGIC;
    \cr_i_reg[3]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tsusto_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \timing_param_tsusta_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tsusta_i_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \timing_param_thddat_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_thddat_i_reg[7]_1\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \timing_param_tlow_i_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tlow_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1\ : out STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]_1\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\ : out STD_LOGIC;
    \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\ : out STD_LOGIC;
    D_1 : out STD_LOGIC;
    \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\ : out STD_LOGIC;
    Bus2IIC_Reset : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FIFO_GEN_DTR.dtre_i_reg_0\ : in STD_LOGIC;
    Bus2IIC_WrCE : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Rdy_new_xmt : in STD_LOGIC;
    New_rcv_dta : in STD_LOGIC;
    Rc_fifo_wr0 : in STD_LOGIC;
    Bus2IIC_RdCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Aas : in STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]_2\ : in STD_LOGIC;
    \RD_FIFO_CNTRL.ro_prev_i_reg_0\ : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    rdCntrFrmTxFifo : in STD_LOGIC;
    Data_Exists_DFF : in STD_LOGIC;
    Data_Exists_DFF_0 : in STD_LOGIC;
    Tx_fifo_wr_d : in STD_LOGIC;
    Data_Exists_DFF_1 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    firstDynStartSeen : in STD_LOGIC;
    firstDynStartSeen_reg_0 : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \LEVEL_1_GEN.master_sda_reg\ : in STD_LOGIC;
    earlyAckDataState : in STD_LOGIC;
    \next_scl_state1_inferred__1/i__carry\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \s_axi_rdata_i[0]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Rc_fifo_wr_d : in STD_LOGIC;
    Rc_fifo_rd_d : in STD_LOGIC;
    Data_Exists_DFF_2 : in STD_LOGIC;
    Rc_Data_Exists : in STD_LOGIC;
    \sr_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IIC2Bus_IntrEvent_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_reg_interface : entity is "reg_interface";
end zxnexys_zxrtc_0_0_reg_interface;

architecture STRUCTURE of zxnexys_zxrtc_0_0_reg_interface is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gpo_gen.gpo_i_reg[31]_0\ : STD_LOGIC;
  signal \^msms_set\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rc_fifo_rd\ : STD_LOGIC;
  signal \^rc_fifo_wr\ : STD_LOGIC;
  signal Timing_param_thddat : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Timing_param_tlow : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Timing_param_tsusta : STD_LOGIC_VECTOR ( 8 to 8 );
  signal Timing_param_tsusto : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^tx_fifo_rd\ : STD_LOGIC;
  signal \^tx_fifo_rst\ : STD_LOGIC;
  signal \^tx_fifo_wr\ : STD_LOGIC;
  signal \^tx_fifo_wr_d_reg\ : STD_LOGIC;
  signal msms_d1 : STD_LOGIC;
  signal msms_set_i_i_1_n_0 : STD_LOGIC;
  signal sr_i : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^timing_param_thddat_i_reg[7]_1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^timing_param_tlow_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^timing_param_tsusta_i_reg[7]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^timing_param_tsusto_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Addr_Counters[0].MUXCY_L_I_i_4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of Data_Exists_DFF_i_2 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of callingReadAccess_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cr_i[5]_i_4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[0]_i_5\ : label is "soft_lutpair35";
begin
  D(0) <= \^d\(0);
  \GPO_GEN.gpo_i_reg[31]_0\ <= \^gpo_gen.gpo_i_reg[31]_0\;
  Msms_set <= \^msms_set\;
  Q(7 downto 0) <= \^q\(7 downto 0);
  \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(3 downto 0) <= \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(3 downto 0);
  Rc_fifo_rd <= \^rc_fifo_rd\;
  Rc_fifo_wr <= \^rc_fifo_wr\;
  Tx_fifo_rd <= \^tx_fifo_rd\;
  Tx_fifo_rst <= \^tx_fifo_rst\;
  Tx_fifo_wr <= \^tx_fifo_wr\;
  Tx_fifo_wr_d_reg <= \^tx_fifo_wr_d_reg\;
  \timing_param_thddat_i_reg[7]_1\(6 downto 0) <= \^timing_param_thddat_i_reg[7]_1\(6 downto 0);
  \timing_param_tlow_i_reg[7]_0\(4 downto 0) <= \^timing_param_tlow_i_reg[7]_0\(4 downto 0);
  \timing_param_tsusta_i_reg[7]_1\(7 downto 0) <= \^timing_param_tsusta_i_reg[7]_1\(7 downto 0);
  \timing_param_tsusto_i_reg[7]_0\(7 downto 0) <= \^timing_param_tsusto_i_reg[7]_0\(7 downto 0);
\Addr_Counters[0].MUXCY_L_I_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_fifo_wr\,
      I1 => Tx_fifo_wr_d,
      O => \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\
    );
\Addr_Counters[0].MUXCY_L_I_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rc_fifo_rd\,
      I1 => Rc_fifo_rd_d,
      O => \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\
    );
\Addr_Counters[0].MUXCY_L_I_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rc_fifo_wr\,
      I1 => Rc_fifo_wr_d,
      O => \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\
    );
Data_Exists_DFF_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFB0000AAAA"
    )
        port map (
      I0 => \^tx_fifo_wr_d_reg\,
      I1 => \^tx_fifo_rd\,
      I2 => Tx_fifo_rd_d,
      I3 => rdCntrFrmTxFifo,
      I4 => Data_Exists_DFF,
      I5 => Data_Exists_DFF_0,
      O => D_0
    );
\Data_Exists_DFF_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF2FF00002222"
    )
        port map (
      I0 => \^rc_fifo_wr\,
      I1 => Rc_fifo_wr_d,
      I2 => Rc_fifo_rd_d,
      I3 => \^rc_fifo_rd\,
      I4 => Data_Exists_DFF_2,
      I5 => Rc_Data_Exists,
      O => D_1
    );
Data_Exists_DFF_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4FF"
    )
        port map (
      I0 => Tx_fifo_wr_d,
      I1 => \^tx_fifo_wr\,
      I2 => Data_Exists_DFF_1,
      I3 => s_axi_aresetn,
      I4 => \^tx_fifo_rst\,
      O => \^tx_fifo_wr_d_reg\
    );
\FIFO_GEN_DTR.IIC2Bus_IntrEvent_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in,
      Q => IIC2Bus_IntrEvent(0),
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_rd_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rdy_new_xmt,
      Q => \^tx_fifo_rd\,
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_rst_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^q\(1),
      Q => \^tx_fifo_rst\,
      S => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_wr_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IIC_WrCE(5),
      Q => \^tx_fifo_wr\,
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.dtre_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FIFO_GEN_DTR.dtre_i_reg_0\,
      Q => Dtre,
      R => Bus2IIC_Reset
    );
\FSM_onehot_scl_state[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \cr_i_reg[7]_0\
    );
\GPO_GEN.gpo_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GPO_GEN.gpo_i_reg[31]_2\,
      Q => \^gpo_gen.gpo_i_reg[31]_0\,
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(4),
      Q => IIC2Bus_IntrEvent(6),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(3),
      Q => IIC2Bus_IntrEvent(5),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(2),
      Q => IIC2Bus_IntrEvent(4),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(0),
      Q => IIC2Bus_IntrEvent(3),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(1),
      Q => IIC2Bus_IntrEvent(2),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(0),
      Q => IIC2Bus_IntrEvent(1),
      R => Bus2IIC_Reset
    );
\LEVEL_1_GEN.master_sda_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \LEVEL_1_GEN.master_sda_reg\,
      I2 => earlyAckDataState,
      O => \cr_i_reg[3]_0\
    );
\RD_FIFO_CNTRL.Rc_fifo_rd_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IIC_RdCE(0),
      Q => \^rc_fifo_rd\,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.Rc_fifo_wr_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_wr0,
      Q => \^rc_fifo_wr\,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(3),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(3),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(2),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(2),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(1),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(1),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(0),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(0),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.ro_prev_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_FIFO_CNTRL.ro_prev_i_reg_0\,
      Q => \^d\(0),
      R => '0'
    );
callingReadAccess_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^tx_fifo_rd\,
      I1 => Tx_fifo_rd_d,
      I2 => \FIFO_GEN_DTR.dtre_i_reg_0\,
      I3 => dynamic_MSMS(0),
      O => p_3_in
    );
clk_cnt_en2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_thddat_i_reg[7]_1\(6),
      I1 => \next_scl_state1_inferred__1/i__carry\(7),
      I2 => \next_scl_state1_inferred__1/i__carry\(8),
      I3 => Timing_param_thddat(8),
      I4 => \next_scl_state1_inferred__1/i__carry\(6),
      I5 => \^timing_param_thddat_i_reg[7]_1\(5),
      O => \timing_param_thddat_i_reg[7]_0\(2)
    );
clk_cnt_en2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_thddat_i_reg[7]_1\(4),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(4),
      I3 => \^timing_param_thddat_i_reg[7]_1\(3),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => \^timing_param_thddat_i_reg[7]_1\(2),
      O => \timing_param_thddat_i_reg[7]_0\(1)
    );
clk_cnt_en2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_thddat_i_reg[7]_1\(1),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => Timing_param_thddat(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_thddat_i_reg[7]_1\(0),
      O => \timing_param_thddat_i_reg[7]_0\(0)
    );
\cr_i[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_fifo_rd\,
      I1 => Tx_fifo_rd_d,
      O => \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\
    );
\cr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(7),
      Q => \^q\(7),
      R => Bus2IIC_Reset
    );
\cr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(6),
      Q => \^q\(6),
      R => Bus2IIC_Reset
    );
\cr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(2),
      Q => \^q\(5),
      R => Bus2IIC_Reset
    );
\cr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(4),
      Q => \^q\(4),
      R => Bus2IIC_Reset
    );
\cr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(1),
      Q => \^q\(3),
      R => Bus2IIC_Reset
    );
\cr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(0),
      Q => \^q\(2),
      R => Bus2IIC_Reset
    );
\cr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(1),
      Q => \^q\(1),
      R => Bus2IIC_Reset
    );
\cr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(0),
      Q => \^q\(0),
      R => Bus2IIC_Reset
    );
firstDynStartSeen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => firstDynStartSeen,
      I1 => firstDynStartSeen_reg_0,
      I2 => \^q\(2),
      I3 => \^tx_fifo_rst\,
      O => firstDynStartSeen_reg
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_tsusto(8),
      I1 => \next_scl_state1_inferred__1/i__carry\(8),
      I2 => \next_scl_state1_inferred__1/i__carry\(6),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(6),
      I4 => \next_scl_state1_inferred__1/i__carry\(7),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(7),
      O => S(2)
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(7),
      I1 => \next_scl_state1_inferred__1/i__carry\(7),
      I2 => \next_scl_state1_inferred__1/i__carry\(8),
      I3 => Timing_param_tsusta(8),
      I4 => \next_scl_state1_inferred__1/i__carry\(6),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(6),
      O => \timing_param_tsusta_i_reg[7]_0\(2)
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_tlow(8),
      I1 => \next_scl_state1_inferred__1/i__carry\(8),
      I2 => \next_scl_state1_inferred__1/i__carry\(6),
      I3 => \^timing_param_tlow_i_reg[7]_0\(3),
      I4 => \next_scl_state1_inferred__1/i__carry\(7),
      I5 => \^timing_param_tlow_i_reg[7]_0\(4),
      O => \timing_param_tlow_i_reg[8]_0\(2)
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusto_i_reg[7]_0\(5),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(4),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(4),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(3),
      O => S(1)
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(5),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(3),
      I3 => \^timing_param_tsusta_i_reg[7]_1\(3),
      I4 => \next_scl_state1_inferred__1/i__carry\(4),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(4),
      O => \timing_param_tsusta_i_reg[7]_0\(1)
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tlow_i_reg[7]_0\(1),
      I1 => \next_scl_state1_inferred__1/i__carry\(4),
      I2 => \next_scl_state1_inferred__1/i__carry\(5),
      I3 => \^timing_param_tlow_i_reg[7]_0\(2),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => Timing_param_tlow(3),
      O => \timing_param_tlow_i_reg[8]_0\(1)
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusto_i_reg[7]_0\(2),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(1),
      O => S(0)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(2),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => \^timing_param_tsusta_i_reg[7]_1\(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(1),
      O => \timing_param_tsusta_i_reg[7]_0\(0)
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tlow_i_reg[7]_0\(0),
      I1 => \next_scl_state1_inferred__1/i__carry\(1),
      I2 => \next_scl_state1_inferred__1/i__carry\(2),
      I3 => Timing_param_tlow(2),
      I4 => \next_scl_state1_inferred__1/i__carry\(0),
      I5 => Timing_param_tlow(0),
      O => \timing_param_tlow_i_reg[8]_0\(0)
    );
msms_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^q\(2),
      Q => msms_d1,
      R => Bus2IIC_Reset
    );
msms_set_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE0C0A00"
    )
        port map (
      I0 => \^d\(0),
      I1 => \sr_i_reg[1]_1\(1),
      I2 => \^q\(2),
      I3 => msms_d1,
      I4 => \^msms_set\,
      O => msms_set_i_i_1_n_0
    );
msms_set_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_set_i_i_1_n_0,
      Q => \^msms_set\,
      R => Bus2IIC_Reset
    );
new_rcv_dta_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => New_rcv_dta,
      Q => new_rcv_dta_d1,
      R => Bus2IIC_Reset
    );
\s_axi_rdata_i[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(0),
      I1 => \s_axi_rdata_i[0]_i_3\(0),
      I2 => Timing_param_tlow(0),
      I3 => \s_axi_rdata_i[0]_i_3\(1),
      I4 => \^q\(0),
      O => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\
    );
\s_axi_rdata_i[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gpo_gen.gpo_i_reg[31]_0\,
      I1 => \s_axi_rdata_i[0]_i_3\(0),
      I2 => Timing_param_thddat(0),
      I3 => \s_axi_rdata_i[0]_i_3\(1),
      I4 => sr_i(7),
      O => \GPO_GEN.gpo_i_reg[31]_1\
    );
\s_axi_rdata_i[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(2),
      I1 => \s_axi_rdata_i[0]_i_3\(0),
      I2 => Timing_param_tlow(2),
      I3 => \s_axi_rdata_i[0]_i_3\(1),
      I4 => \^q\(2),
      O => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0\
    );
\s_axi_rdata_i[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(3),
      I1 => \s_axi_rdata_i[0]_i_3\(0),
      I2 => Timing_param_tlow(3),
      I3 => \s_axi_rdata_i[0]_i_3\(1),
      I4 => \^q\(3),
      O => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1\
    );
\sr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(5),
      Q => \sr_i_reg[1]_0\(5),
      R => Bus2IIC_Reset
    );
\sr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(4),
      Q => \sr_i_reg[1]_0\(4),
      R => Bus2IIC_Reset
    );
\sr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(3),
      Q => \sr_i_reg[1]_0\(3),
      R => Bus2IIC_Reset
    );
\sr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(2),
      Q => \sr_i_reg[1]_0\(2),
      R => Bus2IIC_Reset
    );
\sr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(1),
      Q => \sr_i_reg[1]_0\(1),
      R => Bus2IIC_Reset
    );
\sr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Aas,
      Q => \sr_i_reg[1]_0\(0),
      R => Bus2IIC_Reset
    );
\sr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(0),
      Q => sr_i(7),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(0),
      Q => Timing_param_thddat(0),
      S => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(1),
      Q => \^timing_param_thddat_i_reg[7]_1\(0),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(2),
      Q => \^timing_param_thddat_i_reg[7]_1\(1),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(3),
      Q => \^timing_param_thddat_i_reg[7]_1\(2),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(4),
      Q => \^timing_param_thddat_i_reg[7]_1\(3),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(5),
      Q => \^timing_param_thddat_i_reg[7]_1\(4),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(6),
      Q => \^timing_param_thddat_i_reg[7]_1\(5),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(7),
      Q => \^timing_param_thddat_i_reg[7]_1\(6),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(8),
      Q => Timing_param_thddat(8),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(0),
      Q => Timing_param_tlow(0),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(1),
      Q => \^timing_param_tlow_i_reg[7]_0\(0),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(2),
      Q => Timing_param_tlow(2),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(3),
      Q => Timing_param_tlow(3),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(4),
      Q => \^timing_param_tlow_i_reg[7]_0\(1),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(5),
      Q => \^timing_param_tlow_i_reg[7]_0\(2),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(6),
      Q => \^timing_param_tlow_i_reg[7]_0\(3),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(7),
      Q => \^timing_param_tlow_i_reg[7]_0\(4),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(8),
      Q => Timing_param_tlow(8),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(0),
      Q => \^timing_param_tsusta_i_reg[7]_1\(0),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(1),
      Q => \^timing_param_tsusta_i_reg[7]_1\(1),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(2),
      Q => \^timing_param_tsusta_i_reg[7]_1\(2),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(3),
      Q => \^timing_param_tsusta_i_reg[7]_1\(3),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(4),
      Q => \^timing_param_tsusta_i_reg[7]_1\(4),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(5),
      Q => \^timing_param_tsusta_i_reg[7]_1\(5),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(6),
      Q => \^timing_param_tsusta_i_reg[7]_1\(6),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(7),
      Q => \^timing_param_tsusta_i_reg[7]_1\(7),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(8),
      Q => Timing_param_tsusta(8),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(0),
      Q => \^timing_param_tsusto_i_reg[7]_0\(0),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(1),
      Q => \^timing_param_tsusto_i_reg[7]_0\(1),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(2),
      Q => \^timing_param_tsusto_i_reg[7]_0\(2),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(3),
      Q => \^timing_param_tsusto_i_reg[7]_0\(3),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(4),
      Q => \^timing_param_tsusto_i_reg[7]_0\(4),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(5),
      Q => \^timing_param_tsusto_i_reg[7]_0\(5),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(6),
      Q => \^timing_param_tsusto_i_reg[7]_0\(6),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(7),
      Q => \^timing_param_tsusto_i_reg[7]_0\(7),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(8),
      Q => Timing_param_tsusto(8),
      R => Bus2IIC_Reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_registers is
  port (
    update_i_reg_0 : out STD_LOGIC;
    \data_reg[1][6]_0\ : out STD_LOGIC;
    \data_reg[4][0]_0\ : out STD_LOGIC;
    \data_reg[4][7]_0\ : out STD_LOGIC;
    \data_reg[4][6]_0\ : out STD_LOGIC;
    \data_reg[4][5]_0\ : out STD_LOGIC;
    \data_reg[4][4]_0\ : out STD_LOGIC;
    \data_reg[1][0]_0\ : out STD_LOGIC;
    \data_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[2][0]_0\ : out STD_LOGIC;
    \data_reg[2][7]_0\ : out STD_LOGIC;
    \data_reg[2][6]_0\ : out STD_LOGIC;
    \data_reg[2][5]_0\ : out STD_LOGIC;
    \data_reg[2][4]_0\ : out STD_LOGIC;
    \data_reg[0][0]_0\ : out STD_LOGIC;
    \data_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC;
    \data_reg[5][0]_0\ : out STD_LOGIC;
    \data_reg[5][7]_0\ : out STD_LOGIC;
    \data_reg[5][6]_0\ : out STD_LOGIC;
    \data_reg[5][5]_0\ : out STD_LOGIC;
    \data_reg[5][4]_0\ : out STD_LOGIC;
    \data_reg[3][2]_0\ : out STD_LOGIC;
    \data_reg[3][1]_0\ : out STD_LOGIC;
    \data_reg[3][0]_0\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    \refresh_reg[6]_inv_0\ : out STD_LOGIC;
    update_i_reg_1 : out STD_LOGIC;
    update_i_reg_2 : out STD_LOGIC;
    update_i_reg_3 : out STD_LOGIC;
    update_i_reg_4 : out STD_LOGIC;
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \guf.guf1.underflow_i_reg_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_1\ : out STD_LOGIC;
    \refresh_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[5][2]_0\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC;
    \data_reg[6][4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[5][4]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_1\ : out STD_LOGIC;
    update_i_reg_5 : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC;
    \data_reg[0][0]_1\ : out STD_LOGIC;
    \refresh_reg[1]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_1\ : out STD_LOGIC;
    update_t_reg : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_2\ : out STD_LOGIC;
    \data_reg[1][5]_0\ : out STD_LOGIC;
    update_t_reg_0 : out STD_LOGIC;
    update_t_reg_1 : out STD_LOGIC;
    \data_reg[2][4]_1\ : out STD_LOGIC;
    \data_reg[2][2]_0\ : out STD_LOGIC;
    \data_reg[2][1]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[3]\ : out STD_LOGIC;
    \data_reg[5][0]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_5\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_5\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_7\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_8\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_5\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_9\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_5\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_4\ : out STD_LOGIC;
    \cnt_reg[2]\ : out STD_LOGIC;
    \wr_data_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    update_i_reg_6 : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    \data_reg[4][0]_1\ : in STD_LOGIC;
    \data_reg[4][7]_1\ : in STD_LOGIC;
    \data_reg[4][6]_1\ : in STD_LOGIC;
    \data_reg[4][5]_1\ : in STD_LOGIC;
    \data_reg[4][4]_1\ : in STD_LOGIC;
    \data_reg[1][0]_1\ : in STD_LOGIC;
    \data_reg[1][7]_1\ : in STD_LOGIC;
    \data_reg[1][6]_1\ : in STD_LOGIC;
    \data_reg[1][5]_1\ : in STD_LOGIC;
    \data_reg[1][4]_0\ : in STD_LOGIC;
    \data_reg[2][0]_1\ : in STD_LOGIC;
    \data_reg[2][7]_1\ : in STD_LOGIC;
    \data_reg[2][6]_1\ : in STD_LOGIC;
    \data_reg[2][5]_1\ : in STD_LOGIC;
    \data_reg[2][4]_2\ : in STD_LOGIC;
    \data_reg[0][0]_2\ : in STD_LOGIC;
    \data_reg[0][3]_0\ : in STD_LOGIC;
    \data_reg[0][0]_3\ : in STD_LOGIC;
    \data_reg[0][7]_1\ : in STD_LOGIC;
    \data_reg[0][6]_0\ : in STD_LOGIC;
    \data_reg[0][5]_0\ : in STD_LOGIC;
    \data_reg[0][4]_0\ : in STD_LOGIC;
    \data_reg[5][0]_2\ : in STD_LOGIC;
    \data_reg[5][7]_1\ : in STD_LOGIC;
    \data_reg[5][6]_1\ : in STD_LOGIC;
    \data_reg[5][5]_1\ : in STD_LOGIC;
    \data_reg[5][4]_2\ : in STD_LOGIC;
    \data_reg[3][5]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_reg[3][2]_1\ : in STD_LOGIC;
    \data_reg[3][1]_1\ : in STD_LOGIC;
    \data_reg[3][0]_1\ : in STD_LOGIC;
    underflow : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rtc_0_rd_reg_o : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_data_reg[13]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[6][6]_0\ : in STD_LOGIC;
    \data_reg[6][0]_0\ : in STD_LOGIC;
    \data_reg[5][3]_0\ : in STD_LOGIC;
    \data_reg[4][2]_0\ : in STD_LOGIC;
    \data_reg[1][3]_0\ : in STD_LOGIC;
    \data_reg[4][1]_0\ : in STD_LOGIC;
    \data_reg[4][4]_2\ : in STD_LOGIC;
    \data_reg[28][0]_0\ : in STD_LOGIC;
    \data_reg[6][7]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[26][0]_0\ : in STD_LOGIC;
    \data_reg[6][6]_1\ : in STD_LOGIC;
    \data_reg[0][4]_1\ : in STD_LOGIC;
    \data_reg[2][4]_3\ : in STD_LOGIC;
    \data_reg[2][0]_2\ : in STD_LOGIC;
    \data_reg[1][0]_2\ : in STD_LOGIC;
    \data_reg[4][3]_0\ : in STD_LOGIC;
    sda_o_i_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[6][4]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[62][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[61][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[60][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[59][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[58][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[57][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[56][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[55][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[54][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[53][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[52][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[51][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[50][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[49][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[48][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[47][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[46][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[45][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[44][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[43][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[42][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[41][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[40][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[39][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[38][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[37][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[36][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[35][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[34][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[33][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[32][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[31][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[30][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[29][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[27][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[25][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[24][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[23][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[22][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[21][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[20][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[19][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[18][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[17][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[16][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[15][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[14][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[13][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[12][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[11][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[10][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[9][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[8][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[7][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_registers : entity is "registers";
end zxnexys_zxrtc_0_0_registers;

architecture STRUCTURE of zxnexys_zxrtc_0_0_registers is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \_inferred__24/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__24/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_3\ : STD_LOGIC;
  signal \data[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \data[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][3]_i_2_n_0\ : STD_LOGIC;
  signal \data[1][3]_i_4_n_0\ : STD_LOGIC;
  signal \data[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_2_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_4_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_6_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_7_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_8_n_0\ : STD_LOGIC;
  signal \data[2][5]_i_4_n_0\ : STD_LOGIC;
  signal \data[2][5]_i_6_n_0\ : STD_LOGIC;
  signal \data[34][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][1]_i_3_n_0\ : STD_LOGIC;
  signal \data[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_12_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_13_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_14_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_15_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_16_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_17_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_18_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_19_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_20_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_2_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_4_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_5_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_6_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_9_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_4_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_5_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_7_n_0\ : STD_LOGIC;
  signal \data[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][1]_i_2_n_0\ : STD_LOGIC;
  signal \data[5][1]_i_3_n_0\ : STD_LOGIC;
  signal \data[5][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_10_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_11_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_12_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_13_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_2_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_4_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_5_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_6_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_7_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_8_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_9_n_0\ : STD_LOGIC;
  signal \data[5][4]_i_6_n_0\ : STD_LOGIC;
  signal \data[6][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][3]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][3]_i_2_n_0\ : STD_LOGIC;
  signal \data[6][3]_i_3_n_0\ : STD_LOGIC;
  signal \data[6][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][5]_i_2_n_0\ : STD_LOGIC;
  signal \data[6][5]_i_3_n_0\ : STD_LOGIC;
  signal \data[6][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_5_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_6_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_7_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_8_n_0\ : STD_LOGIC;
  signal \^data_reg[0][0]_0\ : STD_LOGIC;
  signal \^data_reg[0][7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_reg[0]_1\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \data_reg[10]_57\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[11]_56\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[12]_55\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[13]_54\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[14]_53\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[15]_52\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[16]_51\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[17]_50\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[18]_49\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[19]_48\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[1][0]_0\ : STD_LOGIC;
  signal \^data_reg[1][6]_0\ : STD_LOGIC;
  signal \^data_reg[1][7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_reg[1]_0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \data_reg[20]_47\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[21]_46\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[22]_45\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[23]_44\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[24]_43\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[25]_42\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[26]0\ : STD_LOGIC;
  signal \data_reg[26]_41\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[27]_40\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[28]0\ : STD_LOGIC;
  signal \data_reg[28]_39\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[29]_38\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[2][0]_0\ : STD_LOGIC;
  signal \^data_reg[2][2]_0\ : STD_LOGIC;
  signal \^data_reg[2][4]_0\ : STD_LOGIC;
  signal \^data_reg[2][5]_0\ : STD_LOGIC;
  signal \^data_reg[2][6]_0\ : STD_LOGIC;
  signal \^data_reg[2][7]_0\ : STD_LOGIC;
  signal \data_reg[30]_37\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[31]_36\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[32]_35\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[33]_34\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[34]_33\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[35]_32\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[36]_31\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[37]_30\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[38]_29\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[39]_28\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[3][0]_0\ : STD_LOGIC;
  signal \^data_reg[3][1]_0\ : STD_LOGIC;
  signal \^data_reg[3][2]_0\ : STD_LOGIC;
  signal \data_reg[3]_3\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \data_reg[40]_27\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[41]_26\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[42]_25\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[43]_24\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[44]_23\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[45]_22\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[46]_21\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[47]_20\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[48]_19\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[49]_18\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[4][0]_0\ : STD_LOGIC;
  signal \^data_reg[4][4]_0\ : STD_LOGIC;
  signal \^data_reg[4][5]_0\ : STD_LOGIC;
  signal \^data_reg[4][6]_0\ : STD_LOGIC;
  signal \^data_reg[4][7]_0\ : STD_LOGIC;
  signal \data_reg[50]_17\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[51]_16\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[52]_15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[53]_14\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[54]_13\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[55]_12\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[56]_11\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[57]_10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[58]_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[59]_8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[5][0]_0\ : STD_LOGIC;
  signal \^data_reg[5][0]_1\ : STD_LOGIC;
  signal \^data_reg[5][2]_0\ : STD_LOGIC;
  signal \^data_reg[5][4]_0\ : STD_LOGIC;
  signal \^data_reg[5][5]_0\ : STD_LOGIC;
  signal \^data_reg[5][6]_0\ : STD_LOGIC;
  signal \^data_reg[5][7]_0\ : STD_LOGIC;
  signal \data_reg[60]_7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[61]_6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[62]_5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[63]_4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[6][4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_reg[6]_2\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \data_reg[7]_60\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[8]_59\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[9]_58\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \data_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \data_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \data_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \data_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \data_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \data_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \data_reg_n_0_[5][2]\ : STD_LOGIC;
  signal \data_reg_n_0_[5][3]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[10]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[11]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[11]_0\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[12]_1\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[9]_0\ : STD_LOGIC;
  signal \^guf.guf1.underflow_i_reg_0\ : STD_LOGIC;
  signal \^guf.guf1.underflow_i_reg_2\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal last_rd_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \rd_data_o[0]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_30_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_31_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_32_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_1_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_3_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_4_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_5_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_6_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_7_n_0\ : STD_LOGIC;
  signal refresh_reg : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \^refresh_reg[1]_0\ : STD_LOGIC;
  signal \^refresh_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^refresh_reg[6]_inv_0\ : STD_LOGIC;
  signal registers_0_rd_data_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sda_o_i_11_n_0 : STD_LOGIC;
  signal sda_o_i_12_n_0 : STD_LOGIC;
  signal \seccnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_3_n_0\ : STD_LOGIC;
  signal seccnt_reg : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \seccnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \^update_i_reg_0\ : STD_LOGIC;
  signal \^update_i_reg_2\ : STD_LOGIC;
  signal \^update_i_reg_5\ : STD_LOGIC;
  signal \wr_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \NLW__inferred__24/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__24/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__inferred__24/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data[0][1]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \data[0][5]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \data[11][7]_i_3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \data[14][7]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \data[15][7]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \data[16][7]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \data[17][7]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \data[18][7]_i_3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \data[19][7]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \data[1][3]_i_4\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \data[1][5]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \data[21][7]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \data[22][7]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \data[22][7]_i_4\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \data[26][7]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \data[2][0]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \data[2][3]_i_4\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \data[2][4]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \data[2][5]_i_6\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \data[30][7]_i_3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \data[36][7]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \data[36][7]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \data[38][7]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \data[3][7]_i_5\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \data[3][7]_i_6\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \data[40][7]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \data[42][7]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \data[45][7]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \data[47][7]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \data[48][7]_i_3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \data[49][7]_i_3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \data[4][1]_i_3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \data[4][2]_i_3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \data[4][3]_i_12\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \data[4][3]_i_14\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \data[4][3]_i_15\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \data[4][3]_i_17\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \data[4][3]_i_6\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \data[4][3]_i_9\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \data[4][5]_i_4\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \data[4][5]_i_7\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \data[50][7]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \data[52][7]_i_4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \data[53][7]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \data[54][7]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \data[55][7]_i_3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \data[56][7]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \data[56][7]_i_3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \data[57][7]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \data[58][7]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \data[58][7]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \data[59][7]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \data[59][7]_i_4\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \data[5][3]_i_10\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \data[5][3]_i_11\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \data[5][3]_i_12\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \data[5][3]_i_13\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \data[5][3]_i_8\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \data[5][3]_i_9\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \data[5][4]_i_5\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \data[61][7]_i_4\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \data[61][7]_i_5\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \data[62][7]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \data[62][7]_i_4\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \data[63][7]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \data[63][7]_i_4\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \data[6][5]_i_3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \data[8][7]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \refresh[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \refresh[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \refresh[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \refresh[3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \refresh[4]_i_1\ : label is "soft_lutpair104";
  attribute inverted : string;
  attribute inverted of \refresh_reg[6]_inv\ : label is "yes";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \seccnt_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \wr_data[14]_i_2\ : label is "soft_lutpair121";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of \wr_data_reg[0]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of \wr_data_reg[0]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[10]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[10]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[11]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[11]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[12]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[12]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[13]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[13]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[14]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[14]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[1]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[1]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[2]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[2]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[3]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[3]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[4]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[4]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[5]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[5]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[6]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[6]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[7]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[7]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[8]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[8]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[9]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[9]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of wr_en_reg : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \data_reg[0][0]_0\ <= \^data_reg[0][0]_0\;
  \data_reg[0][7]_0\(3 downto 0) <= \^data_reg[0][7]_0\(3 downto 0);
  \data_reg[1][0]_0\ <= \^data_reg[1][0]_0\;
  \data_reg[1][6]_0\ <= \^data_reg[1][6]_0\;
  \data_reg[1][7]_0\(3 downto 0) <= \^data_reg[1][7]_0\(3 downto 0);
  \data_reg[2][0]_0\ <= \^data_reg[2][0]_0\;
  \data_reg[2][2]_0\ <= \^data_reg[2][2]_0\;
  \data_reg[2][4]_0\ <= \^data_reg[2][4]_0\;
  \data_reg[2][5]_0\ <= \^data_reg[2][5]_0\;
  \data_reg[2][6]_0\ <= \^data_reg[2][6]_0\;
  \data_reg[2][7]_0\ <= \^data_reg[2][7]_0\;
  \data_reg[3][0]_0\ <= \^data_reg[3][0]_0\;
  \data_reg[3][1]_0\ <= \^data_reg[3][1]_0\;
  \data_reg[3][2]_0\ <= \^data_reg[3][2]_0\;
  \data_reg[4][0]_0\ <= \^data_reg[4][0]_0\;
  \data_reg[4][4]_0\ <= \^data_reg[4][4]_0\;
  \data_reg[4][5]_0\ <= \^data_reg[4][5]_0\;
  \data_reg[4][6]_0\ <= \^data_reg[4][6]_0\;
  \data_reg[4][7]_0\ <= \^data_reg[4][7]_0\;
  \data_reg[5][0]_0\ <= \^data_reg[5][0]_0\;
  \data_reg[5][0]_1\ <= \^data_reg[5][0]_1\;
  \data_reg[5][2]_0\ <= \^data_reg[5][2]_0\;
  \data_reg[5][4]_0\ <= \^data_reg[5][4]_0\;
  \data_reg[5][5]_0\ <= \^data_reg[5][5]_0\;
  \data_reg[5][6]_0\ <= \^data_reg[5][6]_0\;
  \data_reg[5][7]_0\ <= \^data_reg[5][7]_0\;
  \data_reg[6][4]_0\(1 downto 0) <= \^data_reg[6][4]_0\(1 downto 0);
  \goreg_bm.dout_i_reg[10]\ <= \^goreg_bm.dout_i_reg[10]\;
  \goreg_bm.dout_i_reg[11]\ <= \^goreg_bm.dout_i_reg[11]\;
  \goreg_bm.dout_i_reg[11]_0\ <= \^goreg_bm.dout_i_reg[11]_0\;
  \goreg_bm.dout_i_reg[12]_1\ <= \^goreg_bm.dout_i_reg[12]_1\;
  \goreg_bm.dout_i_reg[9]_0\ <= \^goreg_bm.dout_i_reg[9]_0\;
  \guf.guf1.underflow_i_reg_0\ <= \^guf.guf1.underflow_i_reg_0\;
  \guf.guf1.underflow_i_reg_2\ <= \^guf.guf1.underflow_i_reg_2\;
  \refresh_reg[1]_0\ <= \^refresh_reg[1]_0\;
  \refresh_reg[3]_0\(0) <= \^refresh_reg[3]_0\(0);
  \refresh_reg[6]_inv_0\ <= \^refresh_reg[6]_inv_0\;
  update_i_reg_0 <= \^update_i_reg_0\;
  update_i_reg_2 <= \^update_i_reg_2\;
  update_i_reg_5 <= \^update_i_reg_5\;
\_inferred__24/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__24/i__carry_n_0\,
      CO(2) => \_inferred__24/i__carry_n_1\,
      CO(1) => \_inferred__24/i__carry_n_2\,
      CO(0) => \_inferred__24/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW__inferred__24/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\_inferred__24/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__24/i__carry_n_0\,
      CO(3 downto 2) => \NLW__inferred__24/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_inferred__24/i__carry__0_n_2\,
      CO(0) => \_inferred__24/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW__inferred__24/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \i__carry__0_i_1_n_0\,
      S(0) => \i__carry__0_i_2_n_0\
    );
\data[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[4][1]_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \data_reg[0]_1\(1),
      I3 => \^data_reg[0][0]_0\,
      I4 => \data[0][1]_i_2_n_0\,
      I5 => underflow,
      O => \data[0][1]_i_1_n_0\
    );
\data[0][1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^data_reg[0][0]_0\,
      I1 => \data_reg[0]_1\(1),
      I2 => \data_reg[0]_1\(3),
      I3 => \data_reg[0]_1\(2),
      O => \data[0][1]_i_2_n_0\
    );
\data[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABEEEAAAA"
    )
        port map (
      I0 => \data_reg[4][2]_0\,
      I1 => \data_reg[0]_1\(2),
      I2 => \data_reg[0]_1\(1),
      I3 => \^data_reg[0][0]_0\,
      I4 => underflow,
      I5 => \data_reg[6][0]_0\,
      O => \data[0][2]_i_1_n_0\
    );
\data[0][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCCCC0CAAAAAAAA"
    )
        port map (
      I0 => dout(0),
      I1 => \data_reg[0]_1\(3),
      I2 => \^data_reg[0][0]_0\,
      I3 => \data_reg[0]_1\(1),
      I4 => \data_reg[0]_1\(2),
      I5 => underflow,
      O => \goreg_bm.dout_i_reg[3]\
    );
\data[0][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303CAAAA"
    )
        port map (
      I0 => dout(2),
      I1 => \^data_reg[0][7]_0\(0),
      I2 => \^data_reg[0][7]_0\(1),
      I3 => \^data_reg[0][7]_0\(2),
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[5]_0\
    );
\data[0][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000009000000"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => \^data_reg[0][7]_0\(0),
      I3 => \^data_reg[0][7]_0\(2),
      I4 => underflow,
      I5 => \^data_reg[0][7]_0\(1),
      O => update_i_reg_4
    );
\data[0][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => \^refresh_reg[1]_0\,
      I1 => \^data_reg[0][0]_0\,
      I2 => \data_reg[0]_1\(1),
      I3 => \data_reg[0]_1\(3),
      I4 => \data_reg[0]_1\(2),
      I5 => \data_reg[0][4]_1\,
      O => \data_reg[0][0]_1\
    );
\data[11][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dout(7),
      I1 => dout(6),
      O => \goreg_bm.dout_i_reg[11]_5\
    );
\data[13][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => dout(4),
      I1 => dout(6),
      I2 => dout(5),
      I3 => dout(9),
      I4 => dout(8),
      I5 => underflow,
      O => \goreg_bm.dout_i_reg[8]_0\
    );
\data[14][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => underflow,
      I1 => dout(8),
      O => \^guf.guf1.underflow_i_reg_0\
    );
\data[15][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => dout(9),
      I1 => dout(4),
      I2 => dout(7),
      I3 => dout(5),
      I4 => dout(6),
      O => \goreg_bm.dout_i_reg[13]_2\
    );
\data[16][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => dout(9),
      I1 => dout(4),
      I2 => dout(7),
      I3 => dout(6),
      O => \goreg_bm.dout_i_reg[13]_0\
    );
\data[17][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => dout(4),
      I1 => dout(7),
      I2 => dout(9),
      I3 => dout(5),
      I4 => dout(6),
      O => \goreg_bm.dout_i_reg[8]_4\
    );
\data[18][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => dout(5),
      I1 => dout(6),
      I2 => dout(7),
      I3 => dout(4),
      I4 => dout(9),
      O => \^goreg_bm.dout_i_reg[9]_0\
    );
\data[19][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dout(4),
      I1 => dout(5),
      O => \goreg_bm.dout_i_reg[8]_6\
    );
\data[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEAABAAABEAABEAA"
    )
        port map (
      I0 => \data_reg[4][1]_0\,
      I1 => \^data_reg[1][0]_0\,
      I2 => \data_reg[1]_0\(1),
      I3 => \^guf.guf1.underflow_i_reg_2\,
      I4 => \data_reg[1]_0\(2),
      I5 => \data_reg[1]_0\(3),
      O => \data[1][1]_i_1_n_0\
    );
\data[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABEEEAAAA"
    )
        port map (
      I0 => \data_reg[4][2]_0\,
      I1 => \data_reg[1]_0\(2),
      I2 => \data_reg[1]_0\(1),
      I3 => \^data_reg[1][0]_0\,
      I4 => underflow,
      I5 => \data_reg[6][0]_0\,
      O => \data[1][2]_i_1_n_0\
    );
\data[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \data_reg[1][0]_2\,
      I1 => \^data_reg[0][7]_0\(1),
      I2 => \^data_reg[0][7]_0\(0),
      I3 => \^data_reg[0][7]_0\(2),
      I4 => \data[1][3]_i_4_n_0\,
      O => \data[1][3]_i_1_n_0\
    );
\data[1][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEEEEAEAAAAAAAA"
    )
        port map (
      I0 => \data_reg[1][3]_0\,
      I1 => \data_reg[1]_0\(3),
      I2 => \^data_reg[1][0]_0\,
      I3 => \data_reg[1]_0\(1),
      I4 => \data_reg[1]_0\(2),
      I5 => \^guf.guf1.underflow_i_reg_2\,
      O => \data[1][3]_i_2_n_0\
    );
\data[1][3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \data_reg[0]_1\(2),
      I1 => \data_reg[0]_1\(3),
      I2 => \data_reg[0]_1\(1),
      I3 => \^data_reg[0][0]_0\,
      I4 => \^refresh_reg[1]_0\,
      O => \data[1][3]_i_4_n_0\
    );
\data[1][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303CAAAA"
    )
        port map (
      I0 => dout(2),
      I1 => \^data_reg[1][7]_0\(0),
      I2 => \^data_reg[1][7]_0\(1),
      I3 => \^data_reg[1][7]_0\(2),
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[5]_1\
    );
\data[1][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000009000000"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => \^data_reg[1][7]_0\(0),
      I3 => \^data_reg[1][7]_0\(2),
      I4 => underflow,
      I5 => \^data_reg[1][7]_0\(1),
      O => update_i_reg_3
    );
\data[1][6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \data_reg[1][0]_2\,
      I1 => \^refresh_reg[1]_0\,
      I2 => \data[2][3]_i_4_n_0\,
      O => \goreg_bm.dout_i_reg[12]_2\
    );
\data[21][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dout(9),
      I1 => dout(5),
      I2 => dout(6),
      I3 => dout(4),
      O => \goreg_bm.dout_i_reg[13]_1\
    );
\data[22][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dout(5),
      I1 => dout(6),
      O => \goreg_bm.dout_i_reg[9]_4\
    );
\data[22][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout(4),
      I1 => dout(9),
      O => \goreg_bm.dout_i_reg[8]_3\
    );
\data[26][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => \^goreg_bm.dout_i_reg[10]\,
      I1 => underflow,
      I2 => dout(8),
      I3 => dout(4),
      I4 => \^goreg_bm.dout_i_reg[11]_0\,
      I5 => \data_reg[26][0]_0\,
      O => \data_reg[26]0\
    );
\data[26][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dout(6),
      I1 => dout(9),
      O => \^goreg_bm.dout_i_reg[10]\
    );
\data[27][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^update_i_reg_5\,
      I1 => dout(4),
      I2 => dout(9),
      I3 => dout(6),
      I4 => dout(5),
      I5 => dout(7),
      O => \goreg_bm.dout_i_reg[8]_1\
    );
\data[28][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => dout(9),
      I1 => dout(5),
      I2 => dout(7),
      I3 => dout(6),
      I4 => \^update_i_reg_2\,
      I5 => \data_reg[28][0]_0\,
      O => \data_reg[28]0\
    );
\data[2][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \data_reg_n_0_[2][2]\,
      I1 => \^data_reg[2][0]_0\,
      I2 => \data_reg_n_0_[2][3]\,
      I3 => \data_reg_n_0_[2][1]\,
      O => \^data_reg[2][2]_0\
    );
\data[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF09900000"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => \data_reg_n_0_[2][1]\,
      I3 => \^data_reg[2][0]_0\,
      I4 => \data[2][3]_i_8_n_0\,
      I5 => \data_reg[4][1]_0\,
      O => \data[2][1]_i_1_n_0\
    );
\data[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00780000"
    )
        port map (
      I0 => \data_reg_n_0_[2][1]\,
      I1 => \^data_reg[2][0]_0\,
      I2 => \data_reg_n_0_[2][2]\,
      I3 => \data_reg[6][0]_0\,
      I4 => \data[2][3]_i_8_n_0\,
      I5 => \data_reg[4][2]_0\,
      O => \data[2][2]_i_1_n_0\
    );
\data[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[2][0]_2\,
      I1 => \data[2][3]_i_4_n_0\,
      I2 => \^refresh_reg[1]_0\,
      I3 => \^data_reg[1][7]_0\(1),
      I4 => \^data_reg[1][7]_0\(0),
      I5 => \^data_reg[1][7]_0\(2),
      O => \data[2][3]_i_1_n_0\
    );
\data[2][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8BBB8B8B8B8"
    )
        port map (
      I0 => \data_reg[6][7]_0\(0),
      I1 => \data_reg[6][0]_0\,
      I2 => \data[2][3]_i_6_n_0\,
      I3 => \data_reg_n_0_[2][3]\,
      I4 => \data[2][3]_i_7_n_0\,
      I5 => \data[2][3]_i_8_n_0\,
      O => \data[2][3]_i_2_n_0\
    );
\data[2][3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \data[4][3]_i_13_n_0\,
      I1 => \data[0][1]_i_2_n_0\,
      I2 => \^data_reg[0][7]_0\(1),
      I3 => \^data_reg[0][7]_0\(0),
      I4 => \^data_reg[0][7]_0\(2),
      O => \data[2][3]_i_4_n_0\
    );
\data[2][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFE"
    )
        port map (
      I0 => \data[4][3]_i_15_n_0\,
      I1 => \^q\(1),
      I2 => refresh_reg(3),
      I3 => refresh_reg(2),
      I4 => update_i_reg_6,
      I5 => \^update_i_reg_0\,
      O => \^refresh_reg[1]_0\
    );
\data[2][3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dout(0),
      I1 => underflow,
      O => \data[2][3]_i_6_n_0\
    );
\data[2][3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \data_reg_n_0_[2][1]\,
      I1 => \^data_reg[2][0]_0\,
      I2 => \data_reg_n_0_[2][2]\,
      O => \data[2][3]_i_7_n_0\
    );
\data[2][3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002220"
    )
        port map (
      I0 => underflow,
      I1 => \data[4][3]_i_5_n_0\,
      I2 => \data[4][3]_i_16_n_0\,
      I3 => \^data_reg[2][5]_0\,
      I4 => \^data_reg[2][2]_0\,
      O => \data[2][3]_i_8_n_0\
    );
\data[2][4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dout(1),
      I1 => underflow,
      O => \goreg_bm.dout_i_reg[4]_0\
    );
\data[2][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \data_reg_n_0_[2][1]\,
      I1 => \data_reg_n_0_[2][3]\,
      I2 => \^data_reg[2][0]_0\,
      I3 => \data_reg_n_0_[2][2]\,
      I4 => underflow,
      I5 => \^data_reg[2][4]_0\,
      O => \data_reg[2][1]_0\
    );
\data[2][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3D05FFFF3D050000"
    )
        port map (
      I0 => \data[4][3]_i_16_n_0\,
      I1 => \^data_reg[2][4]_0\,
      I2 => \^data_reg[2][5]_0\,
      I3 => \^data_reg[2][2]_0\,
      I4 => underflow,
      I5 => dout(2),
      O => \data_reg[2][4]_1\
    );
\data[2][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF77FF50FF50FF50"
    )
        port map (
      I0 => \data[5][3]_i_6_n_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \data[2][5]_i_4_n_0\,
      I3 => \data_reg[2][4]_3\,
      I4 => \^guf.guf1.underflow_i_reg_0\,
      I5 => \^goreg_bm.dout_i_reg[9]_0\,
      O => update_t_reg
    );
\data[2][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAFFFFFFFF"
    )
        port map (
      I0 => \^data_reg[2][2]_0\,
      I1 => \data[2][5]_i_6_n_0\,
      I2 => \^data_reg[2][5]_0\,
      I3 => \^data_reg[2][4]_0\,
      I4 => \^data_reg[2][6]_0\,
      I5 => \data[4][3]_i_16_n_0\,
      O => \data[2][5]_i_4_n_0\
    );
\data[2][5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \data_reg_n_0_[2][3]\,
      I1 => \data_reg_n_0_[2][2]\,
      I2 => \^data_reg[2][0]_0\,
      I3 => \data_reg_n_0_[2][1]\,
      O => \data[2][5]_i_6_n_0\
    );
\data[30][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => dout(7),
      I1 => dout(5),
      I2 => \^update_i_reg_0\,
      I3 => update_i_reg_6,
      O => \^goreg_bm.dout_i_reg[11]_0\
    );
\data[32][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^goreg_bm.dout_i_reg[12]_1\,
      I1 => dout(9),
      I2 => dout(7),
      I3 => dout(4),
      I4 => dout(5),
      I5 => dout(6),
      O => \goreg_bm.dout_i_reg[13]\
    );
\data[34][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \data[34][7]_i_4_n_0\,
      I1 => dout(4),
      I2 => dout(6),
      I3 => dout(7),
      I4 => dout(8),
      I5 => underflow,
      O => \goreg_bm.dout_i_reg[8]_8\
    );
\data[34][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dout(5),
      I1 => dout(9),
      O => \data[34][7]_i_4_n_0\
    );
\data[35][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7FFFF"
    )
        port map (
      I0 => dout(4),
      I1 => dout(5),
      I2 => dout(6),
      I3 => dout(7),
      I4 => dout(9),
      I5 => dout(8),
      O => \goreg_bm.dout_i_reg[8]_5\
    );
\data[36][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => dout(4),
      I1 => dout(9),
      I2 => \^update_i_reg_0\,
      I3 => update_i_reg_6,
      O => \goreg_bm.dout_i_reg[8]_2\
    );
\data[36][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => dout(7),
      I1 => dout(6),
      I2 => dout(5),
      I3 => underflow,
      I4 => dout(8),
      O => \goreg_bm.dout_i_reg[11]_1\
    );
\data[37][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => dout(6),
      I1 => dout(4),
      I2 => dout(8),
      I3 => dout(9),
      I4 => dout(5),
      I5 => dout(7),
      O => \goreg_bm.dout_i_reg[10]_2\
    );
\data[38][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => dout(8),
      I1 => underflow,
      I2 => dout(5),
      I3 => dout(6),
      I4 => dout(7),
      O => \goreg_bm.dout_i_reg[12]\
    );
\data[3][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000000090909090"
    )
        port map (
      I0 => update_i_reg_6,
      I1 => \^update_i_reg_0\,
      I2 => underflow,
      I3 => \^data_reg[3][2]_0\,
      I4 => \^data_reg[3][1]_0\,
      I5 => \^data_reg[3][0]_0\,
      O => update_t_reg_0
    );
\data[3][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909090000000"
    )
        port map (
      I0 => update_i_reg_6,
      I1 => \^update_i_reg_0\,
      I2 => underflow,
      I3 => \^data_reg[3][1]_0\,
      I4 => \^data_reg[3][0]_0\,
      I5 => \^data_reg[3][2]_0\,
      O => update_t_reg_1
    );
\data[3][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \data[4][3]_i_5_n_0\,
      I1 => \data[2][3]_i_4_n_0\,
      I2 => \^refresh_reg[1]_0\,
      I3 => \^data_reg[1][7]_0\(1),
      I4 => \^data_reg[1][7]_0\(0),
      I5 => \^data_reg[1][7]_0\(2),
      O => \data_reg[1][5]_0\
    );
\data[3][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => underflow,
      I1 => dout(4),
      I2 => dout(5),
      I3 => dout(6),
      I4 => dout(7),
      O => \guf.guf1.underflow_i_reg_1\
    );
\data[3][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => dout(8),
      I1 => dout(9),
      I2 => \^update_i_reg_0\,
      I3 => update_i_reg_6,
      O => \goreg_bm.dout_i_reg[12]_0\
    );
\data[40][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => dout(8),
      I1 => underflow,
      I2 => dout(5),
      O => \goreg_bm.dout_i_reg[12]_3\
    );
\data[42][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => dout(4),
      I1 => dout(8),
      I2 => underflow,
      O => \goreg_bm.dout_i_reg[8]\
    );
\data[45][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => dout(5),
      I1 => underflow,
      I2 => dout(8),
      I3 => dout(9),
      I4 => dout(6),
      O => \goreg_bm.dout_i_reg[9]_2\
    );
\data[46][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => dout(5),
      I1 => dout(9),
      I2 => dout(6),
      I3 => dout(7),
      I4 => \^guf.guf1.underflow_i_reg_0\,
      I5 => dout(4),
      O => \goreg_bm.dout_i_reg[9]_1\
    );
\data[47][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => dout(8),
      I1 => underflow,
      I2 => \^update_i_reg_0\,
      I3 => update_i_reg_6,
      O => \^goreg_bm.dout_i_reg[12]_1\
    );
\data[48][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => underflow,
      I1 => dout(5),
      I2 => dout(4),
      O => \guf.guf1.underflow_i_reg_4\
    );
\data[49][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dout(6),
      I1 => dout(7),
      O => \goreg_bm.dout_i_reg[10]_1\
    );
\data[4][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABAAAAAAABAA"
    )
        port map (
      I0 => \data_reg[4][1]_0\,
      I1 => \data[4][1]_i_3_n_0\,
      I2 => \data_reg[6][0]_0\,
      I3 => \^data_reg[5][2]_0\,
      I4 => \data_reg_n_0_[4][3]\,
      I5 => \data[4][3]_i_9_n_0\,
      O => \data[4][1]_i_1_n_0\
    );
\data[4][1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => underflow,
      I1 => \data_reg_n_0_[4][1]\,
      I2 => \^data_reg[4][0]_0\,
      O => \data[4][1]_i_3_n_0\
    );
\data[4][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEAAAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[4][2]_0\,
      I1 => \^guf.guf1.underflow_i_reg_2\,
      I2 => \^data_reg[4][0]_0\,
      I3 => \data_reg_n_0_[4][1]\,
      I4 => \data_reg_n_0_[4][2]\,
      I5 => \^data_reg[5][2]_0\,
      O => \data[4][2]_i_1_n_0\
    );
\data[4][2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => underflow,
      I1 => \^update_i_reg_0\,
      I2 => update_i_reg_6,
      O => \^guf.guf1.underflow_i_reg_2\
    );
\data[4][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[4][3]_0\,
      I1 => \^data_reg[1][7]_0\(2),
      I2 => \^data_reg[1][7]_0\(0),
      I3 => \^data_reg[1][7]_0\(1),
      I4 => \data[4][3]_i_4_n_0\,
      I5 => \data[4][3]_i_5_n_0\,
      O => \^data_reg[1][6]_0\
    );
\data[4][3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^data_reg[0][7]_0\(1),
      I1 => \^data_reg[0][7]_0\(0),
      I2 => \^data_reg[0][7]_0\(2),
      O => \data[4][3]_i_12_n_0\
    );
\data[4][3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^data_reg[1][0]_0\,
      I1 => \data_reg[1]_0\(1),
      I2 => \data_reg[1]_0\(3),
      I3 => \data_reg[1]_0\(2),
      O => \data[4][3]_i_13_n_0\
    );
\data[4][3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(1),
      I1 => refresh_reg(3),
      I2 => refresh_reg(2),
      O => \data[4][3]_i_14_n_0\
    );
\data[4][3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => refresh_reg(5),
      I1 => refresh_reg(4),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => \^q\(0),
      I4 => underflow,
      O => \data[4][3]_i_15_n_0\
    );
\data[4][3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => \data_reg_n_0_[2][3]\,
      I1 => \data_reg_n_0_[2][1]\,
      I2 => \data_reg_n_0_[2][2]\,
      I3 => \^data_reg[2][6]_0\,
      I4 => \^data_reg[2][4]_0\,
      I5 => \^data_reg[2][0]_0\,
      O => \data[4][3]_i_16_n_0\
    );
\data[4][3]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \data_reg_n_0_[5][2]\,
      I1 => \data_reg_n_0_[5][3]\,
      I2 => \^data_reg[5][4]_0\,
      O => \data[4][3]_i_17_n_0\
    );
\data[4][3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \data[5][3]_i_8_n_0\,
      I1 => \^data_reg[5][5]_0\,
      I2 => \^data_reg[5][6]_0\,
      I3 => \^data_reg[4][0]_0\,
      I4 => \data_reg_n_0_[5][1]\,
      I5 => \^data_reg[5][0]_0\,
      O => \data[4][3]_i_18_n_0\
    );
\data[4][3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5554"
    )
        port map (
      I0 => \^data_reg[4][0]_0\,
      I1 => \data[5][3]_i_11_n_0\,
      I2 => \data[5][3]_i_10_n_0\,
      I3 => \^data_reg[5][7]_0\,
      I4 => \data_reg_n_0_[4][1]\,
      I5 => \data_reg_n_0_[4][2]\,
      O => \data[4][3]_i_19_n_0\
    );
\data[4][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10100010"
    )
        port map (
      I0 => \data[4][3]_i_6_n_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \^data_reg[5][2]_0\,
      I3 => \data_reg_n_0_[4][3]\,
      I4 => \data[4][3]_i_9_n_0\,
      I5 => \data_reg[1][3]_0\,
      O => \data[4][3]_i_2_n_0\
    );
\data[4][3]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^data_reg[4][6]_0\,
      I1 => \^data_reg[4][7]_0\,
      I2 => \^data_reg[4][5]_0\,
      I3 => \^data_reg[4][4]_0\,
      I4 => \data_reg_n_0_[4][3]\,
      O => \data[4][3]_i_20_n_0\
    );
\data[4][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data[4][3]_i_12_n_0\,
      I1 => \data[0][1]_i_2_n_0\,
      I2 => \data[4][3]_i_13_n_0\,
      I3 => \data_reg[6][0]_0\,
      I4 => \data[4][3]_i_14_n_0\,
      I5 => \data[4][3]_i_15_n_0\,
      O => \data[4][3]_i_4_n_0\
    );
\data[4][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500550055005530"
    )
        port map (
      I0 => \data[4][3]_i_16_n_0\,
      I1 => \^data_reg[2][6]_0\,
      I2 => \^data_reg[2][4]_0\,
      I3 => \^data_reg[2][5]_0\,
      I4 => \data_reg_n_0_[2][3]\,
      I5 => \data[2][3]_i_7_n_0\,
      O => \data[4][3]_i_5_n_0\
    );
\data[4][3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807FFFFF"
    )
        port map (
      I0 => \data_reg_n_0_[4][2]\,
      I1 => \data_reg_n_0_[4][1]\,
      I2 => \^data_reg[4][0]_0\,
      I3 => \data_reg_n_0_[4][3]\,
      I4 => underflow,
      O => \data[4][3]_i_6_n_0\
    );
\data[4][3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15005555"
    )
        port map (
      I0 => \_inferred__24/i__carry__0_n_2\,
      I1 => \data[4][3]_i_17_n_0\,
      I2 => \data[4][3]_i_18_n_0\,
      I3 => \data[4][3]_i_19_n_0\,
      I4 => \data[4][3]_i_20_n_0\,
      O => \^data_reg[5][2]_0\
    );
\data[4][3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \data_reg_n_0_[4][1]\,
      I1 => \data_reg_n_0_[4][2]\,
      I2 => \^data_reg[4][0]_0\,
      O => \data[4][3]_i_9_n_0\
    );
\data[4][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A3A0A0A"
    )
        port map (
      I0 => dout(1),
      I1 => \^data_reg[4][4]_0\,
      I2 => underflow,
      I3 => \_inferred__24/i__carry__0_n_2\,
      I4 => \data[5][3]_i_4_n_0\,
      I5 => \data[5][3]_i_5_n_0\,
      O => \goreg_bm.dout_i_reg[4]\
    );
\data[4][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAABAAABAA"
    )
        port map (
      I0 => \data[6][5]_i_3_n_0\,
      I1 => \data[4][5]_i_4_n_0\,
      I2 => \_inferred__24/i__carry__0_n_2\,
      I3 => \data[5][3]_i_4_n_0\,
      I4 => \data[4][3]_i_19_n_0\,
      I5 => \data[4][3]_i_20_n_0\,
      O => \goreg_bm.dout_i_reg[5]\
    );
\data[4][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \data[4][5]_i_5_n_0\,
      I1 => \data_reg[4][4]_2\,
      I2 => \_inferred__24/i__carry__0_n_2\,
      I3 => \data[5][3]_i_4_n_0\,
      I4 => \data[5][3]_i_5_n_0\,
      I5 => \data[4][5]_i_7_n_0\,
      O => \goreg_bm.dout_i_reg[9]\
    );
\data[4][5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => underflow,
      I1 => \^data_reg[4][4]_0\,
      I2 => \^data_reg[4][5]_0\,
      O => \data[4][5]_i_4_n_0\
    );
\data[4][5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^guf.guf1.underflow_i_reg_0\,
      I1 => dout(5),
      I2 => dout(6),
      I3 => dout(7),
      I4 => dout(9),
      I5 => dout(4),
      O => \data[4][5]_i_5_n_0\
    );
\data[4][5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \data_reg_n_0_[4][3]\,
      I1 => \^data_reg[4][0]_0\,
      I2 => \data_reg_n_0_[4][2]\,
      I3 => \data_reg_n_0_[4][1]\,
      O => \data[4][5]_i_7_n_0\
    );
\data[50][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dout(6),
      I1 => dout(4),
      I2 => dout(9),
      I3 => dout(5),
      O => \goreg_bm.dout_i_reg[10]_4\
    );
\data[52][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dout(6),
      I1 => dout(9),
      O => \goreg_bm.dout_i_reg[10]_5\
    );
\data[53][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => dout(8),
      I1 => underflow,
      I2 => dout(6),
      O => \goreg_bm.dout_i_reg[12]_4\
    );
\data[54][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dout(7),
      I1 => dout(4),
      I2 => dout(8),
      I3 => dout(6),
      O => \goreg_bm.dout_i_reg[11]_2\
    );
\data[55][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => dout(7),
      I1 => dout(5),
      I2 => dout(9),
      I3 => dout(4),
      I4 => dout(6),
      O => \goreg_bm.dout_i_reg[11]_3\
    );
\data[56][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => dout(4),
      I1 => dout(9),
      I2 => dout(6),
      I3 => dout(7),
      O => \goreg_bm.dout_i_reg[8]_9\
    );
\data[56][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => dout(5),
      I1 => dout(8),
      I2 => underflow,
      O => \goreg_bm.dout_i_reg[9]_5\
    );
\data[57][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => dout(6),
      I1 => dout(5),
      I2 => dout(4),
      I3 => dout(7),
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[10]_0\
    );
\data[58][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => underflow,
      I1 => \^update_i_reg_0\,
      I2 => update_i_reg_6,
      O => \guf.guf1.underflow_i_reg\
    );
\data[58][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dout(6),
      I1 => dout(4),
      I2 => dout(8),
      I3 => dout(7),
      O => \goreg_bm.dout_i_reg[10]_6\
    );
\data[59][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => dout(5),
      I1 => dout(9),
      I2 => dout(6),
      I3 => dout(7),
      I4 => dout(4),
      O => \goreg_bm.dout_i_reg[9]_6\
    );
\data[59][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => dout(8),
      I3 => underflow,
      O => \^update_i_reg_5\
    );
\data[5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEAEAAAA"
    )
        port map (
      I0 => \data_reg[4][1]_0\,
      I1 => \^data_reg[5][0]_0\,
      I2 => \data_reg_n_0_[5][1]\,
      I3 => \data[5][1]_i_2_n_0\,
      I4 => \data[5][1]_i_3_n_0\,
      O => \data[5][1]_i_1_n_0\
    );
\data[5][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \data_reg_n_0_[5][3]\,
      I1 => \data_reg_n_0_[5][2]\,
      I2 => \^data_reg[5][4]_0\,
      O => \data[5][1]_i_2_n_0\
    );
\data[5][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404444444444"
    )
        port map (
      I0 => \data_reg[6][0]_0\,
      I1 => underflow,
      I2 => \data_reg_n_0_[5][2]\,
      I3 => \data_reg_n_0_[5][3]\,
      I4 => \data_reg_n_0_[5][1]\,
      I5 => \^data_reg[5][0]_0\,
      O => \data[5][1]_i_3_n_0\
    );
\data[5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEEAAAA"
    )
        port map (
      I0 => \data_reg[4][2]_0\,
      I1 => \data_reg_n_0_[5][2]\,
      I2 => \^data_reg[5][0]_0\,
      I3 => \data_reg_n_0_[5][1]\,
      I4 => \^guf.guf1.underflow_i_reg_2\,
      O => \data[5][2]_i_1_n_0\
    );
\data[5][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAAA"
    )
        port map (
      I0 => \data_reg[5][3]_0\,
      I1 => \_inferred__24/i__carry__0_n_2\,
      I2 => \data[5][3]_i_4_n_0\,
      I3 => \data[5][3]_i_5_n_0\,
      I4 => \data[4][3]_i_5_n_0\,
      I5 => \data[5][3]_i_6_n_0\,
      O => \^goreg_bm.dout_i_reg[11]\
    );
\data[5][3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \data_reg_n_0_[5][2]\,
      I1 => \^data_reg[5][0]_0\,
      I2 => \data_reg_n_0_[5][3]\,
      I3 => \^data_reg[4][0]_0\,
      O => \data[5][3]_i_10_n_0\
    );
\data[5][3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^data_reg[5][5]_0\,
      I1 => \^data_reg[5][4]_0\,
      I2 => \^data_reg[5][6]_0\,
      O => \data[5][3]_i_11_n_0\
    );
\data[5][3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^data_reg[1][7]_0\(1),
      I1 => \^data_reg[1][7]_0\(0),
      I2 => \^data_reg[1][7]_0\(2),
      O => \data[5][3]_i_12_n_0\
    );
\data[5][3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF6"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => refresh_reg(2),
      I3 => refresh_reg(3),
      I4 => \^q\(1),
      O => \data[5][3]_i_13_n_0\
    );
\data[5][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \data_reg[1][3]_0\,
      I1 => \data_reg_n_0_[5][3]\,
      I2 => \data_reg_n_0_[5][1]\,
      I3 => \^data_reg[5][0]_0\,
      I4 => \data_reg_n_0_[5][2]\,
      I5 => \^guf.guf1.underflow_i_reg_2\,
      O => \data[5][3]_i_2_n_0\
    );
\data[5][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEBFFFFFFFFFF"
    )
        port map (
      I0 => \data_reg_n_0_[5][2]\,
      I1 => \data_reg_n_0_[5][3]\,
      I2 => \^data_reg[5][4]_0\,
      I3 => \data[4][3]_i_20_n_0\,
      I4 => \data[5][3]_i_7_n_0\,
      I5 => \data[5][3]_i_8_n_0\,
      O => \data[5][3]_i_4_n_0\
    );
\data[5][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222200000002"
    )
        port map (
      I0 => \data[4][3]_i_20_n_0\,
      I1 => \data[5][3]_i_9_n_0\,
      I2 => \^data_reg[5][7]_0\,
      I3 => \data[5][3]_i_10_n_0\,
      I4 => \data[5][3]_i_11_n_0\,
      I5 => \^data_reg[4][0]_0\,
      O => \data[5][3]_i_5_n_0\
    );
\data[5][3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data[5][3]_i_12_n_0\,
      I1 => \data[4][3]_i_15_n_0\,
      I2 => \data[5][3]_i_13_n_0\,
      I3 => \data[4][3]_i_13_n_0\,
      I4 => \data[0][1]_i_2_n_0\,
      I5 => \data[4][3]_i_12_n_0\,
      O => \data[5][3]_i_6_n_0\
    );
\data[5][3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \^data_reg[5][0]_0\,
      I1 => \data_reg_n_0_[5][1]\,
      I2 => \^data_reg[4][0]_0\,
      I3 => \^data_reg[5][6]_0\,
      I4 => \^data_reg[5][5]_0\,
      O => \data[5][3]_i_7_n_0\
    );
\data[5][3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^data_reg[5][7]_0\,
      I1 => \data_reg_n_0_[4][1]\,
      I2 => \data_reg_n_0_[4][2]\,
      O => \data[5][3]_i_8_n_0\
    );
\data[5][3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_reg_n_0_[4][2]\,
      I1 => \data_reg_n_0_[4][1]\,
      O => \data[5][3]_i_9_n_0\
    );
\data[5][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555505555515555"
    )
        port map (
      I0 => \data[5][4]_i_6_n_0\,
      I1 => \^data_reg[5][4]_0\,
      I2 => \data_reg_n_0_[5][2]\,
      I3 => \data_reg_n_0_[5][3]\,
      I4 => \data_reg_n_0_[5][1]\,
      I5 => \^data_reg[5][0]_0\,
      O => \data_reg[5][4]_1\
    );
\data[5][4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^data_reg[5][0]_0\,
      I1 => \data_reg_n_0_[5][1]\,
      I2 => \data_reg_n_0_[5][3]\,
      I3 => \data_reg_n_0_[5][2]\,
      O => \^data_reg[5][0]_1\
    );
\data[5][4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \^guf.guf1.underflow_i_reg_0\,
      I1 => dout(9),
      I2 => dout(5),
      I3 => dout(6),
      I4 => dout(4),
      I5 => dout(7),
      O => \data[5][4]_i_6_n_0\
    );
\data[61][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dout(4),
      I1 => dout(7),
      O => \goreg_bm.dout_i_reg[8]_7\
    );
\data[61][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000900"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => underflow,
      I3 => dout(8),
      I4 => dout(5),
      O => update_i_reg_1
    );
\data[62][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000900"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => underflow,
      I3 => dout(8),
      I4 => dout(4),
      O => \^update_i_reg_2\
    );
\data[62][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => dout(7),
      I1 => dout(6),
      I2 => dout(9),
      I3 => dout(5),
      O => \goreg_bm.dout_i_reg[11]_4\
    );
\data[63][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => dout(6),
      I1 => dout(5),
      I2 => dout(7),
      I3 => dout(4),
      O => \goreg_bm.dout_i_reg[10]_3\
    );
\data[63][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => underflow,
      I1 => dout(8),
      O => \guf.guf1.underflow_i_reg_3\
    );
\data[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEAAAEAABEAABEAA"
    )
        port map (
      I0 => \data_reg[4][1]_0\,
      I1 => \data_reg[6]_2\(1),
      I2 => \^data_reg[6][4]_0\(0),
      I3 => \^guf.guf1.underflow_i_reg_2\,
      I4 => \data_reg[6]_2\(2),
      I5 => \data_reg[6]_2\(3),
      O => \data[6][1]_i_1_n_0\
    );
\data[6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABEEEAAAA"
    )
        port map (
      I0 => \data_reg[4][2]_0\,
      I1 => \data_reg[6]_2\(2),
      I2 => \^data_reg[6][4]_0\(0),
      I3 => \data_reg[6]_2\(1),
      I4 => underflow,
      I5 => \data_reg[6][0]_0\,
      O => \data[6][2]_i_1_n_0\
    );
\data[6][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => \data_reg[6][6]_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \data[6][7]_i_4_n_0\,
      I3 => \data[6][3]_i_3_n_0\,
      I4 => \^data_reg[5][2]_0\,
      I5 => \data[6][7]_i_5_n_0\,
      O => \data[6][3]_i_1_n_0\
    );
\data[6][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \data_reg[1][3]_0\,
      I1 => \data_reg[6]_2\(3),
      I2 => \data_reg[6]_2\(1),
      I3 => \^data_reg[6][4]_0\(0),
      I4 => \data_reg[6]_2\(2),
      I5 => \^guf.guf1.underflow_i_reg_2\,
      O => \data[6][3]_i_2_n_0\
    );
\data[6][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => refresh_reg(5),
      I1 => refresh_reg(4),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => \^q\(0),
      I4 => \^data_reg[5][0]_1\,
      I5 => underflow,
      O => \data[6][3]_i_3_n_0\
    );
\data[6][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF606060FF60"
    )
        port map (
      I0 => \^data_reg[6][4]_0\(1),
      I1 => \data_reg[6]_2\(5),
      I2 => \data[6][5]_i_2_n_0\,
      I3 => \data[6][5]_i_3_n_0\,
      I4 => \data_reg[6][0]_0\,
      I5 => \data_reg[6][7]_0\(1),
      O => \data[6][5]_i_1_n_0\
    );
\data[6][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440444444"
    )
        port map (
      I0 => \data_reg[6][0]_0\,
      I1 => underflow,
      I2 => \data_reg[6]_2\(6),
      I3 => \data_reg[6]_2\(7),
      I4 => \^data_reg[6][4]_0\(1),
      I5 => \data_reg[6]_2\(5),
      O => \data[6][5]_i_2_n_0\
    );
\data[6][5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dout(2),
      I1 => underflow,
      O => \data[6][5]_i_3_n_0\
    );
\data[6][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABEEEAAAA"
    )
        port map (
      I0 => \data_reg[6][6]_1\,
      I1 => \data_reg[6]_2\(6),
      I2 => \data_reg[6]_2\(5),
      I3 => \^data_reg[6][4]_0\(1),
      I4 => underflow,
      I5 => \data_reg[6][0]_0\,
      O => \data[6][6]_i_1_n_0\
    );
\data[6][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B8B8"
    )
        port map (
      I0 => \data_reg[6][6]_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \data[6][7]_i_4_n_0\,
      I3 => \^data_reg[5][2]_0\,
      I4 => \data[6][7]_i_5_n_0\,
      I5 => \data[6][7]_i_6_n_0\,
      O => \data[6][7]_i_1_n_0\
    );
\data[6][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFAEFFEAAAAEAAE"
    )
        port map (
      I0 => \data[6][7]_i_7_n_0\,
      I1 => dout(3),
      I2 => update_i_reg_6,
      I3 => \^update_i_reg_0\,
      I4 => underflow,
      I5 => \data_reg[6][7]_0\(2),
      O => \data[6][7]_i_2_n_0\
    );
\data[6][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => dout(7),
      I1 => dout(6),
      I2 => dout(5),
      I3 => \^guf.guf1.underflow_i_reg_0\,
      I4 => dout(9),
      I5 => dout(4),
      O => \data[6][7]_i_4_n_0\
    );
\data[6][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \^data_reg[5][0]_0\,
      I1 => \data_reg_n_0_[5][1]\,
      I2 => \data[5][1]_i_2_n_0\,
      I3 => \data[6][7]_i_8_n_0\,
      I4 => \data[2][3]_i_4_n_0\,
      I5 => \data[4][3]_i_5_n_0\,
      O => \data[6][7]_i_5_n_0\
    );
\data[6][7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \data_reg[6]_2\(2),
      I1 => \data_reg[6]_2\(3),
      I2 => \^data_reg[6][4]_0\(0),
      I3 => \data_reg[6]_2\(1),
      I4 => \data[4][3]_i_15_n_0\,
      O => \data[6][7]_i_6_n_0\
    );
\data[6][7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220222220000000"
    )
        port map (
      I0 => underflow,
      I1 => \data_reg[6][0]_0\,
      I2 => \data_reg[6]_2\(6),
      I3 => \data_reg[6]_2\(5),
      I4 => \^data_reg[6][4]_0\(1),
      I5 => \data_reg[6]_2\(7),
      O => \data[6][7]_i_7_n_0\
    );
\data[6][7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \^data_reg[1][7]_0\(2),
      I1 => \^data_reg[1][7]_0\(0),
      I2 => \^data_reg[1][7]_0\(1),
      I3 => refresh_reg(2),
      I4 => refresh_reg(3),
      I5 => \^q\(1),
      O => \data[6][7]_i_8_n_0\
    );
\data[8][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => dout(5),
      I1 => underflow,
      I2 => dout(8),
      I3 => dout(9),
      I4 => dout(6),
      O => \goreg_bm.dout_i_reg[9]_3\
    );
\data_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[0][0]_2\,
      D => \data_reg[0][0]_3\,
      Q => \^data_reg[0][0]_0\,
      R => '0'
    );
\data_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[0][0]_2\,
      D => \data[0][1]_i_1_n_0\,
      Q => \data_reg[0]_1\(1),
      R => '0'
    );
\data_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[0][0]_2\,
      D => \data[0][2]_i_1_n_0\,
      Q => \data_reg[0]_1\(2),
      R => '0'
    );
\data_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[0][0]_2\,
      D => \data_reg[0][3]_0\,
      Q => \data_reg[0]_1\(3),
      R => '0'
    );
\data_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[0][4]_0\,
      Q => \^data_reg[0][7]_0\(0),
      R => '0'
    );
\data_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[0][5]_0\,
      Q => \^data_reg[0][7]_0\(1),
      R => '0'
    );
\data_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[0][6]_0\,
      Q => \^data_reg[0][7]_0\(2),
      R => '0'
    );
\data_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[0][7]_1\,
      Q => \^data_reg[0][7]_0\(3),
      R => '0'
    );
\data_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(0),
      Q => \data_reg[10]_57\(0),
      R => '0'
    );
\data_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(1),
      Q => \data_reg[10]_57\(1),
      R => '0'
    );
\data_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(2),
      Q => \data_reg[10]_57\(2),
      R => '0'
    );
\data_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(3),
      Q => \data_reg[10]_57\(3),
      R => '0'
    );
\data_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(4),
      Q => \data_reg[10]_57\(4),
      R => '0'
    );
\data_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(5),
      Q => \data_reg[10]_57\(5),
      R => '0'
    );
\data_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(6),
      Q => \data_reg[10]_57\(6),
      R => '0'
    );
\data_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(7),
      Q => \data_reg[10]_57\(7),
      R => '0'
    );
\data_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(0),
      Q => \data_reg[11]_56\(0),
      R => '0'
    );
\data_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(1),
      Q => \data_reg[11]_56\(1),
      R => '0'
    );
\data_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(2),
      Q => \data_reg[11]_56\(2),
      R => '0'
    );
\data_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(3),
      Q => \data_reg[11]_56\(3),
      R => '0'
    );
\data_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(4),
      Q => \data_reg[11]_56\(4),
      R => '0'
    );
\data_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(5),
      Q => \data_reg[11]_56\(5),
      R => '0'
    );
\data_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(6),
      Q => \data_reg[11]_56\(6),
      R => '0'
    );
\data_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(7),
      Q => \data_reg[11]_56\(7),
      R => '0'
    );
\data_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(0),
      Q => \data_reg[12]_55\(0),
      R => '0'
    );
\data_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(1),
      Q => \data_reg[12]_55\(1),
      R => '0'
    );
\data_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(2),
      Q => \data_reg[12]_55\(2),
      R => '0'
    );
\data_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(3),
      Q => \data_reg[12]_55\(3),
      R => '0'
    );
\data_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(4),
      Q => \data_reg[12]_55\(4),
      R => '0'
    );
\data_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(5),
      Q => \data_reg[12]_55\(5),
      R => '0'
    );
\data_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(6),
      Q => \data_reg[12]_55\(6),
      R => '0'
    );
\data_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(7),
      Q => \data_reg[12]_55\(7),
      R => '0'
    );
\data_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(0),
      Q => \data_reg[13]_54\(0),
      R => '0'
    );
\data_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(1),
      Q => \data_reg[13]_54\(1),
      R => '0'
    );
\data_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(2),
      Q => \data_reg[13]_54\(2),
      R => '0'
    );
\data_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(3),
      Q => \data_reg[13]_54\(3),
      R => '0'
    );
\data_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(4),
      Q => \data_reg[13]_54\(4),
      R => '0'
    );
\data_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(5),
      Q => \data_reg[13]_54\(5),
      R => '0'
    );
\data_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(6),
      Q => \data_reg[13]_54\(6),
      R => '0'
    );
\data_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(7),
      Q => \data_reg[13]_54\(7),
      R => '0'
    );
\data_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(0),
      Q => \data_reg[14]_53\(0),
      R => '0'
    );
\data_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(1),
      Q => \data_reg[14]_53\(1),
      R => '0'
    );
\data_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(2),
      Q => \data_reg[14]_53\(2),
      R => '0'
    );
\data_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(3),
      Q => \data_reg[14]_53\(3),
      R => '0'
    );
\data_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(4),
      Q => \data_reg[14]_53\(4),
      R => '0'
    );
\data_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(5),
      Q => \data_reg[14]_53\(5),
      R => '0'
    );
\data_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(6),
      Q => \data_reg[14]_53\(6),
      R => '0'
    );
\data_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(7),
      Q => \data_reg[14]_53\(7),
      R => '0'
    );
\data_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(0),
      Q => \data_reg[15]_52\(0),
      R => '0'
    );
\data_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(1),
      Q => \data_reg[15]_52\(1),
      R => '0'
    );
\data_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(2),
      Q => \data_reg[15]_52\(2),
      R => '0'
    );
\data_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(3),
      Q => \data_reg[15]_52\(3),
      R => '0'
    );
\data_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(4),
      Q => \data_reg[15]_52\(4),
      R => '0'
    );
\data_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(5),
      Q => \data_reg[15]_52\(5),
      R => '0'
    );
\data_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(6),
      Q => \data_reg[15]_52\(6),
      R => '0'
    );
\data_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(7),
      Q => \data_reg[15]_52\(7),
      R => '0'
    );
\data_reg[16][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(0),
      Q => \data_reg[16]_51\(0),
      R => '0'
    );
\data_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(1),
      Q => \data_reg[16]_51\(1),
      R => '0'
    );
\data_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(2),
      Q => \data_reg[16]_51\(2),
      R => '0'
    );
\data_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(3),
      Q => \data_reg[16]_51\(3),
      R => '0'
    );
\data_reg[16][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(4),
      Q => \data_reg[16]_51\(4),
      R => '0'
    );
\data_reg[16][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(5),
      Q => \data_reg[16]_51\(5),
      R => '0'
    );
\data_reg[16][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(6),
      Q => \data_reg[16]_51\(6),
      R => '0'
    );
\data_reg[16][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(7),
      Q => \data_reg[16]_51\(7),
      R => '0'
    );
\data_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(0),
      Q => \data_reg[17]_50\(0),
      R => '0'
    );
\data_reg[17][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(1),
      Q => \data_reg[17]_50\(1),
      R => '0'
    );
\data_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(2),
      Q => \data_reg[17]_50\(2),
      R => '0'
    );
\data_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(3),
      Q => \data_reg[17]_50\(3),
      R => '0'
    );
\data_reg[17][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(4),
      Q => \data_reg[17]_50\(4),
      R => '0'
    );
\data_reg[17][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(5),
      Q => \data_reg[17]_50\(5),
      R => '0'
    );
\data_reg[17][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(6),
      Q => \data_reg[17]_50\(6),
      R => '0'
    );
\data_reg[17][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(7),
      Q => \data_reg[17]_50\(7),
      R => '0'
    );
\data_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(0),
      Q => \data_reg[18]_49\(0),
      R => '0'
    );
\data_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(1),
      Q => \data_reg[18]_49\(1),
      R => '0'
    );
\data_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(2),
      Q => \data_reg[18]_49\(2),
      R => '0'
    );
\data_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(3),
      Q => \data_reg[18]_49\(3),
      R => '0'
    );
\data_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(4),
      Q => \data_reg[18]_49\(4),
      R => '0'
    );
\data_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(5),
      Q => \data_reg[18]_49\(5),
      R => '0'
    );
\data_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(6),
      Q => \data_reg[18]_49\(6),
      R => '0'
    );
\data_reg[18][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(7),
      Q => \data_reg[18]_49\(7),
      R => '0'
    );
\data_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(0),
      Q => \data_reg[19]_48\(0),
      R => '0'
    );
\data_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(1),
      Q => \data_reg[19]_48\(1),
      R => '0'
    );
\data_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(2),
      Q => \data_reg[19]_48\(2),
      R => '0'
    );
\data_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(3),
      Q => \data_reg[19]_48\(3),
      R => '0'
    );
\data_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(4),
      Q => \data_reg[19]_48\(4),
      R => '0'
    );
\data_reg[19][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(5),
      Q => \data_reg[19]_48\(5),
      R => '0'
    );
\data_reg[19][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(6),
      Q => \data_reg[19]_48\(6),
      R => '0'
    );
\data_reg[19][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(7),
      Q => \data_reg[19]_48\(7),
      R => '0'
    );
\data_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[1][3]_i_1_n_0\,
      D => \data_reg[1][0]_1\,
      Q => \^data_reg[1][0]_0\,
      R => '0'
    );
\data_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[1][3]_i_1_n_0\,
      D => \data[1][1]_i_1_n_0\,
      Q => \data_reg[1]_0\(1),
      R => '0'
    );
\data_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[1][3]_i_1_n_0\,
      D => \data[1][2]_i_1_n_0\,
      Q => \data_reg[1]_0\(2),
      R => '0'
    );
\data_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[1][3]_i_1_n_0\,
      D => \data[1][3]_i_2_n_0\,
      Q => \data_reg[1]_0\(3),
      R => '0'
    );
\data_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[1][4]_0\,
      Q => \^data_reg[1][7]_0\(0),
      R => '0'
    );
\data_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[1][5]_1\,
      Q => \^data_reg[1][7]_0\(1),
      R => '0'
    );
\data_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[1][6]_1\,
      Q => \^data_reg[1][7]_0\(2),
      R => '0'
    );
\data_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[1][7]_1\,
      Q => \^data_reg[1][7]_0\(3),
      R => '0'
    );
\data_reg[20][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(0),
      Q => \data_reg[20]_47\(0),
      R => '0'
    );
\data_reg[20][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(1),
      Q => \data_reg[20]_47\(1),
      R => '0'
    );
\data_reg[20][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(2),
      Q => \data_reg[20]_47\(2),
      R => '0'
    );
\data_reg[20][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(3),
      Q => \data_reg[20]_47\(3),
      R => '0'
    );
\data_reg[20][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(4),
      Q => \data_reg[20]_47\(4),
      R => '0'
    );
\data_reg[20][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(5),
      Q => \data_reg[20]_47\(5),
      R => '0'
    );
\data_reg[20][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(6),
      Q => \data_reg[20]_47\(6),
      R => '0'
    );
\data_reg[20][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(7),
      Q => \data_reg[20]_47\(7),
      R => '0'
    );
\data_reg[21][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(0),
      Q => \data_reg[21]_46\(0),
      R => '0'
    );
\data_reg[21][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(1),
      Q => \data_reg[21]_46\(1),
      R => '0'
    );
\data_reg[21][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(2),
      Q => \data_reg[21]_46\(2),
      R => '0'
    );
\data_reg[21][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(3),
      Q => \data_reg[21]_46\(3),
      R => '0'
    );
\data_reg[21][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(4),
      Q => \data_reg[21]_46\(4),
      R => '0'
    );
\data_reg[21][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(5),
      Q => \data_reg[21]_46\(5),
      R => '0'
    );
\data_reg[21][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(6),
      Q => \data_reg[21]_46\(6),
      R => '0'
    );
\data_reg[21][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(7),
      Q => \data_reg[21]_46\(7),
      R => '0'
    );
\data_reg[22][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(0),
      Q => \data_reg[22]_45\(0),
      R => '0'
    );
\data_reg[22][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(1),
      Q => \data_reg[22]_45\(1),
      R => '0'
    );
\data_reg[22][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(2),
      Q => \data_reg[22]_45\(2),
      R => '0'
    );
\data_reg[22][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(3),
      Q => \data_reg[22]_45\(3),
      R => '0'
    );
\data_reg[22][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(4),
      Q => \data_reg[22]_45\(4),
      R => '0'
    );
\data_reg[22][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(5),
      Q => \data_reg[22]_45\(5),
      R => '0'
    );
\data_reg[22][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(6),
      Q => \data_reg[22]_45\(6),
      R => '0'
    );
\data_reg[22][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(7),
      Q => \data_reg[22]_45\(7),
      R => '0'
    );
\data_reg[23][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(0),
      Q => \data_reg[23]_44\(0),
      R => '0'
    );
\data_reg[23][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(1),
      Q => \data_reg[23]_44\(1),
      R => '0'
    );
\data_reg[23][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(2),
      Q => \data_reg[23]_44\(2),
      R => '0'
    );
\data_reg[23][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(3),
      Q => \data_reg[23]_44\(3),
      R => '0'
    );
\data_reg[23][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(4),
      Q => \data_reg[23]_44\(4),
      R => '0'
    );
\data_reg[23][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(5),
      Q => \data_reg[23]_44\(5),
      R => '0'
    );
\data_reg[23][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(6),
      Q => \data_reg[23]_44\(6),
      R => '0'
    );
\data_reg[23][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(7),
      Q => \data_reg[23]_44\(7),
      R => '0'
    );
\data_reg[24][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(0),
      Q => \data_reg[24]_43\(0),
      R => '0'
    );
\data_reg[24][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(1),
      Q => \data_reg[24]_43\(1),
      R => '0'
    );
\data_reg[24][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(2),
      Q => \data_reg[24]_43\(2),
      R => '0'
    );
\data_reg[24][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(3),
      Q => \data_reg[24]_43\(3),
      R => '0'
    );
\data_reg[24][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(4),
      Q => \data_reg[24]_43\(4),
      R => '0'
    );
\data_reg[24][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(5),
      Q => \data_reg[24]_43\(5),
      R => '0'
    );
\data_reg[24][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(6),
      Q => \data_reg[24]_43\(6),
      R => '0'
    );
\data_reg[24][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(7),
      Q => \data_reg[24]_43\(7),
      R => '0'
    );
\data_reg[25][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(0),
      Q => \data_reg[25]_42\(0),
      R => '0'
    );
\data_reg[25][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(1),
      Q => \data_reg[25]_42\(1),
      R => '0'
    );
\data_reg[25][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(2),
      Q => \data_reg[25]_42\(2),
      R => '0'
    );
\data_reg[25][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(3),
      Q => \data_reg[25]_42\(3),
      R => '0'
    );
\data_reg[25][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(4),
      Q => \data_reg[25]_42\(4),
      R => '0'
    );
\data_reg[25][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(5),
      Q => \data_reg[25]_42\(5),
      R => '0'
    );
\data_reg[25][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(6),
      Q => \data_reg[25]_42\(6),
      R => '0'
    );
\data_reg[25][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(7),
      Q => \data_reg[25]_42\(7),
      R => '0'
    );
\data_reg[26][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(0),
      Q => \data_reg[26]_41\(0),
      R => '0'
    );
\data_reg[26][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(1),
      Q => \data_reg[26]_41\(1),
      R => '0'
    );
\data_reg[26][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(2),
      Q => \data_reg[26]_41\(2),
      R => '0'
    );
\data_reg[26][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(3),
      Q => \data_reg[26]_41\(3),
      R => '0'
    );
\data_reg[26][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(4),
      Q => \data_reg[26]_41\(4),
      R => '0'
    );
\data_reg[26][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(5),
      Q => \data_reg[26]_41\(5),
      R => '0'
    );
\data_reg[26][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(6),
      Q => \data_reg[26]_41\(6),
      R => '0'
    );
\data_reg[26][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(7),
      Q => \data_reg[26]_41\(7),
      R => '0'
    );
\data_reg[27][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(0),
      Q => \data_reg[27]_40\(0),
      R => '0'
    );
\data_reg[27][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(1),
      Q => \data_reg[27]_40\(1),
      R => '0'
    );
\data_reg[27][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(2),
      Q => \data_reg[27]_40\(2),
      R => '0'
    );
\data_reg[27][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(3),
      Q => \data_reg[27]_40\(3),
      R => '0'
    );
\data_reg[27][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(4),
      Q => \data_reg[27]_40\(4),
      R => '0'
    );
\data_reg[27][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(5),
      Q => \data_reg[27]_40\(5),
      R => '0'
    );
\data_reg[27][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(6),
      Q => \data_reg[27]_40\(6),
      R => '0'
    );
\data_reg[27][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(7),
      Q => \data_reg[27]_40\(7),
      R => '0'
    );
\data_reg[28][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(0),
      Q => \data_reg[28]_39\(0),
      R => '0'
    );
\data_reg[28][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(1),
      Q => \data_reg[28]_39\(1),
      R => '0'
    );
\data_reg[28][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(2),
      Q => \data_reg[28]_39\(2),
      R => '0'
    );
\data_reg[28][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(3),
      Q => \data_reg[28]_39\(3),
      R => '0'
    );
\data_reg[28][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(4),
      Q => \data_reg[28]_39\(4),
      R => '0'
    );
\data_reg[28][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(5),
      Q => \data_reg[28]_39\(5),
      R => '0'
    );
\data_reg[28][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(6),
      Q => \data_reg[28]_39\(6),
      R => '0'
    );
\data_reg[28][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(7),
      Q => \data_reg[28]_39\(7),
      R => '0'
    );
\data_reg[29][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(0),
      Q => \data_reg[29]_38\(0),
      R => '0'
    );
\data_reg[29][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(1),
      Q => \data_reg[29]_38\(1),
      R => '0'
    );
\data_reg[29][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(2),
      Q => \data_reg[29]_38\(2),
      R => '0'
    );
\data_reg[29][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(3),
      Q => \data_reg[29]_38\(3),
      R => '0'
    );
\data_reg[29][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(4),
      Q => \data_reg[29]_38\(4),
      R => '0'
    );
\data_reg[29][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(5),
      Q => \data_reg[29]_38\(5),
      R => '0'
    );
\data_reg[29][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(6),
      Q => \data_reg[29]_38\(6),
      R => '0'
    );
\data_reg[29][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(7),
      Q => \data_reg[29]_38\(7),
      R => '0'
    );
\data_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[2][3]_i_1_n_0\,
      D => \data_reg[2][0]_1\,
      Q => \^data_reg[2][0]_0\,
      R => '0'
    );
\data_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[2][3]_i_1_n_0\,
      D => \data[2][1]_i_1_n_0\,
      Q => \data_reg_n_0_[2][1]\,
      R => '0'
    );
\data_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[2][3]_i_1_n_0\,
      D => \data[2][2]_i_1_n_0\,
      Q => \data_reg_n_0_[2][2]\,
      R => '0'
    );
\data_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[2][3]_i_1_n_0\,
      D => \data[2][3]_i_2_n_0\,
      Q => \data_reg_n_0_[2][3]\,
      R => '0'
    );
\data_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[2][4]_2\,
      Q => \^data_reg[2][4]_0\,
      R => '0'
    );
\data_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[2][5]_1\,
      Q => \^data_reg[2][5]_0\,
      R => '0'
    );
\data_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[2][6]_1\,
      Q => \^data_reg[2][6]_0\,
      R => '0'
    );
\data_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[2][7]_1\,
      Q => \^data_reg[2][7]_0\,
      R => '0'
    );
\data_reg[30][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(0),
      Q => \data_reg[30]_37\(0),
      R => '0'
    );
\data_reg[30][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(1),
      Q => \data_reg[30]_37\(1),
      R => '0'
    );
\data_reg[30][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(2),
      Q => \data_reg[30]_37\(2),
      R => '0'
    );
\data_reg[30][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(3),
      Q => \data_reg[30]_37\(3),
      R => '0'
    );
\data_reg[30][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(4),
      Q => \data_reg[30]_37\(4),
      R => '0'
    );
\data_reg[30][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(5),
      Q => \data_reg[30]_37\(5),
      R => '0'
    );
\data_reg[30][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(6),
      Q => \data_reg[30]_37\(6),
      R => '0'
    );
\data_reg[30][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(7),
      Q => \data_reg[30]_37\(7),
      R => '0'
    );
\data_reg[31][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(0),
      Q => \data_reg[31]_36\(0),
      R => '0'
    );
\data_reg[31][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(1),
      Q => \data_reg[31]_36\(1),
      R => '0'
    );
\data_reg[31][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(2),
      Q => \data_reg[31]_36\(2),
      R => '0'
    );
\data_reg[31][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(3),
      Q => \data_reg[31]_36\(3),
      R => '0'
    );
\data_reg[31][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(4),
      Q => \data_reg[31]_36\(4),
      R => '0'
    );
\data_reg[31][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(5),
      Q => \data_reg[31]_36\(5),
      R => '0'
    );
\data_reg[31][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(6),
      Q => \data_reg[31]_36\(6),
      R => '0'
    );
\data_reg[31][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(7),
      Q => \data_reg[31]_36\(7),
      R => '0'
    );
\data_reg[32][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(0),
      Q => \data_reg[32]_35\(0),
      R => '0'
    );
\data_reg[32][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(1),
      Q => \data_reg[32]_35\(1),
      R => '0'
    );
\data_reg[32][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(2),
      Q => \data_reg[32]_35\(2),
      R => '0'
    );
\data_reg[32][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(3),
      Q => \data_reg[32]_35\(3),
      R => '0'
    );
\data_reg[32][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(4),
      Q => \data_reg[32]_35\(4),
      R => '0'
    );
\data_reg[32][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(5),
      Q => \data_reg[32]_35\(5),
      R => '0'
    );
\data_reg[32][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(6),
      Q => \data_reg[32]_35\(6),
      R => '0'
    );
\data_reg[32][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(7),
      Q => \data_reg[32]_35\(7),
      R => '0'
    );
\data_reg[33][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(0),
      Q => \data_reg[33]_34\(0),
      R => '0'
    );
\data_reg[33][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(1),
      Q => \data_reg[33]_34\(1),
      R => '0'
    );
\data_reg[33][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(2),
      Q => \data_reg[33]_34\(2),
      R => '0'
    );
\data_reg[33][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(3),
      Q => \data_reg[33]_34\(3),
      R => '0'
    );
\data_reg[33][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(4),
      Q => \data_reg[33]_34\(4),
      R => '0'
    );
\data_reg[33][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(5),
      Q => \data_reg[33]_34\(5),
      R => '0'
    );
\data_reg[33][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(6),
      Q => \data_reg[33]_34\(6),
      R => '0'
    );
\data_reg[33][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(7),
      Q => \data_reg[33]_34\(7),
      R => '0'
    );
\data_reg[34][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(0),
      Q => \data_reg[34]_33\(0),
      R => '0'
    );
\data_reg[34][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(1),
      Q => \data_reg[34]_33\(1),
      R => '0'
    );
\data_reg[34][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(2),
      Q => \data_reg[34]_33\(2),
      R => '0'
    );
\data_reg[34][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(3),
      Q => \data_reg[34]_33\(3),
      R => '0'
    );
\data_reg[34][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(4),
      Q => \data_reg[34]_33\(4),
      R => '0'
    );
\data_reg[34][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(5),
      Q => \data_reg[34]_33\(5),
      R => '0'
    );
\data_reg[34][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(6),
      Q => \data_reg[34]_33\(6),
      R => '0'
    );
\data_reg[34][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(7),
      Q => \data_reg[34]_33\(7),
      R => '0'
    );
\data_reg[35][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(0),
      Q => \data_reg[35]_32\(0),
      R => '0'
    );
\data_reg[35][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(1),
      Q => \data_reg[35]_32\(1),
      R => '0'
    );
\data_reg[35][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(2),
      Q => \data_reg[35]_32\(2),
      R => '0'
    );
\data_reg[35][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(3),
      Q => \data_reg[35]_32\(3),
      R => '0'
    );
\data_reg[35][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(4),
      Q => \data_reg[35]_32\(4),
      R => '0'
    );
\data_reg[35][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(5),
      Q => \data_reg[35]_32\(5),
      R => '0'
    );
\data_reg[35][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(6),
      Q => \data_reg[35]_32\(6),
      R => '0'
    );
\data_reg[35][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(7),
      Q => \data_reg[35]_32\(7),
      R => '0'
    );
\data_reg[36][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(0),
      Q => \data_reg[36]_31\(0),
      R => '0'
    );
\data_reg[36][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(1),
      Q => \data_reg[36]_31\(1),
      R => '0'
    );
\data_reg[36][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(2),
      Q => \data_reg[36]_31\(2),
      R => '0'
    );
\data_reg[36][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(3),
      Q => \data_reg[36]_31\(3),
      R => '0'
    );
\data_reg[36][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(4),
      Q => \data_reg[36]_31\(4),
      R => '0'
    );
\data_reg[36][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(5),
      Q => \data_reg[36]_31\(5),
      R => '0'
    );
\data_reg[36][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(6),
      Q => \data_reg[36]_31\(6),
      R => '0'
    );
\data_reg[36][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(7),
      Q => \data_reg[36]_31\(7),
      R => '0'
    );
\data_reg[37][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(0),
      Q => \data_reg[37]_30\(0),
      R => '0'
    );
\data_reg[37][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(1),
      Q => \data_reg[37]_30\(1),
      R => '0'
    );
\data_reg[37][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(2),
      Q => \data_reg[37]_30\(2),
      R => '0'
    );
\data_reg[37][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(3),
      Q => \data_reg[37]_30\(3),
      R => '0'
    );
\data_reg[37][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(4),
      Q => \data_reg[37]_30\(4),
      R => '0'
    );
\data_reg[37][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(5),
      Q => \data_reg[37]_30\(5),
      R => '0'
    );
\data_reg[37][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(6),
      Q => \data_reg[37]_30\(6),
      R => '0'
    );
\data_reg[37][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(7),
      Q => \data_reg[37]_30\(7),
      R => '0'
    );
\data_reg[38][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(0),
      Q => \data_reg[38]_29\(0),
      R => '0'
    );
\data_reg[38][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(1),
      Q => \data_reg[38]_29\(1),
      R => '0'
    );
\data_reg[38][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(2),
      Q => \data_reg[38]_29\(2),
      R => '0'
    );
\data_reg[38][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(3),
      Q => \data_reg[38]_29\(3),
      R => '0'
    );
\data_reg[38][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(4),
      Q => \data_reg[38]_29\(4),
      R => '0'
    );
\data_reg[38][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(5),
      Q => \data_reg[38]_29\(5),
      R => '0'
    );
\data_reg[38][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(6),
      Q => \data_reg[38]_29\(6),
      R => '0'
    );
\data_reg[38][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(7),
      Q => \data_reg[38]_29\(7),
      R => '0'
    );
\data_reg[39][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(0),
      Q => \data_reg[39]_28\(0),
      R => '0'
    );
\data_reg[39][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(1),
      Q => \data_reg[39]_28\(1),
      R => '0'
    );
\data_reg[39][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(2),
      Q => \data_reg[39]_28\(2),
      R => '0'
    );
\data_reg[39][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(3),
      Q => \data_reg[39]_28\(3),
      R => '0'
    );
\data_reg[39][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(4),
      Q => \data_reg[39]_28\(4),
      R => '0'
    );
\data_reg[39][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(5),
      Q => \data_reg[39]_28\(5),
      R => '0'
    );
\data_reg[39][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(6),
      Q => \data_reg[39]_28\(6),
      R => '0'
    );
\data_reg[39][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(7),
      Q => \data_reg[39]_28\(7),
      R => '0'
    );
\data_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[3][0]_1\,
      Q => \^data_reg[3][0]_0\,
      R => '0'
    );
\data_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[3][1]_1\,
      Q => \^data_reg[3][1]_0\,
      R => '0'
    );
\data_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[3][2]_1\,
      Q => \^data_reg[3][2]_0\,
      R => '0'
    );
\data_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(3),
      Q => \data_reg[3]_3\(3),
      R => '0'
    );
\data_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(4),
      Q => \data_reg[3]_3\(4),
      R => '0'
    );
\data_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(5),
      Q => \data_reg[3]_3\(5),
      R => '0'
    );
\data_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(6),
      Q => \data_reg[3]_3\(6),
      R => '0'
    );
\data_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(7),
      Q => \data_reg[3]_3\(7),
      R => '0'
    );
\data_reg[40][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(0),
      Q => \data_reg[40]_27\(0),
      R => '0'
    );
\data_reg[40][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(1),
      Q => \data_reg[40]_27\(1),
      R => '0'
    );
\data_reg[40][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(2),
      Q => \data_reg[40]_27\(2),
      R => '0'
    );
\data_reg[40][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(3),
      Q => \data_reg[40]_27\(3),
      R => '0'
    );
\data_reg[40][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(4),
      Q => \data_reg[40]_27\(4),
      R => '0'
    );
\data_reg[40][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(5),
      Q => \data_reg[40]_27\(5),
      R => '0'
    );
\data_reg[40][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(6),
      Q => \data_reg[40]_27\(6),
      R => '0'
    );
\data_reg[40][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(7),
      Q => \data_reg[40]_27\(7),
      R => '0'
    );
\data_reg[41][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(0),
      Q => \data_reg[41]_26\(0),
      R => '0'
    );
\data_reg[41][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(1),
      Q => \data_reg[41]_26\(1),
      R => '0'
    );
\data_reg[41][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(2),
      Q => \data_reg[41]_26\(2),
      R => '0'
    );
\data_reg[41][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(3),
      Q => \data_reg[41]_26\(3),
      R => '0'
    );
\data_reg[41][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(4),
      Q => \data_reg[41]_26\(4),
      R => '0'
    );
\data_reg[41][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(5),
      Q => \data_reg[41]_26\(5),
      R => '0'
    );
\data_reg[41][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(6),
      Q => \data_reg[41]_26\(6),
      R => '0'
    );
\data_reg[41][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(7),
      Q => \data_reg[41]_26\(7),
      R => '0'
    );
\data_reg[42][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(0),
      Q => \data_reg[42]_25\(0),
      R => '0'
    );
\data_reg[42][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(1),
      Q => \data_reg[42]_25\(1),
      R => '0'
    );
\data_reg[42][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(2),
      Q => \data_reg[42]_25\(2),
      R => '0'
    );
\data_reg[42][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(3),
      Q => \data_reg[42]_25\(3),
      R => '0'
    );
\data_reg[42][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(4),
      Q => \data_reg[42]_25\(4),
      R => '0'
    );
\data_reg[42][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(5),
      Q => \data_reg[42]_25\(5),
      R => '0'
    );
\data_reg[42][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(6),
      Q => \data_reg[42]_25\(6),
      R => '0'
    );
\data_reg[42][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(7),
      Q => \data_reg[42]_25\(7),
      R => '0'
    );
\data_reg[43][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(0),
      Q => \data_reg[43]_24\(0),
      R => '0'
    );
\data_reg[43][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(1),
      Q => \data_reg[43]_24\(1),
      R => '0'
    );
\data_reg[43][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(2),
      Q => \data_reg[43]_24\(2),
      R => '0'
    );
\data_reg[43][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(3),
      Q => \data_reg[43]_24\(3),
      R => '0'
    );
\data_reg[43][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(4),
      Q => \data_reg[43]_24\(4),
      R => '0'
    );
\data_reg[43][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(5),
      Q => \data_reg[43]_24\(5),
      R => '0'
    );
\data_reg[43][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(6),
      Q => \data_reg[43]_24\(6),
      R => '0'
    );
\data_reg[43][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(7),
      Q => \data_reg[43]_24\(7),
      R => '0'
    );
\data_reg[44][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(0),
      Q => \data_reg[44]_23\(0),
      R => '0'
    );
\data_reg[44][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(1),
      Q => \data_reg[44]_23\(1),
      R => '0'
    );
\data_reg[44][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(2),
      Q => \data_reg[44]_23\(2),
      R => '0'
    );
\data_reg[44][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(3),
      Q => \data_reg[44]_23\(3),
      R => '0'
    );
\data_reg[44][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(4),
      Q => \data_reg[44]_23\(4),
      R => '0'
    );
\data_reg[44][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(5),
      Q => \data_reg[44]_23\(5),
      R => '0'
    );
\data_reg[44][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(6),
      Q => \data_reg[44]_23\(6),
      R => '0'
    );
\data_reg[44][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(7),
      Q => \data_reg[44]_23\(7),
      R => '0'
    );
\data_reg[45][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(0),
      Q => \data_reg[45]_22\(0),
      R => '0'
    );
\data_reg[45][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(1),
      Q => \data_reg[45]_22\(1),
      R => '0'
    );
\data_reg[45][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(2),
      Q => \data_reg[45]_22\(2),
      R => '0'
    );
\data_reg[45][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(3),
      Q => \data_reg[45]_22\(3),
      R => '0'
    );
\data_reg[45][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(4),
      Q => \data_reg[45]_22\(4),
      R => '0'
    );
\data_reg[45][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(5),
      Q => \data_reg[45]_22\(5),
      R => '0'
    );
\data_reg[45][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(6),
      Q => \data_reg[45]_22\(6),
      R => '0'
    );
\data_reg[45][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(7),
      Q => \data_reg[45]_22\(7),
      R => '0'
    );
\data_reg[46][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(0),
      Q => \data_reg[46]_21\(0),
      R => '0'
    );
\data_reg[46][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(1),
      Q => \data_reg[46]_21\(1),
      R => '0'
    );
\data_reg[46][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(2),
      Q => \data_reg[46]_21\(2),
      R => '0'
    );
\data_reg[46][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(3),
      Q => \data_reg[46]_21\(3),
      R => '0'
    );
\data_reg[46][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(4),
      Q => \data_reg[46]_21\(4),
      R => '0'
    );
\data_reg[46][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(5),
      Q => \data_reg[46]_21\(5),
      R => '0'
    );
\data_reg[46][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(6),
      Q => \data_reg[46]_21\(6),
      R => '0'
    );
\data_reg[46][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(7),
      Q => \data_reg[46]_21\(7),
      R => '0'
    );
\data_reg[47][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(0),
      Q => \data_reg[47]_20\(0),
      R => '0'
    );
\data_reg[47][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(1),
      Q => \data_reg[47]_20\(1),
      R => '0'
    );
\data_reg[47][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(2),
      Q => \data_reg[47]_20\(2),
      R => '0'
    );
\data_reg[47][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(3),
      Q => \data_reg[47]_20\(3),
      R => '0'
    );
\data_reg[47][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(4),
      Q => \data_reg[47]_20\(4),
      R => '0'
    );
\data_reg[47][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(5),
      Q => \data_reg[47]_20\(5),
      R => '0'
    );
\data_reg[47][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(6),
      Q => \data_reg[47]_20\(6),
      R => '0'
    );
\data_reg[47][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(7),
      Q => \data_reg[47]_20\(7),
      R => '0'
    );
\data_reg[48][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(0),
      Q => \data_reg[48]_19\(0),
      R => '0'
    );
\data_reg[48][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(1),
      Q => \data_reg[48]_19\(1),
      R => '0'
    );
\data_reg[48][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(2),
      Q => \data_reg[48]_19\(2),
      R => '0'
    );
\data_reg[48][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(3),
      Q => \data_reg[48]_19\(3),
      R => '0'
    );
\data_reg[48][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(4),
      Q => \data_reg[48]_19\(4),
      R => '0'
    );
\data_reg[48][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(5),
      Q => \data_reg[48]_19\(5),
      R => '0'
    );
\data_reg[48][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(6),
      Q => \data_reg[48]_19\(6),
      R => '0'
    );
\data_reg[48][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(7),
      Q => \data_reg[48]_19\(7),
      R => '0'
    );
\data_reg[49][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(0),
      Q => \data_reg[49]_18\(0),
      R => '0'
    );
\data_reg[49][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(1),
      Q => \data_reg[49]_18\(1),
      R => '0'
    );
\data_reg[49][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(2),
      Q => \data_reg[49]_18\(2),
      R => '0'
    );
\data_reg[49][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(3),
      Q => \data_reg[49]_18\(3),
      R => '0'
    );
\data_reg[49][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(4),
      Q => \data_reg[49]_18\(4),
      R => '0'
    );
\data_reg[49][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(5),
      Q => \data_reg[49]_18\(5),
      R => '0'
    );
\data_reg[49][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(6),
      Q => \data_reg[49]_18\(6),
      R => '0'
    );
\data_reg[49][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(7),
      Q => \data_reg[49]_18\(7),
      R => '0'
    );
\data_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^data_reg[1][6]_0\,
      D => \data_reg[4][0]_1\,
      Q => \^data_reg[4][0]_0\,
      R => '0'
    );
\data_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^data_reg[1][6]_0\,
      D => \data[4][1]_i_1_n_0\,
      Q => \data_reg_n_0_[4][1]\,
      R => '0'
    );
\data_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^data_reg[1][6]_0\,
      D => \data[4][2]_i_1_n_0\,
      Q => \data_reg_n_0_[4][2]\,
      R => '0'
    );
\data_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^data_reg[1][6]_0\,
      D => \data[4][3]_i_2_n_0\,
      Q => \data_reg_n_0_[4][3]\,
      R => '0'
    );
\data_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[4][4]_1\,
      Q => \^data_reg[4][4]_0\,
      R => '0'
    );
\data_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[4][5]_1\,
      Q => \^data_reg[4][5]_0\,
      R => '0'
    );
\data_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[4][6]_1\,
      Q => \^data_reg[4][6]_0\,
      R => '0'
    );
\data_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[4][7]_1\,
      Q => \^data_reg[4][7]_0\,
      R => '0'
    );
\data_reg[50][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(0),
      Q => \data_reg[50]_17\(0),
      R => '0'
    );
\data_reg[50][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(1),
      Q => \data_reg[50]_17\(1),
      R => '0'
    );
\data_reg[50][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(2),
      Q => \data_reg[50]_17\(2),
      R => '0'
    );
\data_reg[50][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(3),
      Q => \data_reg[50]_17\(3),
      R => '0'
    );
\data_reg[50][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(4),
      Q => \data_reg[50]_17\(4),
      R => '0'
    );
\data_reg[50][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(5),
      Q => \data_reg[50]_17\(5),
      R => '0'
    );
\data_reg[50][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(6),
      Q => \data_reg[50]_17\(6),
      R => '0'
    );
\data_reg[50][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(7),
      Q => \data_reg[50]_17\(7),
      R => '0'
    );
\data_reg[51][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(0),
      Q => \data_reg[51]_16\(0),
      R => '0'
    );
\data_reg[51][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(1),
      Q => \data_reg[51]_16\(1),
      R => '0'
    );
\data_reg[51][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(2),
      Q => \data_reg[51]_16\(2),
      R => '0'
    );
\data_reg[51][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(3),
      Q => \data_reg[51]_16\(3),
      R => '0'
    );
\data_reg[51][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(4),
      Q => \data_reg[51]_16\(4),
      R => '0'
    );
\data_reg[51][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(5),
      Q => \data_reg[51]_16\(5),
      R => '0'
    );
\data_reg[51][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(6),
      Q => \data_reg[51]_16\(6),
      R => '0'
    );
\data_reg[51][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(7),
      Q => \data_reg[51]_16\(7),
      R => '0'
    );
\data_reg[52][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(0),
      Q => \data_reg[52]_15\(0),
      R => '0'
    );
\data_reg[52][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(1),
      Q => \data_reg[52]_15\(1),
      R => '0'
    );
\data_reg[52][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(2),
      Q => \data_reg[52]_15\(2),
      R => '0'
    );
\data_reg[52][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(3),
      Q => \data_reg[52]_15\(3),
      R => '0'
    );
\data_reg[52][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(4),
      Q => \data_reg[52]_15\(4),
      R => '0'
    );
\data_reg[52][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(5),
      Q => \data_reg[52]_15\(5),
      R => '0'
    );
\data_reg[52][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(6),
      Q => \data_reg[52]_15\(6),
      R => '0'
    );
\data_reg[52][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(7),
      Q => \data_reg[52]_15\(7),
      R => '0'
    );
\data_reg[53][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(0),
      Q => \data_reg[53]_14\(0),
      R => '0'
    );
\data_reg[53][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(1),
      Q => \data_reg[53]_14\(1),
      R => '0'
    );
\data_reg[53][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(2),
      Q => \data_reg[53]_14\(2),
      R => '0'
    );
\data_reg[53][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(3),
      Q => \data_reg[53]_14\(3),
      R => '0'
    );
\data_reg[53][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(4),
      Q => \data_reg[53]_14\(4),
      R => '0'
    );
\data_reg[53][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(5),
      Q => \data_reg[53]_14\(5),
      R => '0'
    );
\data_reg[53][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(6),
      Q => \data_reg[53]_14\(6),
      R => '0'
    );
\data_reg[53][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(7),
      Q => \data_reg[53]_14\(7),
      R => '0'
    );
\data_reg[54][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(0),
      Q => \data_reg[54]_13\(0),
      R => '0'
    );
\data_reg[54][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(1),
      Q => \data_reg[54]_13\(1),
      R => '0'
    );
\data_reg[54][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(2),
      Q => \data_reg[54]_13\(2),
      R => '0'
    );
\data_reg[54][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(3),
      Q => \data_reg[54]_13\(3),
      R => '0'
    );
\data_reg[54][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(4),
      Q => \data_reg[54]_13\(4),
      R => '0'
    );
\data_reg[54][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(5),
      Q => \data_reg[54]_13\(5),
      R => '0'
    );
\data_reg[54][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(6),
      Q => \data_reg[54]_13\(6),
      R => '0'
    );
\data_reg[54][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(7),
      Q => \data_reg[54]_13\(7),
      R => '0'
    );
\data_reg[55][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(0),
      Q => \data_reg[55]_12\(0),
      R => '0'
    );
\data_reg[55][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(1),
      Q => \data_reg[55]_12\(1),
      R => '0'
    );
\data_reg[55][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(2),
      Q => \data_reg[55]_12\(2),
      R => '0'
    );
\data_reg[55][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(3),
      Q => \data_reg[55]_12\(3),
      R => '0'
    );
\data_reg[55][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(4),
      Q => \data_reg[55]_12\(4),
      R => '0'
    );
\data_reg[55][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(5),
      Q => \data_reg[55]_12\(5),
      R => '0'
    );
\data_reg[55][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(6),
      Q => \data_reg[55]_12\(6),
      R => '0'
    );
\data_reg[55][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(7),
      Q => \data_reg[55]_12\(7),
      R => '0'
    );
\data_reg[56][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(0),
      Q => \data_reg[56]_11\(0),
      R => '0'
    );
\data_reg[56][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(1),
      Q => \data_reg[56]_11\(1),
      R => '0'
    );
\data_reg[56][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(2),
      Q => \data_reg[56]_11\(2),
      R => '0'
    );
\data_reg[56][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(3),
      Q => \data_reg[56]_11\(3),
      R => '0'
    );
\data_reg[56][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(4),
      Q => \data_reg[56]_11\(4),
      R => '0'
    );
\data_reg[56][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(5),
      Q => \data_reg[56]_11\(5),
      R => '0'
    );
\data_reg[56][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(6),
      Q => \data_reg[56]_11\(6),
      R => '0'
    );
\data_reg[56][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(7),
      Q => \data_reg[56]_11\(7),
      R => '0'
    );
\data_reg[57][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(0),
      Q => \data_reg[57]_10\(0),
      R => '0'
    );
\data_reg[57][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(1),
      Q => \data_reg[57]_10\(1),
      R => '0'
    );
\data_reg[57][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(2),
      Q => \data_reg[57]_10\(2),
      R => '0'
    );
\data_reg[57][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(3),
      Q => \data_reg[57]_10\(3),
      R => '0'
    );
\data_reg[57][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(4),
      Q => \data_reg[57]_10\(4),
      R => '0'
    );
\data_reg[57][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(5),
      Q => \data_reg[57]_10\(5),
      R => '0'
    );
\data_reg[57][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(6),
      Q => \data_reg[57]_10\(6),
      R => '0'
    );
\data_reg[57][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(7),
      Q => \data_reg[57]_10\(7),
      R => '0'
    );
\data_reg[58][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(0),
      Q => \data_reg[58]_9\(0),
      R => '0'
    );
\data_reg[58][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(1),
      Q => \data_reg[58]_9\(1),
      R => '0'
    );
\data_reg[58][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(2),
      Q => \data_reg[58]_9\(2),
      R => '0'
    );
\data_reg[58][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(3),
      Q => \data_reg[58]_9\(3),
      R => '0'
    );
\data_reg[58][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(4),
      Q => \data_reg[58]_9\(4),
      R => '0'
    );
\data_reg[58][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(5),
      Q => \data_reg[58]_9\(5),
      R => '0'
    );
\data_reg[58][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(6),
      Q => \data_reg[58]_9\(6),
      R => '0'
    );
\data_reg[58][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(7),
      Q => \data_reg[58]_9\(7),
      R => '0'
    );
\data_reg[59][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(0),
      Q => \data_reg[59]_8\(0),
      R => '0'
    );
\data_reg[59][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(1),
      Q => \data_reg[59]_8\(1),
      R => '0'
    );
\data_reg[59][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(2),
      Q => \data_reg[59]_8\(2),
      R => '0'
    );
\data_reg[59][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(3),
      Q => \data_reg[59]_8\(3),
      R => '0'
    );
\data_reg[59][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(4),
      Q => \data_reg[59]_8\(4),
      R => '0'
    );
\data_reg[59][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(5),
      Q => \data_reg[59]_8\(5),
      R => '0'
    );
\data_reg[59][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(6),
      Q => \data_reg[59]_8\(6),
      R => '0'
    );
\data_reg[59][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(7),
      Q => \data_reg[59]_8\(7),
      R => '0'
    );
\data_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^goreg_bm.dout_i_reg[11]\,
      D => \data_reg[5][0]_2\,
      Q => \^data_reg[5][0]_0\,
      R => '0'
    );
\data_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^goreg_bm.dout_i_reg[11]\,
      D => \data[5][1]_i_1_n_0\,
      Q => \data_reg_n_0_[5][1]\,
      R => '0'
    );
\data_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^goreg_bm.dout_i_reg[11]\,
      D => \data[5][2]_i_1_n_0\,
      Q => \data_reg_n_0_[5][2]\,
      R => '0'
    );
\data_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^goreg_bm.dout_i_reg[11]\,
      D => \data[5][3]_i_2_n_0\,
      Q => \data_reg_n_0_[5][3]\,
      R => '0'
    );
\data_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[5][4]_2\,
      Q => \^data_reg[5][4]_0\,
      R => '0'
    );
\data_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[5][5]_1\,
      Q => \^data_reg[5][5]_0\,
      R => '0'
    );
\data_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[5][6]_1\,
      Q => \^data_reg[5][6]_0\,
      R => '0'
    );
\data_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[5][7]_1\,
      Q => \^data_reg[5][7]_0\,
      R => '0'
    );
\data_reg[60][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(0),
      Q => \data_reg[60]_7\(0),
      R => '0'
    );
\data_reg[60][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(1),
      Q => \data_reg[60]_7\(1),
      R => '0'
    );
\data_reg[60][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(2),
      Q => \data_reg[60]_7\(2),
      R => '0'
    );
\data_reg[60][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(3),
      Q => \data_reg[60]_7\(3),
      R => '0'
    );
\data_reg[60][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(4),
      Q => \data_reg[60]_7\(4),
      R => '0'
    );
\data_reg[60][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(5),
      Q => \data_reg[60]_7\(5),
      R => '0'
    );
\data_reg[60][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(6),
      Q => \data_reg[60]_7\(6),
      R => '0'
    );
\data_reg[60][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(7),
      Q => \data_reg[60]_7\(7),
      R => '0'
    );
\data_reg[61][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(0),
      Q => \data_reg[61]_6\(0),
      R => '0'
    );
\data_reg[61][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(1),
      Q => \data_reg[61]_6\(1),
      R => '0'
    );
\data_reg[61][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(2),
      Q => \data_reg[61]_6\(2),
      R => '0'
    );
\data_reg[61][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(3),
      Q => \data_reg[61]_6\(3),
      R => '0'
    );
\data_reg[61][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(4),
      Q => \data_reg[61]_6\(4),
      R => '0'
    );
\data_reg[61][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(5),
      Q => \data_reg[61]_6\(5),
      R => '0'
    );
\data_reg[61][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(6),
      Q => \data_reg[61]_6\(6),
      R => '0'
    );
\data_reg[61][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(7),
      Q => \data_reg[61]_6\(7),
      R => '0'
    );
\data_reg[62][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(0),
      Q => \data_reg[62]_5\(0),
      R => '0'
    );
\data_reg[62][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(1),
      Q => \data_reg[62]_5\(1),
      R => '0'
    );
\data_reg[62][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(2),
      Q => \data_reg[62]_5\(2),
      R => '0'
    );
\data_reg[62][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(3),
      Q => \data_reg[62]_5\(3),
      R => '0'
    );
\data_reg[62][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(4),
      Q => \data_reg[62]_5\(4),
      R => '0'
    );
\data_reg[62][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(5),
      Q => \data_reg[62]_5\(5),
      R => '0'
    );
\data_reg[62][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(6),
      Q => \data_reg[62]_5\(6),
      R => '0'
    );
\data_reg[62][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(7),
      Q => \data_reg[62]_5\(7),
      R => '0'
    );
\data_reg[63][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(0),
      Q => \data_reg[63]_4\(0),
      R => '0'
    );
\data_reg[63][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(1),
      Q => \data_reg[63]_4\(1),
      R => '0'
    );
\data_reg[63][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(2),
      Q => \data_reg[63]_4\(2),
      R => '0'
    );
\data_reg[63][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(3),
      Q => \data_reg[63]_4\(3),
      R => '0'
    );
\data_reg[63][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(4),
      Q => \data_reg[63]_4\(4),
      R => '0'
    );
\data_reg[63][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(5),
      Q => \data_reg[63]_4\(5),
      R => '0'
    );
\data_reg[63][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(6),
      Q => \data_reg[63]_4\(6),
      R => '0'
    );
\data_reg[63][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(7),
      Q => \data_reg[63]_4\(7),
      R => '0'
    );
\data_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][3]_i_1_n_0\,
      D => \data_reg[6][4]_1\(0),
      Q => \^data_reg[6][4]_0\(0),
      R => '0'
    );
\data_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][3]_i_1_n_0\,
      D => \data[6][1]_i_1_n_0\,
      Q => \data_reg[6]_2\(1),
      R => '0'
    );
\data_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][3]_i_1_n_0\,
      D => \data[6][2]_i_1_n_0\,
      Q => \data_reg[6]_2\(2),
      R => '0'
    );
\data_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][3]_i_1_n_0\,
      D => \data[6][3]_i_2_n_0\,
      Q => \data_reg[6]_2\(3),
      R => '0'
    );
\data_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][7]_i_1_n_0\,
      D => \data_reg[6][4]_1\(1),
      Q => \^data_reg[6][4]_0\(1),
      R => '0'
    );
\data_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][7]_i_1_n_0\,
      D => \data[6][5]_i_1_n_0\,
      Q => \data_reg[6]_2\(5),
      R => '0'
    );
\data_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][7]_i_1_n_0\,
      D => \data[6][6]_i_1_n_0\,
      Q => \data_reg[6]_2\(6),
      R => '0'
    );
\data_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][7]_i_1_n_0\,
      D => \data[6][7]_i_2_n_0\,
      Q => \data_reg[6]_2\(7),
      R => '0'
    );
\data_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(0),
      Q => \data_reg[7]_60\(0),
      R => '0'
    );
\data_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(1),
      Q => \data_reg[7]_60\(1),
      R => '0'
    );
\data_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(2),
      Q => \data_reg[7]_60\(2),
      R => '0'
    );
\data_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(3),
      Q => \data_reg[7]_60\(3),
      R => '0'
    );
\data_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(4),
      Q => \data_reg[7]_60\(4),
      R => '0'
    );
\data_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(5),
      Q => \data_reg[7]_60\(5),
      R => '0'
    );
\data_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(6),
      Q => \data_reg[7]_60\(6),
      R => '0'
    );
\data_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(7),
      Q => \data_reg[7]_60\(7),
      R => '0'
    );
\data_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(0),
      Q => \data_reg[8]_59\(0),
      R => '0'
    );
\data_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(1),
      Q => \data_reg[8]_59\(1),
      R => '0'
    );
\data_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(2),
      Q => \data_reg[8]_59\(2),
      R => '0'
    );
\data_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(3),
      Q => \data_reg[8]_59\(3),
      R => '0'
    );
\data_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(4),
      Q => \data_reg[8]_59\(4),
      R => '0'
    );
\data_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(5),
      Q => \data_reg[8]_59\(5),
      R => '0'
    );
\data_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(6),
      Q => \data_reg[8]_59\(6),
      R => '0'
    );
\data_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(7),
      Q => \data_reg[8]_59\(7),
      R => '0'
    );
\data_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(0),
      Q => \data_reg[9]_58\(0),
      R => '0'
    );
\data_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(1),
      Q => \data_reg[9]_58\(1),
      R => '0'
    );
\data_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(2),
      Q => \data_reg[9]_58\(2),
      R => '0'
    );
\data_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(3),
      Q => \data_reg[9]_58\(3),
      R => '0'
    );
\data_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(4),
      Q => \data_reg[9]_58\(4),
      R => '0'
    );
\data_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(5),
      Q => \data_reg[9]_58\(5),
      R => '0'
    );
\data_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(6),
      Q => \data_reg[9]_58\(6),
      R => '0'
    );
\data_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(7),
      Q => \data_reg[9]_58\(7),
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_reg[5][7]_0\,
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^data_reg[5][6]_0\,
      I1 => \^data_reg[5][4]_0\,
      I2 => \^data_reg[5][5]_0\,
      O => \i__carry__0_i_2_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \data_reg_n_0_[5][1]\,
      I1 => \data_reg_n_0_[5][3]\,
      I2 => \data_reg_n_0_[5][2]\,
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^data_reg[5][0]_0\,
      I1 => \^data_reg[4][6]_0\,
      I2 => \^data_reg[4][7]_0\,
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \data_reg_n_0_[4][3]\,
      I1 => \^data_reg[4][5]_0\,
      I2 => \^data_reg[4][4]_0\,
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000041BE"
    )
        port map (
      I0 => \^data_reg[6][4]_0\(0),
      I1 => \^data_reg[6][4]_0\(1),
      I2 => \data_reg[6]_2\(1),
      I3 => \^data_reg[4][0]_0\,
      I4 => \data_reg_n_0_[4][1]\,
      I5 => \data_reg_n_0_[4][2]\,
      O => \i__carry_i_4_n_0\
    );
\last_rd_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(0),
      Q => last_rd_reg(0),
      R => '0'
    );
\last_rd_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(1),
      Q => last_rd_reg(1),
      R => '0'
    );
\last_rd_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(2),
      Q => last_rd_reg(2),
      R => '0'
    );
\last_rd_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(3),
      Q => last_rd_reg(3),
      R => '0'
    );
\last_rd_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(4),
      Q => last_rd_reg(4),
      R => '0'
    );
\last_rd_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(5),
      Q => last_rd_reg(5),
      R => '0'
    );
\rd_data_o[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[0]_i_2_n_0\,
      I1 => \rd_data_o_reg[0]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[0]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[0]_i_5_n_0\,
      O => \rd_data_o[0]_i_1_n_0\
    );
\rd_data_o[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(0),
      I1 => \data_reg[50]_17\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(0),
      O => \rd_data_o[0]_i_14_n_0\
    );
\rd_data_o[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(0),
      I1 => \data_reg[54]_13\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(0),
      O => \rd_data_o[0]_i_15_n_0\
    );
\rd_data_o[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(0),
      I1 => \data_reg[58]_9\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(0),
      O => \rd_data_o[0]_i_16_n_0\
    );
\rd_data_o[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(0),
      I1 => \data_reg[62]_5\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(0),
      O => \rd_data_o[0]_i_17_n_0\
    );
\rd_data_o[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(0),
      I1 => \data_reg[34]_33\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(0),
      O => \rd_data_o[0]_i_18_n_0\
    );
\rd_data_o[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(0),
      I1 => \data_reg[38]_29\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(0),
      O => \rd_data_o[0]_i_19_n_0\
    );
\rd_data_o[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(0),
      I1 => \data_reg[42]_25\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(0),
      O => \rd_data_o[0]_i_20_n_0\
    );
\rd_data_o[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(0),
      I1 => \data_reg[46]_21\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(0),
      O => \rd_data_o[0]_i_21_n_0\
    );
\rd_data_o[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(0),
      I1 => \data_reg[18]_49\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(0),
      O => \rd_data_o[0]_i_22_n_0\
    );
\rd_data_o[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(0),
      I1 => \data_reg[22]_45\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(0),
      O => \rd_data_o[0]_i_23_n_0\
    );
\rd_data_o[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(0),
      I1 => \data_reg[26]_41\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(0),
      O => \rd_data_o[0]_i_24_n_0\
    );
\rd_data_o[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(0),
      I1 => \data_reg[30]_37\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(0),
      O => \rd_data_o[0]_i_25_n_0\
    );
\rd_data_o[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_reg[3][0]_0\,
      I1 => \^data_reg[2][0]_0\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[1][0]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[0][0]_0\,
      O => \rd_data_o[0]_i_26_n_0\
    );
\rd_data_o[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(0),
      I1 => \^data_reg[6][4]_0\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[5][0]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[4][0]_0\,
      O => \rd_data_o[0]_i_27_n_0\
    );
\rd_data_o[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(0),
      I1 => \data_reg[10]_57\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(0),
      O => \rd_data_o[0]_i_28_n_0\
    );
\rd_data_o[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(0),
      I1 => \data_reg[14]_53\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(0),
      O => \rd_data_o[0]_i_29_n_0\
    );
\rd_data_o[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[1]_i_2_n_0\,
      I1 => \rd_data_o_reg[1]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[1]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[1]_i_5_n_0\,
      O => \rd_data_o[1]_i_1_n_0\
    );
\rd_data_o[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(1),
      I1 => \data_reg[50]_17\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(1),
      O => \rd_data_o[1]_i_14_n_0\
    );
\rd_data_o[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(1),
      I1 => \data_reg[54]_13\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(1),
      O => \rd_data_o[1]_i_15_n_0\
    );
\rd_data_o[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(1),
      I1 => \data_reg[58]_9\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(1),
      O => \rd_data_o[1]_i_16_n_0\
    );
\rd_data_o[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(1),
      I1 => \data_reg[62]_5\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(1),
      O => \rd_data_o[1]_i_17_n_0\
    );
\rd_data_o[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(1),
      I1 => \data_reg[34]_33\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(1),
      O => \rd_data_o[1]_i_18_n_0\
    );
\rd_data_o[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(1),
      I1 => \data_reg[38]_29\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(1),
      O => \rd_data_o[1]_i_19_n_0\
    );
\rd_data_o[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(1),
      I1 => \data_reg[42]_25\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(1),
      O => \rd_data_o[1]_i_20_n_0\
    );
\rd_data_o[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(1),
      I1 => \data_reg[46]_21\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(1),
      O => \rd_data_o[1]_i_21_n_0\
    );
\rd_data_o[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(1),
      I1 => \data_reg[18]_49\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(1),
      O => \rd_data_o[1]_i_22_n_0\
    );
\rd_data_o[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(1),
      I1 => \data_reg[22]_45\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(1),
      O => \rd_data_o[1]_i_23_n_0\
    );
\rd_data_o[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(1),
      I1 => \data_reg[26]_41\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(1),
      O => \rd_data_o[1]_i_24_n_0\
    );
\rd_data_o[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(1),
      I1 => \data_reg[30]_37\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(1),
      O => \rd_data_o[1]_i_25_n_0\
    );
\rd_data_o[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_reg[3][1]_0\,
      I1 => \data_reg_n_0_[2][1]\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[1]_0\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[0]_1\(1),
      O => \rd_data_o[1]_i_26_n_0\
    );
\rd_data_o[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(1),
      I1 => \data_reg[6]_2\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg_n_0_[5][1]\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg_n_0_[4][1]\,
      O => \rd_data_o[1]_i_27_n_0\
    );
\rd_data_o[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(1),
      I1 => \data_reg[10]_57\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(1),
      O => \rd_data_o[1]_i_28_n_0\
    );
\rd_data_o[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(1),
      I1 => \data_reg[14]_53\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(1),
      O => \rd_data_o[1]_i_29_n_0\
    );
\rd_data_o[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[2]_i_2_n_0\,
      I1 => \rd_data_o_reg[2]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[2]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[2]_i_5_n_0\,
      O => \rd_data_o[2]_i_1_n_0\
    );
\rd_data_o[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(2),
      I1 => \data_reg[50]_17\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(2),
      O => \rd_data_o[2]_i_14_n_0\
    );
\rd_data_o[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(2),
      I1 => \data_reg[54]_13\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(2),
      O => \rd_data_o[2]_i_15_n_0\
    );
\rd_data_o[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(2),
      I1 => \data_reg[58]_9\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(2),
      O => \rd_data_o[2]_i_16_n_0\
    );
\rd_data_o[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(2),
      I1 => \data_reg[62]_5\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(2),
      O => \rd_data_o[2]_i_17_n_0\
    );
\rd_data_o[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(2),
      I1 => \data_reg[34]_33\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(2),
      O => \rd_data_o[2]_i_18_n_0\
    );
\rd_data_o[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(2),
      I1 => \data_reg[38]_29\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(2),
      O => \rd_data_o[2]_i_19_n_0\
    );
\rd_data_o[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(2),
      I1 => \data_reg[42]_25\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(2),
      O => \rd_data_o[2]_i_20_n_0\
    );
\rd_data_o[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(2),
      I1 => \data_reg[46]_21\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(2),
      O => \rd_data_o[2]_i_21_n_0\
    );
\rd_data_o[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(2),
      I1 => \data_reg[18]_49\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(2),
      O => \rd_data_o[2]_i_22_n_0\
    );
\rd_data_o[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(2),
      I1 => \data_reg[22]_45\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(2),
      O => \rd_data_o[2]_i_23_n_0\
    );
\rd_data_o[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(2),
      I1 => \data_reg[26]_41\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(2),
      O => \rd_data_o[2]_i_24_n_0\
    );
\rd_data_o[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(2),
      I1 => \data_reg[30]_37\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(2),
      O => \rd_data_o[2]_i_25_n_0\
    );
\rd_data_o[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_reg[3][2]_0\,
      I1 => \data_reg_n_0_[2][2]\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[1]_0\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[0]_1\(2),
      O => \rd_data_o[2]_i_26_n_0\
    );
\rd_data_o[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(2),
      I1 => \data_reg[6]_2\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg_n_0_[5][2]\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg_n_0_[4][2]\,
      O => \rd_data_o[2]_i_27_n_0\
    );
\rd_data_o[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(2),
      I1 => \data_reg[10]_57\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(2),
      O => \rd_data_o[2]_i_28_n_0\
    );
\rd_data_o[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(2),
      I1 => \data_reg[14]_53\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(2),
      O => \rd_data_o[2]_i_29_n_0\
    );
\rd_data_o[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[3]_i_2_n_0\,
      I1 => \rd_data_o_reg[3]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[3]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[3]_i_5_n_0\,
      O => \rd_data_o[3]_i_1_n_0\
    );
\rd_data_o[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(3),
      I1 => \data_reg[50]_17\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(3),
      O => \rd_data_o[3]_i_14_n_0\
    );
\rd_data_o[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(3),
      I1 => \data_reg[54]_13\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(3),
      O => \rd_data_o[3]_i_15_n_0\
    );
\rd_data_o[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(3),
      I1 => \data_reg[58]_9\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(3),
      O => \rd_data_o[3]_i_16_n_0\
    );
\rd_data_o[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(3),
      I1 => \data_reg[62]_5\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(3),
      O => \rd_data_o[3]_i_17_n_0\
    );
\rd_data_o[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(3),
      I1 => \data_reg[34]_33\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(3),
      O => \rd_data_o[3]_i_18_n_0\
    );
\rd_data_o[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(3),
      I1 => \data_reg[38]_29\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(3),
      O => \rd_data_o[3]_i_19_n_0\
    );
\rd_data_o[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(3),
      I1 => \data_reg[42]_25\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(3),
      O => \rd_data_o[3]_i_20_n_0\
    );
\rd_data_o[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(3),
      I1 => \data_reg[46]_21\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(3),
      O => \rd_data_o[3]_i_21_n_0\
    );
\rd_data_o[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(3),
      I1 => \data_reg[18]_49\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(3),
      O => \rd_data_o[3]_i_22_n_0\
    );
\rd_data_o[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(3),
      I1 => \data_reg[22]_45\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(3),
      O => \rd_data_o[3]_i_23_n_0\
    );
\rd_data_o[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(3),
      I1 => \data_reg[26]_41\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(3),
      O => \rd_data_o[3]_i_24_n_0\
    );
\rd_data_o[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(3),
      I1 => \data_reg[30]_37\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(3),
      O => \rd_data_o[3]_i_25_n_0\
    );
\rd_data_o[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(3),
      I1 => \data_reg_n_0_[2][3]\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[1]_0\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[0]_1\(3),
      O => \rd_data_o[3]_i_26_n_0\
    );
\rd_data_o[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(3),
      I1 => \data_reg[6]_2\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg_n_0_[5][3]\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg_n_0_[4][3]\,
      O => \rd_data_o[3]_i_27_n_0\
    );
\rd_data_o[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(3),
      I1 => \data_reg[10]_57\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(3),
      O => \rd_data_o[3]_i_28_n_0\
    );
\rd_data_o[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(3),
      I1 => \data_reg[14]_53\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(3),
      O => \rd_data_o[3]_i_29_n_0\
    );
\rd_data_o[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[4]_i_2_n_0\,
      I1 => \rd_data_o_reg[4]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[4]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[4]_i_5_n_0\,
      O => \rd_data_o[4]_i_1_n_0\
    );
\rd_data_o[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(4),
      I1 => \data_reg[50]_17\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(4),
      O => \rd_data_o[4]_i_14_n_0\
    );
\rd_data_o[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(4),
      I1 => \data_reg[54]_13\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(4),
      O => \rd_data_o[4]_i_15_n_0\
    );
\rd_data_o[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(4),
      I1 => \data_reg[58]_9\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(4),
      O => \rd_data_o[4]_i_16_n_0\
    );
\rd_data_o[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(4),
      I1 => \data_reg[62]_5\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(4),
      O => \rd_data_o[4]_i_17_n_0\
    );
\rd_data_o[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(4),
      I1 => \data_reg[34]_33\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(4),
      O => \rd_data_o[4]_i_18_n_0\
    );
\rd_data_o[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(4),
      I1 => \data_reg[38]_29\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(4),
      O => \rd_data_o[4]_i_19_n_0\
    );
\rd_data_o[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(4),
      I1 => \data_reg[42]_25\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(4),
      O => \rd_data_o[4]_i_20_n_0\
    );
\rd_data_o[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(4),
      I1 => \data_reg[46]_21\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(4),
      O => \rd_data_o[4]_i_21_n_0\
    );
\rd_data_o[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(4),
      I1 => \data_reg[18]_49\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(4),
      O => \rd_data_o[4]_i_22_n_0\
    );
\rd_data_o[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(4),
      I1 => \data_reg[22]_45\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(4),
      O => \rd_data_o[4]_i_23_n_0\
    );
\rd_data_o[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(4),
      I1 => \data_reg[26]_41\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(4),
      O => \rd_data_o[4]_i_24_n_0\
    );
\rd_data_o[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(4),
      I1 => \data_reg[30]_37\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(4),
      O => \rd_data_o[4]_i_25_n_0\
    );
\rd_data_o[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(4),
      I1 => \^data_reg[2][4]_0\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[1][7]_0\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[0][7]_0\(0),
      O => \rd_data_o[4]_i_26_n_0\
    );
\rd_data_o[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(4),
      I1 => \^data_reg[6][4]_0\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[5][4]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[4][4]_0\,
      O => \rd_data_o[4]_i_27_n_0\
    );
\rd_data_o[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(4),
      I1 => \data_reg[10]_57\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(4),
      O => \rd_data_o[4]_i_28_n_0\
    );
\rd_data_o[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(4),
      I1 => \data_reg[14]_53\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(4),
      O => \rd_data_o[4]_i_29_n_0\
    );
\rd_data_o[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[5]_i_2_n_0\,
      I1 => \rd_data_o_reg[5]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[5]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[5]_i_5_n_0\,
      O => \rd_data_o[5]_i_1_n_0\
    );
\rd_data_o[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(5),
      I1 => \data_reg[50]_17\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(5),
      O => \rd_data_o[5]_i_14_n_0\
    );
\rd_data_o[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(5),
      I1 => \data_reg[54]_13\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(5),
      O => \rd_data_o[5]_i_15_n_0\
    );
\rd_data_o[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(5),
      I1 => \data_reg[58]_9\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(5),
      O => \rd_data_o[5]_i_16_n_0\
    );
\rd_data_o[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(5),
      I1 => \data_reg[62]_5\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(5),
      O => \rd_data_o[5]_i_17_n_0\
    );
\rd_data_o[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(5),
      I1 => \data_reg[34]_33\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(5),
      O => \rd_data_o[5]_i_18_n_0\
    );
\rd_data_o[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(5),
      I1 => \data_reg[38]_29\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(5),
      O => \rd_data_o[5]_i_19_n_0\
    );
\rd_data_o[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(5),
      I1 => \data_reg[42]_25\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(5),
      O => \rd_data_o[5]_i_20_n_0\
    );
\rd_data_o[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(5),
      I1 => \data_reg[46]_21\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(5),
      O => \rd_data_o[5]_i_21_n_0\
    );
\rd_data_o[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(5),
      I1 => \data_reg[18]_49\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(5),
      O => \rd_data_o[5]_i_22_n_0\
    );
\rd_data_o[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(5),
      I1 => \data_reg[22]_45\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(5),
      O => \rd_data_o[5]_i_23_n_0\
    );
\rd_data_o[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(5),
      I1 => \data_reg[26]_41\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(5),
      O => \rd_data_o[5]_i_24_n_0\
    );
\rd_data_o[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(5),
      I1 => \data_reg[30]_37\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(5),
      O => \rd_data_o[5]_i_25_n_0\
    );
\rd_data_o[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(5),
      I1 => \^data_reg[2][5]_0\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[1][7]_0\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[0][7]_0\(1),
      O => \rd_data_o[5]_i_26_n_0\
    );
\rd_data_o[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(5),
      I1 => \data_reg[6]_2\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[5][5]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[4][5]_0\,
      O => \rd_data_o[5]_i_27_n_0\
    );
\rd_data_o[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(5),
      I1 => \data_reg[10]_57\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(5),
      O => \rd_data_o[5]_i_28_n_0\
    );
\rd_data_o[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(5),
      I1 => \data_reg[14]_53\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(5),
      O => \rd_data_o[5]_i_29_n_0\
    );
\rd_data_o[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[6]_i_2_n_0\,
      I1 => \rd_data_o_reg[6]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[6]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[6]_i_5_n_0\,
      O => \rd_data_o[6]_i_1_n_0\
    );
\rd_data_o[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(6),
      I1 => \data_reg[50]_17\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(6),
      O => \rd_data_o[6]_i_14_n_0\
    );
\rd_data_o[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(6),
      I1 => \data_reg[54]_13\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(6),
      O => \rd_data_o[6]_i_15_n_0\
    );
\rd_data_o[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(6),
      I1 => \data_reg[58]_9\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(6),
      O => \rd_data_o[6]_i_16_n_0\
    );
\rd_data_o[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(6),
      I1 => \data_reg[62]_5\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(6),
      O => \rd_data_o[6]_i_17_n_0\
    );
\rd_data_o[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(6),
      I1 => \data_reg[34]_33\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(6),
      O => \rd_data_o[6]_i_18_n_0\
    );
\rd_data_o[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(6),
      I1 => \data_reg[38]_29\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(6),
      O => \rd_data_o[6]_i_19_n_0\
    );
\rd_data_o[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(6),
      I1 => \data_reg[42]_25\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(6),
      O => \rd_data_o[6]_i_20_n_0\
    );
\rd_data_o[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(6),
      I1 => \data_reg[46]_21\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(6),
      O => \rd_data_o[6]_i_21_n_0\
    );
\rd_data_o[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(6),
      I1 => \data_reg[18]_49\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(6),
      O => \rd_data_o[6]_i_22_n_0\
    );
\rd_data_o[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(6),
      I1 => \data_reg[22]_45\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(6),
      O => \rd_data_o[6]_i_23_n_0\
    );
\rd_data_o[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(6),
      I1 => \data_reg[26]_41\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(6),
      O => \rd_data_o[6]_i_24_n_0\
    );
\rd_data_o[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(6),
      I1 => \data_reg[30]_37\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(6),
      O => \rd_data_o[6]_i_25_n_0\
    );
\rd_data_o[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(6),
      I1 => \^data_reg[2][6]_0\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[1][7]_0\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[0][7]_0\(2),
      O => \rd_data_o[6]_i_26_n_0\
    );
\rd_data_o[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(6),
      I1 => \data_reg[6]_2\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[5][6]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[4][6]_0\,
      O => \rd_data_o[6]_i_27_n_0\
    );
\rd_data_o[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(6),
      I1 => \data_reg[10]_57\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(6),
      O => \rd_data_o[6]_i_28_n_0\
    );
\rd_data_o[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(6),
      I1 => \data_reg[14]_53\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(6),
      O => \rd_data_o[6]_i_29_n_0\
    );
\rd_data_o[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rd_data_o[7]_i_3_n_0\,
      I1 => \rd_data_o[7]_i_4_n_0\,
      O => \rd_data_o[7]_i_1_n_0\
    );
\rd_data_o[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(7),
      I1 => \data_reg[50]_17\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(7),
      O => \rd_data_o[7]_i_17_n_0\
    );
\rd_data_o[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(7),
      I1 => \data_reg[54]_13\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(7),
      O => \rd_data_o[7]_i_18_n_0\
    );
\rd_data_o[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(7),
      I1 => \data_reg[58]_9\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(7),
      O => \rd_data_o[7]_i_19_n_0\
    );
\rd_data_o[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[7]_i_5_n_0\,
      I1 => \rd_data_o_reg[7]_i_6_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[7]_i_7_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[7]_i_8_n_0\,
      O => \rd_data_o[7]_i_2_n_0\
    );
\rd_data_o[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(7),
      I1 => \data_reg[62]_5\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(7),
      O => \rd_data_o[7]_i_20_n_0\
    );
\rd_data_o[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(7),
      I1 => \data_reg[34]_33\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(7),
      O => \rd_data_o[7]_i_21_n_0\
    );
\rd_data_o[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(7),
      I1 => \data_reg[38]_29\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(7),
      O => \rd_data_o[7]_i_22_n_0\
    );
\rd_data_o[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(7),
      I1 => \data_reg[42]_25\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(7),
      O => \rd_data_o[7]_i_23_n_0\
    );
\rd_data_o[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(7),
      I1 => \data_reg[46]_21\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(7),
      O => \rd_data_o[7]_i_24_n_0\
    );
\rd_data_o[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(7),
      I1 => \data_reg[18]_49\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(7),
      O => \rd_data_o[7]_i_25_n_0\
    );
\rd_data_o[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(7),
      I1 => \data_reg[22]_45\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(7),
      O => \rd_data_o[7]_i_26_n_0\
    );
\rd_data_o[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(7),
      I1 => \data_reg[26]_41\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(7),
      O => \rd_data_o[7]_i_27_n_0\
    );
\rd_data_o[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(7),
      I1 => \data_reg[30]_37\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(7),
      O => \rd_data_o[7]_i_28_n_0\
    );
\rd_data_o[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(7),
      I1 => \^data_reg[2][7]_0\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[1][7]_0\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[0][7]_0\(3),
      O => \rd_data_o[7]_i_29_n_0\
    );
\rd_data_o[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_rd_reg(3),
      I1 => rtc_0_rd_reg_o(3),
      I2 => rtc_0_rd_reg_o(5),
      I3 => last_rd_reg(5),
      I4 => rtc_0_rd_reg_o(4),
      I5 => last_rd_reg(4),
      O => \rd_data_o[7]_i_3_n_0\
    );
\rd_data_o[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(7),
      I1 => \data_reg[6]_2\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[5][7]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[4][7]_0\,
      O => \rd_data_o[7]_i_30_n_0\
    );
\rd_data_o[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(7),
      I1 => \data_reg[10]_57\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(7),
      O => \rd_data_o[7]_i_31_n_0\
    );
\rd_data_o[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(7),
      I1 => \data_reg[14]_53\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(7),
      O => \rd_data_o[7]_i_32_n_0\
    );
\rd_data_o[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_rd_reg(0),
      I1 => rtc_0_rd_reg_o(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => last_rd_reg(1),
      I4 => rtc_0_rd_reg_o(2),
      I5 => last_rd_reg(2),
      O => \rd_data_o[7]_i_4_n_0\
    );
\rd_data_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[0]_i_1_n_0\,
      Q => registers_0_rd_data_o(0),
      R => '0'
    );
\rd_data_o_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_22_n_0\,
      I1 => \rd_data_o[0]_i_23_n_0\,
      O => \rd_data_o_reg[0]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_24_n_0\,
      I1 => \rd_data_o[0]_i_25_n_0\,
      O => \rd_data_o_reg[0]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_26_n_0\,
      I1 => \rd_data_o[0]_i_27_n_0\,
      O => \rd_data_o_reg[0]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_28_n_0\,
      I1 => \rd_data_o[0]_i_29_n_0\,
      O => \rd_data_o_reg[0]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[0]_i_6_n_0\,
      I1 => \rd_data_o_reg[0]_i_7_n_0\,
      O => \rd_data_o_reg[0]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[0]_i_8_n_0\,
      I1 => \rd_data_o_reg[0]_i_9_n_0\,
      O => \rd_data_o_reg[0]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[0]_i_10_n_0\,
      I1 => \rd_data_o_reg[0]_i_11_n_0\,
      O => \rd_data_o_reg[0]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[0]_i_12_n_0\,
      I1 => \rd_data_o_reg[0]_i_13_n_0\,
      O => \rd_data_o_reg[0]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_14_n_0\,
      I1 => \rd_data_o[0]_i_15_n_0\,
      O => \rd_data_o_reg[0]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_16_n_0\,
      I1 => \rd_data_o[0]_i_17_n_0\,
      O => \rd_data_o_reg[0]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_18_n_0\,
      I1 => \rd_data_o[0]_i_19_n_0\,
      O => \rd_data_o_reg[0]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_20_n_0\,
      I1 => \rd_data_o[0]_i_21_n_0\,
      O => \rd_data_o_reg[0]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[1]_i_1_n_0\,
      Q => registers_0_rd_data_o(1),
      R => '0'
    );
\rd_data_o_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_22_n_0\,
      I1 => \rd_data_o[1]_i_23_n_0\,
      O => \rd_data_o_reg[1]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_24_n_0\,
      I1 => \rd_data_o[1]_i_25_n_0\,
      O => \rd_data_o_reg[1]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_26_n_0\,
      I1 => \rd_data_o[1]_i_27_n_0\,
      O => \rd_data_o_reg[1]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_28_n_0\,
      I1 => \rd_data_o[1]_i_29_n_0\,
      O => \rd_data_o_reg[1]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[1]_i_6_n_0\,
      I1 => \rd_data_o_reg[1]_i_7_n_0\,
      O => \rd_data_o_reg[1]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[1]_i_8_n_0\,
      I1 => \rd_data_o_reg[1]_i_9_n_0\,
      O => \rd_data_o_reg[1]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[1]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[1]_i_10_n_0\,
      I1 => \rd_data_o_reg[1]_i_11_n_0\,
      O => \rd_data_o_reg[1]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[1]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[1]_i_12_n_0\,
      I1 => \rd_data_o_reg[1]_i_13_n_0\,
      O => \rd_data_o_reg[1]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_14_n_0\,
      I1 => \rd_data_o[1]_i_15_n_0\,
      O => \rd_data_o_reg[1]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_16_n_0\,
      I1 => \rd_data_o[1]_i_17_n_0\,
      O => \rd_data_o_reg[1]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_18_n_0\,
      I1 => \rd_data_o[1]_i_19_n_0\,
      O => \rd_data_o_reg[1]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_20_n_0\,
      I1 => \rd_data_o[1]_i_21_n_0\,
      O => \rd_data_o_reg[1]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[2]_i_1_n_0\,
      Q => registers_0_rd_data_o(2),
      R => '0'
    );
\rd_data_o_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_22_n_0\,
      I1 => \rd_data_o[2]_i_23_n_0\,
      O => \rd_data_o_reg[2]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_24_n_0\,
      I1 => \rd_data_o[2]_i_25_n_0\,
      O => \rd_data_o_reg[2]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_26_n_0\,
      I1 => \rd_data_o[2]_i_27_n_0\,
      O => \rd_data_o_reg[2]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_28_n_0\,
      I1 => \rd_data_o[2]_i_29_n_0\,
      O => \rd_data_o_reg[2]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[2]_i_6_n_0\,
      I1 => \rd_data_o_reg[2]_i_7_n_0\,
      O => \rd_data_o_reg[2]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[2]_i_8_n_0\,
      I1 => \rd_data_o_reg[2]_i_9_n_0\,
      O => \rd_data_o_reg[2]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[2]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[2]_i_10_n_0\,
      I1 => \rd_data_o_reg[2]_i_11_n_0\,
      O => \rd_data_o_reg[2]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[2]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[2]_i_12_n_0\,
      I1 => \rd_data_o_reg[2]_i_13_n_0\,
      O => \rd_data_o_reg[2]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_14_n_0\,
      I1 => \rd_data_o[2]_i_15_n_0\,
      O => \rd_data_o_reg[2]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_16_n_0\,
      I1 => \rd_data_o[2]_i_17_n_0\,
      O => \rd_data_o_reg[2]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_18_n_0\,
      I1 => \rd_data_o[2]_i_19_n_0\,
      O => \rd_data_o_reg[2]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_20_n_0\,
      I1 => \rd_data_o[2]_i_21_n_0\,
      O => \rd_data_o_reg[2]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[3]_i_1_n_0\,
      Q => registers_0_rd_data_o(3),
      R => '0'
    );
\rd_data_o_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_22_n_0\,
      I1 => \rd_data_o[3]_i_23_n_0\,
      O => \rd_data_o_reg[3]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_24_n_0\,
      I1 => \rd_data_o[3]_i_25_n_0\,
      O => \rd_data_o_reg[3]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_26_n_0\,
      I1 => \rd_data_o[3]_i_27_n_0\,
      O => \rd_data_o_reg[3]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_28_n_0\,
      I1 => \rd_data_o[3]_i_29_n_0\,
      O => \rd_data_o_reg[3]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[3]_i_6_n_0\,
      I1 => \rd_data_o_reg[3]_i_7_n_0\,
      O => \rd_data_o_reg[3]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[3]_i_8_n_0\,
      I1 => \rd_data_o_reg[3]_i_9_n_0\,
      O => \rd_data_o_reg[3]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[3]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[3]_i_10_n_0\,
      I1 => \rd_data_o_reg[3]_i_11_n_0\,
      O => \rd_data_o_reg[3]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[3]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[3]_i_12_n_0\,
      I1 => \rd_data_o_reg[3]_i_13_n_0\,
      O => \rd_data_o_reg[3]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_14_n_0\,
      I1 => \rd_data_o[3]_i_15_n_0\,
      O => \rd_data_o_reg[3]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_16_n_0\,
      I1 => \rd_data_o[3]_i_17_n_0\,
      O => \rd_data_o_reg[3]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_18_n_0\,
      I1 => \rd_data_o[3]_i_19_n_0\,
      O => \rd_data_o_reg[3]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_20_n_0\,
      I1 => \rd_data_o[3]_i_21_n_0\,
      O => \rd_data_o_reg[3]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[4]_i_1_n_0\,
      Q => registers_0_rd_data_o(4),
      R => '0'
    );
\rd_data_o_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_22_n_0\,
      I1 => \rd_data_o[4]_i_23_n_0\,
      O => \rd_data_o_reg[4]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_24_n_0\,
      I1 => \rd_data_o[4]_i_25_n_0\,
      O => \rd_data_o_reg[4]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_26_n_0\,
      I1 => \rd_data_o[4]_i_27_n_0\,
      O => \rd_data_o_reg[4]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_28_n_0\,
      I1 => \rd_data_o[4]_i_29_n_0\,
      O => \rd_data_o_reg[4]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[4]_i_6_n_0\,
      I1 => \rd_data_o_reg[4]_i_7_n_0\,
      O => \rd_data_o_reg[4]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[4]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[4]_i_8_n_0\,
      I1 => \rd_data_o_reg[4]_i_9_n_0\,
      O => \rd_data_o_reg[4]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[4]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[4]_i_10_n_0\,
      I1 => \rd_data_o_reg[4]_i_11_n_0\,
      O => \rd_data_o_reg[4]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[4]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[4]_i_12_n_0\,
      I1 => \rd_data_o_reg[4]_i_13_n_0\,
      O => \rd_data_o_reg[4]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_14_n_0\,
      I1 => \rd_data_o[4]_i_15_n_0\,
      O => \rd_data_o_reg[4]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_16_n_0\,
      I1 => \rd_data_o[4]_i_17_n_0\,
      O => \rd_data_o_reg[4]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_18_n_0\,
      I1 => \rd_data_o[4]_i_19_n_0\,
      O => \rd_data_o_reg[4]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_20_n_0\,
      I1 => \rd_data_o[4]_i_21_n_0\,
      O => \rd_data_o_reg[4]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[5]_i_1_n_0\,
      Q => registers_0_rd_data_o(5),
      R => '0'
    );
\rd_data_o_reg[5]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_22_n_0\,
      I1 => \rd_data_o[5]_i_23_n_0\,
      O => \rd_data_o_reg[5]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_24_n_0\,
      I1 => \rd_data_o[5]_i_25_n_0\,
      O => \rd_data_o_reg[5]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_26_n_0\,
      I1 => \rd_data_o[5]_i_27_n_0\,
      O => \rd_data_o_reg[5]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_28_n_0\,
      I1 => \rd_data_o[5]_i_29_n_0\,
      O => \rd_data_o_reg[5]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[5]_i_6_n_0\,
      I1 => \rd_data_o_reg[5]_i_7_n_0\,
      O => \rd_data_o_reg[5]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[5]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[5]_i_8_n_0\,
      I1 => \rd_data_o_reg[5]_i_9_n_0\,
      O => \rd_data_o_reg[5]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[5]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[5]_i_10_n_0\,
      I1 => \rd_data_o_reg[5]_i_11_n_0\,
      O => \rd_data_o_reg[5]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[5]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[5]_i_12_n_0\,
      I1 => \rd_data_o_reg[5]_i_13_n_0\,
      O => \rd_data_o_reg[5]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_14_n_0\,
      I1 => \rd_data_o[5]_i_15_n_0\,
      O => \rd_data_o_reg[5]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_16_n_0\,
      I1 => \rd_data_o[5]_i_17_n_0\,
      O => \rd_data_o_reg[5]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_18_n_0\,
      I1 => \rd_data_o[5]_i_19_n_0\,
      O => \rd_data_o_reg[5]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_20_n_0\,
      I1 => \rd_data_o[5]_i_21_n_0\,
      O => \rd_data_o_reg[5]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[6]_i_1_n_0\,
      Q => registers_0_rd_data_o(6),
      R => '0'
    );
\rd_data_o_reg[6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_22_n_0\,
      I1 => \rd_data_o[6]_i_23_n_0\,
      O => \rd_data_o_reg[6]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_24_n_0\,
      I1 => \rd_data_o[6]_i_25_n_0\,
      O => \rd_data_o_reg[6]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_26_n_0\,
      I1 => \rd_data_o[6]_i_27_n_0\,
      O => \rd_data_o_reg[6]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_28_n_0\,
      I1 => \rd_data_o[6]_i_29_n_0\,
      O => \rd_data_o_reg[6]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[6]_i_6_n_0\,
      I1 => \rd_data_o_reg[6]_i_7_n_0\,
      O => \rd_data_o_reg[6]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[6]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[6]_i_8_n_0\,
      I1 => \rd_data_o_reg[6]_i_9_n_0\,
      O => \rd_data_o_reg[6]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[6]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[6]_i_10_n_0\,
      I1 => \rd_data_o_reg[6]_i_11_n_0\,
      O => \rd_data_o_reg[6]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[6]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[6]_i_12_n_0\,
      I1 => \rd_data_o_reg[6]_i_13_n_0\,
      O => \rd_data_o_reg[6]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_14_n_0\,
      I1 => \rd_data_o[6]_i_15_n_0\,
      O => \rd_data_o_reg[6]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_16_n_0\,
      I1 => \rd_data_o[6]_i_17_n_0\,
      O => \rd_data_o_reg[6]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_18_n_0\,
      I1 => \rd_data_o[6]_i_19_n_0\,
      O => \rd_data_o_reg[6]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_20_n_0\,
      I1 => \rd_data_o[6]_i_21_n_0\,
      O => \rd_data_o_reg[6]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[7]_i_2_n_0\,
      Q => registers_0_rd_data_o(7),
      R => '0'
    );
\rd_data_o_reg[7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_19_n_0\,
      I1 => \rd_data_o[7]_i_20_n_0\,
      O => \rd_data_o_reg[7]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_21_n_0\,
      I1 => \rd_data_o[7]_i_22_n_0\,
      O => \rd_data_o_reg[7]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_23_n_0\,
      I1 => \rd_data_o[7]_i_24_n_0\,
      O => \rd_data_o_reg[7]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_25_n_0\,
      I1 => \rd_data_o[7]_i_26_n_0\,
      O => \rd_data_o_reg[7]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_27_n_0\,
      I1 => \rd_data_o[7]_i_28_n_0\,
      O => \rd_data_o_reg[7]_i_14_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_29_n_0\,
      I1 => \rd_data_o[7]_i_30_n_0\,
      O => \rd_data_o_reg[7]_i_15_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_31_n_0\,
      I1 => \rd_data_o[7]_i_32_n_0\,
      O => \rd_data_o_reg[7]_i_16_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[7]_i_9_n_0\,
      I1 => \rd_data_o_reg[7]_i_10_n_0\,
      O => \rd_data_o_reg[7]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[7]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[7]_i_11_n_0\,
      I1 => \rd_data_o_reg[7]_i_12_n_0\,
      O => \rd_data_o_reg[7]_i_6_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[7]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[7]_i_13_n_0\,
      I1 => \rd_data_o_reg[7]_i_14_n_0\,
      O => \rd_data_o_reg[7]_i_7_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[7]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[7]_i_15_n_0\,
      I1 => \rd_data_o_reg[7]_i_16_n_0\,
      O => \rd_data_o_reg[7]_i_8_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_17_n_0\,
      I1 => \rd_data_o[7]_i_18_n_0\,
      O => \rd_data_o_reg[7]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\refresh[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => p_0_in(0)
    );
\refresh[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => p_0_in(1)
    );
\refresh[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => refresh_reg(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => p_0_in(2)
    );
\refresh[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => refresh_reg(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => refresh_reg(2),
      O => \^refresh_reg[3]_0\(0)
    );
\refresh[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => refresh_reg(4),
      I1 => refresh_reg(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => refresh_reg(3),
      O => p_0_in(4)
    );
\refresh[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => seccnt_reg(23),
      I1 => seccnt_reg(24),
      I2 => \refresh[5]_i_3_n_0\,
      I3 => \refresh[5]_i_4_n_0\,
      I4 => \^refresh_reg[6]_inv_0\,
      O => \refresh[5]_i_1_n_0\
    );
\refresh[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => refresh_reg(5),
      I1 => refresh_reg(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => refresh_reg(2),
      I5 => refresh_reg(4),
      O => p_0_in(5)
    );
\refresh[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAAAA"
    )
        port map (
      I0 => seccnt_reg(22),
      I1 => seccnt_reg(19),
      I2 => \refresh[5]_i_5_n_0\,
      I3 => seccnt_reg(20),
      I4 => seccnt_reg(21),
      O => \refresh[5]_i_3_n_0\
    );
\refresh[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => seccnt_reg(26),
      I1 => seccnt_reg(25),
      I2 => seccnt_reg(28),
      I3 => \refresh[5]_i_6_n_0\,
      O => \refresh[5]_i_4_n_0\
    );
\refresh[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FFFFFF"
    )
        port map (
      I0 => \refresh[5]_i_7_n_0\,
      I1 => seccnt_reg(14),
      I2 => seccnt_reg(15),
      I3 => seccnt_reg(17),
      I4 => seccnt_reg(16),
      I5 => seccnt_reg(18),
      O => \refresh[5]_i_5_n_0\
    );
\refresh[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => seccnt_reg(29),
      I1 => seccnt_reg(31),
      I2 => seccnt_reg(27),
      I3 => seccnt_reg(30),
      O => \refresh[5]_i_6_n_0\
    );
\refresh[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => seccnt_reg(9),
      I1 => seccnt_reg(10),
      I2 => seccnt_reg(13),
      I3 => seccnt_reg(8),
      I4 => seccnt_reg(12),
      I5 => seccnt_reg(11),
      O => \refresh[5]_i_7_n_0\
    );
\refresh[6]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => refresh_reg(4),
      I1 => refresh_reg(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => refresh_reg(3),
      I5 => refresh_reg(5),
      O => p_0_in(6)
    );
\refresh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(0),
      Q => \^q\(0),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(1),
      Q => \^q\(1),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(2),
      Q => refresh_reg(2),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => \^refresh_reg[3]_0\(0),
      Q => refresh_reg(3),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(4),
      Q => refresh_reg(4),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(5),
      Q => refresh_reg(5),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[6]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(6),
      Q => \^refresh_reg[6]_inv_0\,
      S => \refresh[5]_i_1_n_0\
    );
sda_o_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => registers_0_rd_data_o(1),
      I1 => registers_0_rd_data_o(0),
      I2 => sda_o_i_2(1),
      I3 => registers_0_rd_data_o(7),
      I4 => sda_o_i_2(0),
      I5 => registers_0_rd_data_o(6),
      O => sda_o_i_11_n_0
    );
sda_o_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => registers_0_rd_data_o(5),
      I1 => registers_0_rd_data_o(4),
      I2 => sda_o_i_2(1),
      I3 => registers_0_rd_data_o(3),
      I4 => sda_o_i_2(0),
      I5 => registers_0_rd_data_o(2),
      O => sda_o_i_12_n_0
    );
sda_o_reg_i_7: unisim.vcomponents.MUXF7
     port map (
      I0 => sda_o_i_11_n_0,
      I1 => sda_o_i_12_n_0,
      O => \cnt_reg[2]\,
      S => sda_o_i_2(2)
    );
\seccnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \refresh[5]_i_4_n_0\,
      I1 => \refresh[5]_i_3_n_0\,
      I2 => seccnt_reg(24),
      I3 => seccnt_reg(23),
      O => \seccnt[0]_i_1_n_0\
    );
\seccnt[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seccnt_reg_n_0_[0]\,
      O => \seccnt[0]_i_3_n_0\
    );
\seccnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_7\,
      Q => \seccnt_reg_n_0_[0]\,
      S => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \seccnt_reg[0]_i_2_n_0\,
      CO(2) => \seccnt_reg[0]_i_2_n_1\,
      CO(1) => \seccnt_reg[0]_i_2_n_2\,
      CO(0) => \seccnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \seccnt_reg[0]_i_2_n_4\,
      O(2) => \seccnt_reg[0]_i_2_n_5\,
      O(1) => \seccnt_reg[0]_i_2_n_6\,
      O(0) => \seccnt_reg[0]_i_2_n_7\,
      S(3) => \seccnt_reg_n_0_[3]\,
      S(2) => \seccnt_reg_n_0_[2]\,
      S(1) => \seccnt_reg_n_0_[1]\,
      S(0) => \seccnt[0]_i_3_n_0\
    );
\seccnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_5\,
      Q => seccnt_reg(10),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_4\,
      Q => seccnt_reg(11),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_7\,
      Q => seccnt_reg(12),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[8]_i_1_n_0\,
      CO(3) => \seccnt_reg[12]_i_1_n_0\,
      CO(2) => \seccnt_reg[12]_i_1_n_1\,
      CO(1) => \seccnt_reg[12]_i_1_n_2\,
      CO(0) => \seccnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[12]_i_1_n_4\,
      O(2) => \seccnt_reg[12]_i_1_n_5\,
      O(1) => \seccnt_reg[12]_i_1_n_6\,
      O(0) => \seccnt_reg[12]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(15 downto 12)
    );
\seccnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_6\,
      Q => seccnt_reg(13),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_5\,
      Q => seccnt_reg(14),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_4\,
      Q => seccnt_reg(15),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_7\,
      Q => seccnt_reg(16),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[12]_i_1_n_0\,
      CO(3) => \seccnt_reg[16]_i_1_n_0\,
      CO(2) => \seccnt_reg[16]_i_1_n_1\,
      CO(1) => \seccnt_reg[16]_i_1_n_2\,
      CO(0) => \seccnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[16]_i_1_n_4\,
      O(2) => \seccnt_reg[16]_i_1_n_5\,
      O(1) => \seccnt_reg[16]_i_1_n_6\,
      O(0) => \seccnt_reg[16]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(19 downto 16)
    );
\seccnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_6\,
      Q => seccnt_reg(17),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_5\,
      Q => seccnt_reg(18),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_4\,
      Q => seccnt_reg(19),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_6\,
      Q => \seccnt_reg_n_0_[1]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_7\,
      Q => seccnt_reg(20),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[16]_i_1_n_0\,
      CO(3) => \seccnt_reg[20]_i_1_n_0\,
      CO(2) => \seccnt_reg[20]_i_1_n_1\,
      CO(1) => \seccnt_reg[20]_i_1_n_2\,
      CO(0) => \seccnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[20]_i_1_n_4\,
      O(2) => \seccnt_reg[20]_i_1_n_5\,
      O(1) => \seccnt_reg[20]_i_1_n_6\,
      O(0) => \seccnt_reg[20]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(23 downto 20)
    );
\seccnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_6\,
      Q => seccnt_reg(21),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_5\,
      Q => seccnt_reg(22),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_4\,
      Q => seccnt_reg(23),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_7\,
      Q => seccnt_reg(24),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[20]_i_1_n_0\,
      CO(3) => \seccnt_reg[24]_i_1_n_0\,
      CO(2) => \seccnt_reg[24]_i_1_n_1\,
      CO(1) => \seccnt_reg[24]_i_1_n_2\,
      CO(0) => \seccnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[24]_i_1_n_4\,
      O(2) => \seccnt_reg[24]_i_1_n_5\,
      O(1) => \seccnt_reg[24]_i_1_n_6\,
      O(0) => \seccnt_reg[24]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(27 downto 24)
    );
\seccnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_6\,
      Q => seccnt_reg(25),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_5\,
      Q => seccnt_reg(26),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_4\,
      Q => seccnt_reg(27),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_7\,
      Q => seccnt_reg(28),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \seccnt_reg[28]_i_1_n_1\,
      CO(1) => \seccnt_reg[28]_i_1_n_2\,
      CO(0) => \seccnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[28]_i_1_n_4\,
      O(2) => \seccnt_reg[28]_i_1_n_5\,
      O(1) => \seccnt_reg[28]_i_1_n_6\,
      O(0) => \seccnt_reg[28]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(31 downto 28)
    );
\seccnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_6\,
      Q => seccnt_reg(29),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_5\,
      Q => \seccnt_reg_n_0_[2]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_5\,
      Q => seccnt_reg(30),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_4\,
      Q => seccnt_reg(31),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_4\,
      Q => \seccnt_reg_n_0_[3]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_7\,
      Q => \seccnt_reg_n_0_[4]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[0]_i_2_n_0\,
      CO(3) => \seccnt_reg[4]_i_1_n_0\,
      CO(2) => \seccnt_reg[4]_i_1_n_1\,
      CO(1) => \seccnt_reg[4]_i_1_n_2\,
      CO(0) => \seccnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[4]_i_1_n_4\,
      O(2) => \seccnt_reg[4]_i_1_n_5\,
      O(1) => \seccnt_reg[4]_i_1_n_6\,
      O(0) => \seccnt_reg[4]_i_1_n_7\,
      S(3) => \seccnt_reg_n_0_[7]\,
      S(2) => \seccnt_reg_n_0_[6]\,
      S(1) => \seccnt_reg_n_0_[5]\,
      S(0) => \seccnt_reg_n_0_[4]\
    );
\seccnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_6\,
      Q => \seccnt_reg_n_0_[5]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_5\,
      Q => \seccnt_reg_n_0_[6]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_4\,
      Q => \seccnt_reg_n_0_[7]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_7\,
      Q => seccnt_reg(8),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[4]_i_1_n_0\,
      CO(3) => \seccnt_reg[8]_i_1_n_0\,
      CO(2) => \seccnt_reg[8]_i_1_n_1\,
      CO(1) => \seccnt_reg[8]_i_1_n_2\,
      CO(0) => \seccnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[8]_i_1_n_4\,
      O(2) => \seccnt_reg[8]_i_1_n_5\,
      O(1) => \seccnt_reg[8]_i_1_n_6\,
      O(0) => \seccnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(11 downto 8)
    );
\seccnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_6\,
      Q => seccnt_reg(9),
      R => \seccnt[0]_i_1_n_0\
    );
update_i_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => update_i_reg_6,
      Q => \^update_i_reg_0\,
      R => '0'
    );
\wr_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFACAC0000AC"
    )
        port map (
      I0 => p_0_in(2),
      I1 => rtc_0_rd_reg_o(2),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => update_i_reg_6,
      I4 => \^update_i_reg_0\,
      I5 => \wr_data_reg[13]_0\(0),
      O => \wr_data[10]_i_1_n_0\
    );
\wr_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFACAC0000AC"
    )
        port map (
      I0 => p_0_in(4),
      I1 => rtc_0_rd_reg_o(4),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => update_i_reg_6,
      I4 => \^update_i_reg_0\,
      I5 => \wr_data_reg[13]_0\(1),
      O => \wr_data[12]_i_1_n_0\
    );
\wr_data[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFACAC0000AC"
    )
        port map (
      I0 => p_0_in(5),
      I1 => rtc_0_rd_reg_o(5),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => update_i_reg_6,
      I4 => \^update_i_reg_0\,
      I5 => \wr_data_reg[13]_0\(2),
      O => \wr_data[13]_i_1__0_n_0\
    );
\wr_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFE"
    )
        port map (
      I0 => \rd_data_o[7]_i_3_n_0\,
      I1 => \rd_data_o[7]_i_4_n_0\,
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => update_i_reg_6,
      I4 => \^update_i_reg_0\,
      O => \wr_data[14]_i_1_n_0\
    );
\wr_data[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      O => \wr_data[14]_i_2_n_0\
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(0),
      Q => \wr_data_reg[14]_0\(0),
      R => '0'
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[10]_i_1_n_0\,
      Q => \wr_data_reg[14]_0\(10),
      R => '0'
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(10),
      Q => \wr_data_reg[14]_0\(11),
      R => '0'
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[12]_i_1_n_0\,
      Q => \wr_data_reg[14]_0\(12),
      R => '0'
    );
\wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[13]_i_1__0_n_0\,
      Q => \wr_data_reg[14]_0\(13),
      R => '0'
    );
\wr_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[14]_i_2_n_0\,
      Q => \wr_data_reg[14]_0\(14),
      R => '0'
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(1),
      Q => \wr_data_reg[14]_0\(1),
      R => '0'
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(2),
      Q => \wr_data_reg[14]_0\(2),
      R => '0'
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(3),
      Q => \wr_data_reg[14]_0\(3),
      R => '0'
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(4),
      Q => \wr_data_reg[14]_0\(4),
      R => '0'
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(5),
      Q => \wr_data_reg[14]_0\(5),
      R => '0'
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(6),
      Q => \wr_data_reg[14]_0\(6),
      R => '0'
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(7),
      Q => \wr_data_reg[14]_0\(7),
      R => '0'
    );
\wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(8),
      Q => \wr_data_reg[14]_0\(8),
      R => '0'
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(9),
      Q => \wr_data_reg[14]_0\(9),
      R => '0'
    );
wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \wr_data[14]_i_1_n_0\,
      Q => wr_en,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtc is
  port (
    sda_reg_0 : out STD_LOGIC;
    scl_reg_0 : out STD_LOGIC;
    i2c_rw_reg_0 : out STD_LOGIC;
    update_t_reg_0 : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ack_reg_0 : out STD_LOGIC;
    \tmp_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bcnt_reg[0]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[3]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    update_t_reg_1 : out STD_LOGIC;
    \data_o_reg[0]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_t_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_t_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_7\ : out STD_LOGIC;
    \wr_reg_o_reg[5]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_o_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_o_reg[7]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \goreg_bm.dout_i_reg[6]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_12\ : out STD_LOGIC;
    \data_o_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \goreg_bm.dout_i_reg[11]_3\ : out STD_LOGIC;
    \wr_reg_o_reg[5]_13\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_5\ : out STD_LOGIC;
    \wr_reg_o_reg[3]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_11\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_2\ : out STD_LOGIC;
    \wr_reg_o_reg[4]_12\ : out STD_LOGIC;
    \data_o_reg[3]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_0\ : out STD_LOGIC;
    \data_o_reg[4]_1\ : out STD_LOGIC;
    \data_o_reg[0]_1\ : out STD_LOGIC;
    \data_o_reg[0]_2\ : out STD_LOGIC;
    \data_o_reg[0]_3\ : out STD_LOGIC;
    \data_o_reg[3]_1\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_1\ : out STD_LOGIC;
    \data_o_reg[0]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[2]\ : out STD_LOGIC;
    \cnt_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bcnt_reg[1]_0\ : out STD_LOGIC;
    old_scl_reg_0 : out STD_LOGIC;
    \cnt_reg[1]_0\ : out STD_LOGIC;
    \bcnt_reg[1]_1\ : out STD_LOGIC;
    ack14_out : out STD_LOGIC;
    \bcnt_reg[0]_1\ : out STD_LOGIC;
    \cnt_reg[0]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_2\ : out STD_LOGIC;
    \sda_sr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \scl_sr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_peripheral : in STD_LOGIC;
    sda_reg_1 : in STD_LOGIC;
    scl_reg_1 : in STD_LOGIC;
    i2c_rw_reg_1 : in STD_LOGIC;
    update_t_reg_4 : in STD_LOGIC;
    reset : in STD_LOGIC;
    sda_o_reg_0 : in STD_LOGIC;
    \wr_data_reg[11]\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \wr_data_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[4][0]\ : in STD_LOGIC;
    \data_reg[4][0]_0\ : in STD_LOGIC;
    underflow : in STD_LOGIC;
    \data_reg[20][0]\ : in STD_LOGIC;
    \data_reg[62][0]\ : in STD_LOGIC;
    \data_reg[62][0]_0\ : in STD_LOGIC;
    \data_reg[61][0]\ : in STD_LOGIC;
    \data_reg[16][0]\ : in STD_LOGIC;
    \data_reg[40][0]\ : in STD_LOGIC;
    \data_reg[49][0]\ : in STD_LOGIC;
    \data_reg[45][0]\ : in STD_LOGIC;
    \data_reg[58][0]\ : in STD_LOGIC;
    \data_reg[27][0]\ : in STD_LOGIC;
    \data_reg[53][0]\ : in STD_LOGIC;
    \data_reg[30][0]\ : in STD_LOGIC;
    \data_reg[35][0]\ : in STD_LOGIC;
    \data_reg[18][0]\ : in STD_LOGIC;
    \data_reg[17][0]\ : in STD_LOGIC;
    \data_reg[34][0]\ : in STD_LOGIC;
    \data_reg[46][0]\ : in STD_LOGIC;
    \data_reg[39][0]\ : in STD_LOGIC;
    \data_reg[59][0]\ : in STD_LOGIC;
    \data_reg[47][0]\ : in STD_LOGIC;
    \data_reg[37][0]\ : in STD_LOGIC;
    \data_reg[35][0]_0\ : in STD_LOGIC;
    \data_reg[8][0]\ : in STD_LOGIC;
    \data_reg[19][0]\ : in STD_LOGIC;
    \data_reg[19][0]_0\ : in STD_LOGIC;
    \data_reg[14][0]\ : in STD_LOGIC;
    \data_reg[22][0]\ : in STD_LOGIC;
    \data_reg[11][0]\ : in STD_LOGIC;
    \data_reg[14][0]_0\ : in STD_LOGIC;
    \data_reg[47][0]_0\ : in STD_LOGIC;
    \data_reg[21][0]\ : in STD_LOGIC;
    \data_reg[32][0]\ : in STD_LOGIC;
    \data_reg[38][0]\ : in STD_LOGIC;
    \data_reg[33][0]\ : in STD_LOGIC;
    \data_reg[13][0]\ : in STD_LOGIC;
    \data_reg[42][0]\ : in STD_LOGIC;
    \data_reg[45][0]_0\ : in STD_LOGIC;
    \data_reg[33][0]_0\ : in STD_LOGIC;
    \data_reg[50][0]\ : in STD_LOGIC;
    \data_reg[3][5]\ : in STD_LOGIC;
    \data_reg[9][0]\ : in STD_LOGIC;
    \data_reg[52][0]\ : in STD_LOGIC;
    \data_reg[43][0]\ : in STD_LOGIC;
    \data_reg[36][0]\ : in STD_LOGIC;
    \data_reg[36][0]_0\ : in STD_LOGIC;
    \data_reg[12][0]\ : in STD_LOGIC;
    \data_reg[3][5]_0\ : in STD_LOGIC;
    \data_reg[63][0]\ : in STD_LOGIC;
    \data_reg[6][4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[0][0]\ : in STD_LOGIC;
    \data_reg[15][0]\ : in STD_LOGIC;
    \data_reg[5][4]\ : in STD_LOGIC;
    \data_reg[5][0]\ : in STD_LOGIC;
    \data_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[0][3]\ : in STD_LOGIC;
    \data_reg[2][0]\ : in STD_LOGIC;
    \data_reg[2][0]_0\ : in STD_LOGIC;
    sda_o_reg_1 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtc : entity is "rtc";
end zxnexys_zxrtc_0_0_rtc;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtc is
  signal \^d\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ack : STD_LOGIC;
  signal \^ack14_out\ : STD_LOGIC;
  signal ack_i_1_n_0 : STD_LOGIC;
  signal \^ack_reg_0\ : STD_LOGIC;
  signal bcnt : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \bcnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_5_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_6_n_0\ : STD_LOGIC;
  signal \bcnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \^bcnt_reg[0]_1\ : STD_LOGIC;
  signal \^bcnt_reg[1]_0\ : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7_n_0\ : STD_LOGIC;
  signal \^cnt_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \data[10][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[11][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[11][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[12][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[13][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[14][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[17][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[18][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[19][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[20][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[20][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[22][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[23][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[23][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[24][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[25][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[26][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[28][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[29][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[30][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[32][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[34][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[36][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[37][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[38][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[3][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[3][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[41][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[42][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[43][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[44][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[44][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[44][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[46][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[47][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[48][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[48][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[49][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_11_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_8_n_0\ : STD_LOGIC;
  signal \data[51][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[52][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[52][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[52][7]_i_5_n_0\ : STD_LOGIC;
  signal \data[53][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[53][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[53][7]_i_5_n_0\ : STD_LOGIC;
  signal \data[54][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[54][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[55][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[56][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[57][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[58][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[58][7]_i_5_n_0\ : STD_LOGIC;
  signal \data[59][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[60][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[60][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[61][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[61][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[62][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[63][7]_i_2_n_0\ : STD_LOGIC;
  signal \^data_o_reg[7]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^goreg_bm.dout_i_reg[11]_5\ : STD_LOGIC;
  signal \^i2c_rw_reg_0\ : STD_LOGIC;
  signal old_scl : STD_LOGIC;
  signal \^old_scl_reg_0\ : STD_LOGIC;
  signal old_sda : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_1_in_0 : STD_LOGIC;
  signal \ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[1]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[2]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[2]_i_3_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_3_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_4_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_5_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_6_n_0\ : STD_LOGIC;
  signal \ptr[4]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[4]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[4]_i_3_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_3_n_0\ : STD_LOGIC;
  signal rtc_0_data_o : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rtc_0_wr_reg_o : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^scl_reg_0\ : STD_LOGIC;
  signal \^scl_sr_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sda_o_i_10_n_0 : STD_LOGIC;
  signal sda_o_i_13_n_0 : STD_LOGIC;
  signal sda_o_i_14_n_0 : STD_LOGIC;
  signal sda_o_i_8_n_0 : STD_LOGIC;
  signal sda_o_i_9_n_0 : STD_LOGIC;
  signal \^sda_reg_0\ : STD_LOGIC;
  signal \^sda_sr_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \tmp[7]_i_2_n_0\ : STD_LOGIC;
  signal tmp_1 : STD_LOGIC;
  signal \^tmp_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal update_t2_out : STD_LOGIC;
  signal \^update_t_reg_0\ : STD_LOGIC;
  signal \^update_t_reg_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bcnt[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \bcnt[10]_i_3\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \bcnt[10]_i_4\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \bcnt[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \bcnt[2]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \bcnt[5]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \bcnt[6]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \bcnt[7]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \bcnt[9]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \cnt[0]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \cnt[3]_i_7\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \data[0][3]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \data[11][7]_i_4\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \data[12][7]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \data[13][7]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \data[17][7]_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \data[18][7]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \data[19][7]_i_3\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \data[1][6]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \data[20][7]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \data[20][7]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \data[22][7]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \data[23][7]_i_3\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \data[24][7]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \data[26][7]_i_4\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \data[28][7]_i_3\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \data[30][7]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \data[36][7]_i_4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \data[38][7]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \data[39][7]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \data[3][0]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \data[3][3]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \data[3][4]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \data[3][5]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \data[3][6]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \data[3][7]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \data[3][7]_i_3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \data[3][7]_i_4\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \data[43][7]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \data[44][7]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \data[44][7]_i_3\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \data[44][7]_i_4\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \data[47][7]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \data[48][7]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \data[48][7]_i_4\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \data[4][1]_i_2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \data[4][2]_i_2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \data[4][3]_i_10\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \data[4][3]_i_11\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \data[4][5]_i_8\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \data[52][7]_i_3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \data[53][7]_i_3\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \data[53][7]_i_4\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \data[53][7]_i_5\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \data[54][7]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \data[54][7]_i_4\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \data[55][7]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \data[56][7]_i_4\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \data[58][7]_i_4\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \data[58][7]_i_5\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \data[59][7]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \data[5][4]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \data[60][7]_i_3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \data[61][7]_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \data[61][7]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \data[62][7]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \data[63][0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \data[63][1]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \data[63][2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \data[63][7]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \ptr[2]_i_3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \ptr[3]_i_5\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ptr[3]_i_6\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ptr[4]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \ptr[4]_i_3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of sda_o_i_4 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of sda_o_i_5 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of sda_o_i_8 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \wr_data[0]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \wr_data[1]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \wr_data[3]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \wr_data[4]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \wr_data[5]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \wr_data[6]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \wr_data[7]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \wr_reg_o[5]_i_2\ : label is "soft_lutpair132";
begin
  D(5 downto 0) <= \^d\(5 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  ack14_out <= \^ack14_out\;
  ack_reg_0 <= \^ack_reg_0\;
  \bcnt_reg[0]_1\ <= \^bcnt_reg[0]_1\;
  \bcnt_reg[1]_0\ <= \^bcnt_reg[1]_0\;
  \cnt_reg[2]_0\(2 downto 0) <= \^cnt_reg[2]_0\(2 downto 0);
  \data_o_reg[7]_1\(4 downto 0) <= \^data_o_reg[7]_1\(4 downto 0);
  \goreg_bm.dout_i_reg[11]_5\ <= \^goreg_bm.dout_i_reg[11]_5\;
  i2c_rw_reg_0 <= \^i2c_rw_reg_0\;
  old_scl_reg_0 <= \^old_scl_reg_0\;
  scl_reg_0 <= \^scl_reg_0\;
  \scl_sr_reg[1]_0\(1 downto 0) <= \^scl_sr_reg[1]_0\(1 downto 0);
  sda_reg_0 <= \^sda_reg_0\;
  \sda_sr_reg[1]_0\(1 downto 0) <= \^sda_sr_reg[1]_0\(1 downto 0);
  \tmp_reg[0]_0\(0) <= \^tmp_reg[0]_0\(0);
  update_t_reg_0 <= \^update_t_reg_0\;
  update_t_reg_1 <= \^update_t_reg_1\;
ack_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^ack14_out\,
      I1 => ack,
      I2 => reset,
      I3 => \^bcnt_reg[1]_0\,
      O => ack_i_1_n_0
    );
ack_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => ack_i_1_n_0,
      Q => ack,
      R => '0'
    );
\bcnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => bcnt(0),
      O => p_1_in(0)
    );
\bcnt[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^bcnt_reg[1]_0\,
      I1 => reset,
      O => \bcnt[10]_i_1_n_0\
    );
\bcnt[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \^ack14_out\,
      I1 => reset,
      I2 => \^ack_reg_0\,
      I3 => \bcnt[10]_i_5_n_0\,
      O => \bcnt[10]_i_2_n_0\
    );
\bcnt[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40444040"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => \^ack_reg_0\,
      I2 => bcnt(10),
      I3 => \bcnt[10]_i_6_n_0\,
      I4 => bcnt(9),
      O => p_1_in(10)
    );
\bcnt[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^sda_reg_0\,
      I1 => old_sda,
      I2 => \^scl_reg_0\,
      I3 => old_scl,
      I4 => reset,
      O => \^ack14_out\
    );
\bcnt[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bcnt[8]_i_3_n_0\,
      I1 => bcnt(9),
      I2 => bcnt(8),
      I3 => bcnt(7),
      I4 => bcnt(6),
      I5 => bcnt(10),
      O => \bcnt[10]_i_5_n_0\
    );
\bcnt[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => bcnt(7),
      I1 => bcnt(6),
      I2 => \bcnt[8]_i_3_n_0\,
      I3 => bcnt(8),
      O => \bcnt[10]_i_6_n_0\
    );
\bcnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => bcnt(1),
      I2 => bcnt(0),
      O => p_1_in(1)
    );
\bcnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => bcnt(0),
      I2 => bcnt(1),
      I3 => bcnt(2),
      O => p_1_in(2)
    );
\bcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444440000000"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => \^ack_reg_0\,
      I2 => bcnt(1),
      I3 => bcnt(0),
      I4 => bcnt(2),
      I5 => bcnt(3),
      O => p_1_in(3)
    );
\bcnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => bcnt(2),
      I2 => bcnt(0),
      I3 => bcnt(1),
      I4 => bcnt(3),
      I5 => bcnt(4),
      O => p_1_in(4)
    );
\bcnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => \bcnt[5]_i_2_n_0\,
      I2 => bcnt(5),
      O => p_1_in(5)
    );
\bcnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => bcnt(3),
      I1 => bcnt(1),
      I2 => bcnt(0),
      I3 => bcnt(2),
      I4 => bcnt(4),
      O => \bcnt[5]_i_2_n_0\
    );
\bcnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C80"
    )
        port map (
      I0 => \bcnt[8]_i_2_n_0\,
      I1 => \^ack_reg_0\,
      I2 => \bcnt[8]_i_3_n_0\,
      I3 => bcnt(6),
      O => p_1_in(6)
    );
\bcnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08CC8000"
    )
        port map (
      I0 => \bcnt[8]_i_2_n_0\,
      I1 => \^ack_reg_0\,
      I2 => bcnt(6),
      I3 => \bcnt[8]_i_3_n_0\,
      I4 => bcnt(7),
      O => p_1_in(7)
    );
\bcnt[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A8A8A80000000"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => \bcnt[8]_i_2_n_0\,
      I2 => \bcnt[8]_i_3_n_0\,
      I3 => bcnt(7),
      I4 => bcnt(6),
      I5 => bcnt(8),
      O => p_1_in(8)
    );
\bcnt[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => bcnt(10),
      I1 => bcnt(6),
      I2 => bcnt(7),
      I3 => bcnt(8),
      I4 => bcnt(9),
      O => \bcnt[8]_i_2_n_0\
    );
\bcnt[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => bcnt(5),
      I1 => bcnt(4),
      I2 => bcnt(2),
      I3 => bcnt(0),
      I4 => bcnt(1),
      I5 => bcnt(3),
      O => \bcnt[8]_i_3_n_0\
    );
\bcnt[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => \bcnt[10]_i_5_n_0\,
      I2 => \bcnt[10]_i_6_n_0\,
      I3 => bcnt(9),
      O => p_1_in(9)
    );
\bcnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(0),
      Q => bcnt(0),
      S => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(10),
      Q => bcnt(10),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(1),
      Q => bcnt(1),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(2),
      Q => bcnt(2),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(3),
      Q => bcnt(3),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(4),
      Q => bcnt(4),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(5),
      Q => bcnt(5),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(6),
      Q => bcnt(6),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(7),
      Q => bcnt(7),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(8),
      Q => bcnt(8),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(9),
      Q => bcnt(9),
      R => \bcnt[10]_i_1_n_0\
    );
\cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001F1F1F001F"
    )
        port map (
      I0 => ack,
      I1 => \cnt[3]_i_7_n_0\,
      I2 => \cnt[3]_i_6_n_0\,
      I3 => \cnt[0]_i_2_n_0\,
      I4 => \tmp[7]_i_2_n_0\,
      I5 => \^cnt_reg[2]_0\(0),
      O => \cnt[0]_i_1_n_0\
    );
\cnt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => old_scl,
      I1 => \^scl_reg_0\,
      I2 => \^sda_reg_0\,
      I3 => old_sda,
      O => \cnt[0]_i_2_n_0\
    );
\cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEFEEEE"
    )
        port map (
      I0 => \^bcnt_reg[1]_0\,
      I1 => \^ack_reg_0\,
      I2 => \^cnt_reg[2]_0\(1),
      I3 => \^cnt_reg[2]_0\(0),
      I4 => \tmp[7]_i_2_n_0\,
      O => \cnt[1]_i_1_n_0\
    );
\cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888808"
    )
        port map (
      I0 => \cnt[3]_i_6_n_0\,
      I1 => ack,
      I2 => sda_o_i_10_n_0,
      I3 => bcnt(1),
      I4 => bcnt(2),
      I5 => bcnt(0),
      O => \^ack_reg_0\
    );
\cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440000000040"
    )
        port map (
      I0 => old_scl,
      I1 => \^scl_reg_0\,
      I2 => cnt(3),
      I3 => \^cnt_reg[2]_0\(1),
      I4 => \^cnt_reg[2]_0\(0),
      I5 => \^cnt_reg[2]_0\(2),
      O => \cnt[2]_i_1_n_0\
    );
\cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6000"
    )
        port map (
      I0 => old_sda,
      I1 => \^sda_reg_0\,
      I2 => \^scl_reg_0\,
      I3 => old_scl,
      I4 => \tmp[7]_i_2_n_0\,
      I5 => \cnt[3]_i_3_n_0\,
      O => \cnt[3]_i_1_n_0\
    );
\cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAFEFAF"
    )
        port map (
      I0 => \^bcnt_reg[1]_0\,
      I1 => ack,
      I2 => \cnt[3]_i_5_n_0\,
      I3 => \cnt[3]_i_6_n_0\,
      I4 => \cnt[3]_i_7_n_0\,
      O => \cnt[3]_i_2_n_0\
    );
\cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000008"
    )
        port map (
      I0 => \cnt[3]_i_6_n_0\,
      I1 => sda_o_i_10_n_0,
      I2 => bcnt(1),
      I3 => bcnt(2),
      I4 => bcnt(0),
      I5 => ack,
      O => \cnt[3]_i_3_n_0\
    );
\cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => sda_o_i_9_n_0,
      I1 => sda_o_i_10_n_0,
      I2 => bcnt(1),
      I3 => bcnt(2),
      I4 => bcnt(0),
      I5 => \cnt[3]_i_6_n_0\,
      O => \^bcnt_reg[1]_0\
    );
\cnt[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5556FFFF55560000"
    )
        port map (
      I0 => cnt(3),
      I1 => \^cnt_reg[2]_0\(1),
      I2 => \^cnt_reg[2]_0\(0),
      I3 => \^cnt_reg[2]_0\(2),
      I4 => \tmp[7]_i_2_n_0\,
      I5 => \cnt[0]_i_2_n_0\,
      O => \cnt[3]_i_5_n_0\
    );
\cnt[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \^scl_reg_0\,
      I1 => old_scl,
      I2 => \^cnt_reg[2]_0\(1),
      I3 => \^cnt_reg[2]_0\(0),
      I4 => cnt(3),
      I5 => \^cnt_reg[2]_0\(2),
      O => \cnt[3]_i_6_n_0\
    );
\cnt[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => sda_o_i_10_n_0,
      I1 => bcnt(1),
      I2 => bcnt(2),
      I3 => bcnt(0),
      O => \cnt[3]_i_7_n_0\
    );
\cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[0]_i_1_n_0\,
      Q => \^cnt_reg[2]_0\(0),
      R => reset
    );
\cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[1]_i_1_n_0\,
      Q => \^cnt_reg[2]_0\(1),
      R => reset
    );
\cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[2]_i_1_n_0\,
      Q => \^cnt_reg[2]_0\(2),
      R => reset
    );
\cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[3]_i_2_n_0\,
      Q => cnt(3),
      R => reset
    );
\data[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCCAAAAAAAA0FCC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \data_reg[0][0]_0\(0),
      I3 => underflow,
      I4 => \wr_data_reg[11]\,
      I5 => \^update_t_reg_0\,
      O => \data_o_reg[0]_3\
    );
\data[0][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^goreg_bm.dout_i_reg[11]_5\,
      I1 => \data_reg[0][0]\,
      O => \goreg_bm.dout_i_reg[11]_4\
    );
\data[0][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \data_reg[0][3]\,
      O => \data_o_reg[3]_1\
    );
\data[0][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FF1000100010"
    )
        port map (
      I0 => dout(11),
      I1 => dout(8),
      I2 => \data_reg[8][0]\,
      I3 => \^update_t_reg_1\,
      I4 => \^q\(0),
      I5 => \data[4][3]_i_11_n_0\,
      O => \^goreg_bm.dout_i_reg[11]_5\
    );
\data[10][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data[11][7]_i_4_n_0\,
      I5 => \data[10][7]_i_2_n_0\,
      O => \wr_reg_o_reg[3]_4\(0)
    );
\data[10][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(9),
      I2 => dout(11),
      I3 => dout(8),
      I4 => \data_reg[14][0]_0\,
      I5 => \data_reg[19][0]\,
      O => \data[10][7]_i_2_n_0\
    );
\data[11][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \data[11][7]_i_2_n_0\,
      I1 => \data_reg[11][0]\,
      I2 => \data[3][7]_i_4_n_0\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^q\(0),
      I5 => \data[11][7]_i_4_n_0\,
      O => \wr_reg_o_reg[3]_3\(0)
    );
\data[11][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => underflow,
      I1 => dout(12),
      I2 => dout(13),
      I3 => \^update_t_reg_1\,
      I4 => dout(8),
      I5 => dout(9),
      O => \data[11][7]_i_2_n_0\
    );
\data[11][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \^q\(2),
      O => \data[11][7]_i_4_n_0\
    );
\data[12][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \data[12][7]_i_2_n_0\,
      I1 => \data[60][7]_i_3_n_0\,
      I2 => \data_reg[12][0]\,
      I3 => dout(11),
      I4 => dout(10),
      I5 => \data_reg[3][5]_0\,
      O => \goreg_bm.dout_i_reg[11]_1\(0)
    );
\data[12][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(0),
      I3 => rtc_0_wr_reg_o(3),
      O => \data[12][7]_i_2_n_0\
    );
\data[13][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404FF0004040000"
    )
        port map (
      I0 => \data[13][7]_i_2_n_0\,
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(1),
      I3 => dout(11),
      I4 => \^update_t_reg_1\,
      I5 => \data_reg[13][0]\,
      O => \wr_reg_o_reg[3]_5\(0)
    );
\data[13][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[13][7]_i_2_n_0\
    );
\data[14][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444F444444444"
    )
        port map (
      I0 => \data[14][7]_i_2_n_0\,
      I1 => \data[44][7]_i_2_n_0\,
      I2 => \data_reg[14][0]_0\,
      I3 => dout(13),
      I4 => \data_reg[14][0]\,
      I5 => \data[44][7]_i_4_n_0\,
      O => \goreg_bm.dout_i_reg[13]_3\(0)
    );
\data[14][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7F7FF"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(2),
      I3 => \wr_data_reg[11]\,
      I4 => \^update_t_reg_0\,
      I5 => \^q\(1),
      O => \data[14][7]_i_2_n_0\
    );
\data[15][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000400"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_1\,
      I2 => \^q\(2),
      I3 => \data[47][7]_i_2_n_0\,
      I4 => \data_reg[15][0]\,
      I5 => \data_reg[47][0]\,
      O => \wr_reg_o_reg[4]_9\(0)
    );
\data[16][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000800080008"
    )
        port map (
      I0 => \data[61][7]_i_2_n_0\,
      I1 => \data[48][7]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data_reg[61][0]\,
      I5 => \data_reg[16][0]\,
      O => \wr_reg_o_reg[5]_0\(0)
    );
\data[17][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF202000002020"
    )
        port map (
      I0 => dout(12),
      I1 => underflow,
      I2 => \data_reg[17][0]\,
      I3 => \data[17][7]_i_3_n_0\,
      I4 => \^update_t_reg_1\,
      I5 => \^q\(1),
      O => \goreg_bm.dout_i_reg[12]\(0)
    );
\data[17][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(0),
      O => \data[17][7]_i_3_n_0\
    );
\data[18][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404F4040404040"
    )
        port map (
      I0 => \data[18][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^update_t_reg_1\,
      I3 => dout(12),
      I4 => underflow,
      I5 => \data_reg[18][0]\,
      O => \wr_reg_o_reg[4]_3\(0)
    );
\data[18][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => rtc_0_wr_reg_o(3),
      O => \data[18][7]_i_2_n_0\
    );
\data[19][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \data_reg[19][0]\,
      I1 => \data_reg[19][0]_0\,
      I2 => \data[52][7]_i_5_n_0\,
      I3 => \data[19][7]_i_3_n_0\,
      I4 => \data[22][7]_i_2_n_0\,
      I5 => \^update_t_reg_1\,
      O => \goreg_bm.dout_i_reg[10]\(0)
    );
\data[19][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => \^q\(0),
      O => \data[19][7]_i_3_n_0\
    );
\data[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCCAAAAAAAA0FCC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \data_reg[1][0]\(0),
      I3 => underflow,
      I4 => \wr_data_reg[11]\,
      I5 => \^update_t_reg_0\,
      O => \data_o_reg[0]_2\
    );
\data[1][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020200FF0202"
    )
        port map (
      I0 => \data_reg[17][0]\,
      I1 => dout(12),
      I2 => underflow,
      I3 => \data[17][7]_i_3_n_0\,
      I4 => \^update_t_reg_1\,
      I5 => \^q\(1),
      O => \goreg_bm.dout_i_reg[12]_2\
    );
\data[1][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CC0ACCA"
    )
        port map (
      I0 => dout(6),
      I1 => \^data_o_reg[7]_1\(3),
      I2 => \wr_data_reg[11]\,
      I3 => \^update_t_reg_0\,
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[6]\
    );
\data[20][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10001000"
    )
        port map (
      I0 => \data[20][7]_i_2_n_0\,
      I1 => rtc_0_wr_reg_o(3),
      I2 => \^q\(0),
      I3 => \data[20][7]_i_3_n_0\,
      I4 => \data[24][7]_i_2_n_0\,
      I5 => \data_reg[20][0]\,
      O => \wr_reg_o_reg[3]_1\(0)
    );
\data[20][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(1),
      O => \data[20][7]_i_2_n_0\
    );
\data[20][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \wr_data_reg[11]\,
      I1 => \^update_t_reg_0\,
      I2 => \^q\(1),
      O => \data[20][7]_i_3_n_0\
    );
\data[21][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF2020202020"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => \^q\(2),
      I2 => \data[53][7]_i_4_n_0\,
      I3 => \data_reg[59][0]\,
      I4 => dout(11),
      I5 => \data_reg[21][0]\,
      O => \wr_reg_o_reg[5]_6\(0)
    );
\data[22][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \data[30][7]_i_2_n_0\,
      I1 => \data[22][7]_i_2_n_0\,
      I2 => \^update_t_reg_1\,
      I3 => \data_reg[14][0]\,
      I4 => \data_reg[22][0]\,
      I5 => \data[52][7]_i_5_n_0\,
      O => \wr_reg_o_reg[5]_5\(0)
    );
\data[22][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(3),
      O => \data[22][7]_i_2_n_0\
    );
\data[23][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data[23][7]_i_2_n_0\,
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \data[23][7]_i_3_n_0\,
      O => update_i_reg(0)
    );
\data[23][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(8),
      I2 => dout(9),
      I3 => \data_reg[53][0]\,
      I4 => dout(11),
      I5 => dout(13),
      O => \data[23][7]_i_2_n_0\
    );
\data[23][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(1),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[23][7]_i_3_n_0\
    );
\data[24][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \data[32][7]_i_3_n_0\,
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(0),
      I3 => \data[58][7]_i_4_n_0\,
      I4 => \data[24][7]_i_2_n_0\,
      I5 => \data_reg[58][0]\,
      O => \wr_reg_o_reg[5]_2\(0)
    );
\data[24][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFE"
    )
        port map (
      I0 => dout(13),
      I1 => dout(9),
      I2 => \^update_t_reg_0\,
      I3 => \wr_data_reg[11]\,
      I4 => underflow,
      O => \data[24][7]_i_2_n_0\
    );
\data[25][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data[25][7]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \data[61][7]_i_2_n_0\,
      O => \wr_reg_o_reg[5]_1\(0)
    );
\data[25][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(8),
      I2 => dout(11),
      I3 => \data_reg[49][0]\,
      I4 => dout(10),
      I5 => dout(13),
      O => \data[25][7]_i_2_n_0\
    );
\data[26][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^update_t_reg_1\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \data[26][7]_i_4_n_0\,
      O => \wr_reg_o_reg[5]_7\
    );
\data[26][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(3),
      O => \data[26][7]_i_4_n_0\
    );
\data[27][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \data[58][7]_i_4_n_0\,
      I5 => \data_reg[27][0]\,
      O => \wr_reg_o_reg[1]_0\(0)
    );
\data[28][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^update_t_reg_1\,
      I2 => rtc_0_wr_reg_o(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \data[28][7]_i_3_n_0\,
      O => \wr_reg_o_reg[1]_1\
    );
\data[28][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^q\(2),
      O => \data[28][7]_i_3_n_0\
    );
\data[29][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data[58][7]_i_4_n_0\,
      I5 => \data[29][7]_i_2_n_0\,
      O => \wr_reg_o_reg[5]_3\(0)
    );
\data[29][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(8),
      I2 => dout(11),
      I3 => dout(9),
      I4 => dout(13),
      I5 => \data_reg[53][0]\,
      O => \data[29][7]_i_2_n_0\
    );
\data[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACA0ACA0ACAFAC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \^update_t_reg_1\,
      I3 => underflow,
      I4 => \data_reg[2][0]\,
      I5 => \data_reg[2][0]_0\,
      O => \data_o_reg[0]_4\
    );
\data[2][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111111000000F0"
    )
        port map (
      I0 => \data[18][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \data_reg[18][0]\,
      I3 => dout(12),
      I4 => underflow,
      I5 => \^update_t_reg_1\,
      O => \wr_reg_o_reg[4]_11\
    );
\data[2][5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_1\,
      I2 => \data[48][7]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(0),
      I5 => rtc_0_wr_reg_o(1),
      O => \wr_reg_o_reg[4]_12\
    );
\data[30][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \data[30][7]_i_2_n_0\,
      I1 => \data[58][7]_i_4_n_0\,
      I2 => \data_reg[53][0]\,
      I3 => dout(13),
      I4 => dout(8),
      I5 => \data_reg[30][0]\,
      O => \goreg_bm.dout_i_reg[13]_0\(0)
    );
\data[30][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(1),
      O => \data[30][7]_i_2_n_0\
    );
\data[31][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010FF1010101010"
    )
        port map (
      I0 => dout(13),
      I1 => \data_reg[47][0]_0\,
      I2 => \data_reg[59][0]\,
      I3 => \^update_t_reg_1\,
      I4 => \^q\(2),
      I5 => \data[63][7]_i_2_n_0\,
      O => \goreg_bm.dout_i_reg[13]_2\(0)
    );
\data[32][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[32][0]\,
      I1 => \data[32][7]_i_3_n_0\,
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^update_t_reg_1\,
      I5 => \data[38][7]_i_2_n_0\,
      O => \wr_reg_o_reg[5]_8\(0)
    );
\data[32][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^q\(0),
      O => \data[32][7]_i_3_n_0\
    );
\data[33][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \data[43][7]_i_2_n_0\,
      I1 => \data[48][7]_i_2_n_0\,
      I2 => \data[44][7]_i_3_n_0\,
      I3 => \data_reg[33][0]_0\,
      I4 => \data_reg[33][0]\,
      I5 => \data[53][7]_i_3_n_0\,
      O => \wr_reg_o_reg[0]_1\(0)
    );
\data[34][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(1),
      I5 => \^q\(2),
      O => \data[34][7]_i_3_n_0\
    );
\data[35][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \data_reg[35][0]_0\,
      I1 => \data_reg[35][0]\,
      I2 => \data[3][7]_i_4_n_0\,
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(3),
      I5 => \data[3][7]_i_3_n_0\,
      O => \wr_reg_o_reg[5]_4\(0)
    );
\data[36][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => \data_reg[36][0]\,
      I1 => \data_reg[36][0]_0\,
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data[36][7]_i_4_n_0\,
      I5 => \data[60][7]_i_3_n_0\,
      O => \wr_reg_o_reg[5]_10\(0)
    );
\data[36][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^q\(1),
      O => \data[36][7]_i_4_n_0\
    );
\data[37][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF010101010101"
    )
        port map (
      I0 => \data_reg[37][0]\,
      I1 => underflow,
      I2 => \^update_t_reg_1\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^q\(2),
      I5 => \data[37][7]_i_3_n_0\,
      O => \guf.guf1.underflow_i_reg\(0)
    );
\data[37][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110000000000000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^q\(1),
      I2 => \^update_t_reg_0\,
      I3 => \wr_data_reg[11]\,
      I4 => \^q\(0),
      I5 => rtc_0_wr_reg_o(0),
      O => \data[37][7]_i_3_n_0\
    );
\data[38][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44440F0044440000"
    )
        port map (
      I0 => \data[54][7]_i_4_n_0\,
      I1 => \data[38][7]_i_2_n_0\,
      I2 => dout(8),
      I3 => dout(13),
      I4 => \^update_t_reg_1\,
      I5 => \data_reg[38][0]\,
      O => \goreg_bm.dout_i_reg[8]\(0)
    );
\data[38][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^q\(1),
      O => \data[38][7]_i_2_n_0\
    );
\data[39][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444444F"
    )
        port map (
      I0 => \data_reg[39][0]\,
      I1 => \data_reg[47][0]\,
      I2 => \data[55][7]_i_2_n_0\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^q\(1),
      O => \wr_reg_o_reg[3]_2\(0)
    );
\data[3][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CC0ACCA"
    )
        port map (
      I0 => dout(0),
      I1 => rtc_0_data_o(0),
      I2 => \wr_data_reg[11]\,
      I3 => \^update_t_reg_0\,
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[0]\
    );
\data[3][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(3),
      O => \data_o_reg[7]_0\(3)
    );
\data[3][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(4),
      O => \data_o_reg[7]_0\(4)
    );
\data[3][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(2),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(5),
      O => \data_o_reg[7]_0\(5)
    );
\data[3][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(3),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(6),
      O => \data_o_reg[7]_0\(6)
    );
\data[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000200020002"
    )
        port map (
      I0 => \data[3][7]_i_3_n_0\,
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \data[3][7]_i_4_n_0\,
      I4 => \data_reg[3][5]\,
      I5 => \data_reg[3][5]_0\,
      O => \wr_reg_o_reg[5]_12\
    );
\data[3][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(4),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(7),
      O => \data_o_reg[7]_0\(7)
    );
\data[3][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \^q\(1),
      O => \data[3][7]_i_3_n_0\
    );
\data[3][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => rtc_0_wr_reg_o(1),
      O => \data[3][7]_i_4_n_0\
    );
\data[40][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010001FF0100"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \data[56][7]_i_4_n_0\,
      I3 => \^update_t_reg_1\,
      I4 => \data_reg[33][0]\,
      I5 => \data_reg[40][0]\,
      O => \wr_reg_o_reg[4]_5\(0)
    );
\data[41][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(0),
      I2 => rtc_0_wr_reg_o(3),
      I3 => rtc_0_wr_reg_o(1),
      I4 => \data[3][7]_i_3_n_0\,
      I5 => \data[41][7]_i_2_n_0\,
      O => \wr_reg_o_reg[5]_11\(0)
    );
\data[41][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => dout(8),
      I1 => dout(13),
      I2 => \^update_t_reg_1\,
      I3 => dout(11),
      I4 => dout(10),
      I5 => \data_reg[33][0]\,
      O => \data[41][7]_i_2_n_0\
    );
\data[42][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data[3][7]_i_3_n_0\,
      I5 => \data[42][7]_i_2_n_0\,
      O => \wr_reg_o_reg[3]_6\(0)
    );
\data[42][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(11),
      I2 => \data_reg[42][0]\,
      I3 => dout(10),
      I4 => dout(13),
      I5 => dout(9),
      O => \data[42][7]_i_2_n_0\
    );
\data[43][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444F44444444444"
    )
        port map (
      I0 => \data_reg[43][0]\,
      I1 => \data_reg[47][0]\,
      I2 => rtc_0_wr_reg_o(3),
      I3 => rtc_0_wr_reg_o(1),
      I4 => \data[43][7]_i_2_n_0\,
      I5 => \data[3][7]_i_3_n_0\,
      O => \wr_reg_o_reg[3]_9\(0)
    );
\data[43][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^q\(2),
      O => \data[43][7]_i_2_n_0\
    );
\data[44][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \data[44][7]_i_2_n_0\,
      I3 => \data[44][7]_i_3_n_0\,
      I4 => \data[44][7]_i_4_n_0\,
      I5 => \data_reg[45][0]_0\,
      O => \wr_reg_o_reg[5]_9\(0)
    );
\data[44][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(0),
      O => \data[44][7]_i_2_n_0\
    );
\data[44][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => \wr_data_reg[11]\,
      I1 => \^update_t_reg_0\,
      I2 => \^q\(1),
      I3 => rtc_0_wr_reg_o(1),
      O => \data[44][7]_i_3_n_0\
    );
\data[44][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      I2 => dout(11),
      I3 => dout(8),
      O => \data[44][7]_i_4_n_0\
    );
\data[45][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202FF0002020000"
    )
        port map (
      I0 => \data[61][7]_i_3_n_0\,
      I1 => \^q\(1),
      I2 => rtc_0_wr_reg_o(1),
      I3 => \data_reg[45][0]\,
      I4 => \^update_t_reg_1\,
      I5 => \data_reg[45][0]_0\,
      O => \wr_reg_o_reg[4]_6\(0)
    );
\data[46][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(1),
      I5 => rtc_0_wr_reg_o(3),
      O => \data[46][7]_i_3_n_0\
    );
\data[47][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data[47][7]_i_2_n_0\,
      I2 => \data[53][7]_i_5_n_0\,
      I3 => \data_reg[47][0]_0\,
      I4 => dout(13),
      I5 => \data_reg[47][0]\,
      O => \wr_reg_o_reg[4]_10\(0)
    );
\data[47][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(1),
      I2 => rtc_0_wr_reg_o(3),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[47][7]_i_2_n_0\
    );
\data[48][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \data[52][7]_i_2_n_0\,
      I1 => \data[48][7]_i_2_n_0\,
      I2 => dout(11),
      I3 => dout(10),
      I4 => \data_reg[12][0]\,
      I5 => \data[48][7]_i_4_n_0\,
      O => \goreg_bm.dout_i_reg[11]_0\(0)
    );
\data[48][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(3),
      O => \data[48][7]_i_2_n_0\
    );
\data[48][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8200"
    )
        port map (
      I0 => dout(12),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(13),
      O => \data[48][7]_i_4_n_0\
    );
\data[49][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5503550055005500"
    )
        port map (
      I0 => \data[49][7]_i_2_n_0\,
      I1 => \data_reg[33][0]_0\,
      I2 => \data_reg[49][0]\,
      I3 => \^update_t_reg_1\,
      I4 => dout(13),
      I5 => dout(8),
      O => \goreg_bm.dout_i_reg[13]_4\(0)
    );
\data[49][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(1),
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \^q\(2),
      O => \data[49][7]_i_2_n_0\
    );
\data[4][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0FFFCCCC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \data_reg[4][0]\,
      I3 => \data_reg[4][0]_0\,
      I4 => underflow,
      I5 => \^update_t_reg_1\,
      O => \data_o_reg[0]_0\
    );
\data[4][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CC0ACCA"
    )
        port map (
      I0 => dout(1),
      I1 => rtc_0_data_o(1),
      I2 => \wr_data_reg[11]\,
      I3 => \^update_t_reg_0\,
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[1]\
    );
\data[4][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CC0ACCA"
    )
        port map (
      I0 => dout(2),
      I1 => rtc_0_data_o(2),
      I2 => \wr_data_reg[11]\,
      I3 => \^update_t_reg_0\,
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[2]\
    );
\data[4][3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2828EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(3),
      I4 => underflow,
      O => \data_o_reg[3]_0\
    );
\data[4][3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(1),
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(0),
      O => \data[4][3]_i_11_n_0\
    );
\data[4][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080808F80"
    )
        port map (
      I0 => \data[4][3]_i_11_n_0\,
      I1 => \^q\(0),
      I2 => \^update_t_reg_1\,
      I3 => \data_reg[36][0]_0\,
      I4 => dout(13),
      I5 => dout(8),
      O => \wr_reg_o_reg[2]_0\
    );
\data[4][3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      O => \^update_t_reg_1\
    );
\data[4][5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => \^q\(0),
      I2 => rtc_0_wr_reg_o(0),
      I3 => \data[4][5]_i_8_n_0\,
      I4 => rtc_0_wr_reg_o(3),
      I5 => \^q\(1),
      O => \wr_reg_o_reg[2]_1\
    );
\data[4][5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^q\(2),
      O => \data[4][5]_i_8_n_0\
    );
\data[50][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => \data_reg[50][0]\,
      I1 => \data[52][7]_i_5_n_0\,
      I2 => \data[58][7]_i_5_n_0\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^q\(1),
      I5 => \^update_t_reg_1\,
      O => \wr_reg_o_reg[3]_7\(0)
    );
\data[51][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808000FF00FF8080"
    )
        port map (
      I0 => dout(12),
      I1 => dout(13),
      I2 => \data_reg[3][5]\,
      I3 => \data[51][7]_i_2_n_0\,
      I4 => \^update_t_reg_0\,
      I5 => \wr_data_reg[11]\,
      O => \goreg_bm.dout_i_reg[12]_0\(0)
    );
\data[51][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \data[51][7]_i_2_n_0\
    );
\data[52][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \data[52][7]_i_2_n_0\,
      I1 => \data[52][7]_i_3_n_0\,
      I2 => dout(9),
      I3 => dout(8),
      I4 => \data_reg[52][0]\,
      I5 => \data[52][7]_i_5_n_0\,
      O => \goreg_bm.dout_i_reg[9]\(0)
    );
\data[52][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF9FFFFFF"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      I2 => rtc_0_wr_reg_o(1),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => rtc_0_wr_reg_o(0),
      O => \data[52][7]_i_2_n_0\
    );
\data[52][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(3),
      O => \data[52][7]_i_3_n_0\
    );
\data[52][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004004"
    )
        port map (
      I0 => underflow,
      I1 => dout(12),
      I2 => \^update_t_reg_0\,
      I3 => \wr_data_reg[11]\,
      I4 => dout(11),
      O => \data[52][7]_i_5_n_0\
    );
\data[53][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF010001000100"
    )
        port map (
      I0 => \data_reg[53][0]\,
      I1 => dout(11),
      I2 => dout(9),
      I3 => \data[53][7]_i_3_n_0\,
      I4 => \data[53][7]_i_4_n_0\,
      I5 => \data[53][7]_i_5_n_0\,
      O => \goreg_bm.dout_i_reg[11]_2\(0)
    );
\data[53][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      I2 => dout(13),
      I3 => dout(8),
      O => \data[53][7]_i_3_n_0\
    );
\data[53][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^q\(1),
      I2 => rtc_0_wr_reg_o(0),
      I3 => \^q\(0),
      I4 => rtc_0_wr_reg_o(1),
      O => \data[53][7]_i_4_n_0\
    );
\data[53][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^q\(2),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \data[53][7]_i_5_n_0\
    );
\data[54][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888F888888"
    )
        port map (
      I0 => \data_reg[20][0]\,
      I1 => \data[54][7]_i_3_n_0\,
      I2 => \data[54][7]_i_4_n_0\,
      I3 => \^q\(1),
      I4 => \^update_t_reg_1\,
      I5 => rtc_0_wr_reg_o(0),
      O => \wr_reg_o_reg[4]_0\(0)
    );
\data[54][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000000"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      I2 => underflow,
      I3 => dout(13),
      I4 => dout(9),
      O => \data[54][7]_i_3_n_0\
    );
\data[54][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(1),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \^q\(0),
      O => \data[54][7]_i_4_n_0\
    );
\data[55][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0404"
    )
        port map (
      I0 => \data[55][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \data_reg[39][0]\,
      I4 => \data_reg[59][0]\,
      O => \wr_reg_o_reg[4]_4\(0)
    );
\data[55][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF7FFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(0),
      I3 => rtc_0_wr_reg_o(1),
      I4 => \wr_data_reg[11]\,
      I5 => \^update_t_reg_0\,
      O => \data[55][7]_i_2_n_0\
    );
\data[56][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000011110F001111"
    )
        port map (
      I0 => \data_reg[40][0]\,
      I1 => \data_reg[49][0]\,
      I2 => \data[56][7]_i_4_n_0\,
      I3 => \^q\(1),
      I4 => \^update_t_reg_1\,
      I5 => rtc_0_wr_reg_o(1),
      O => \wr_reg_o_reg[4]_2\(0)
    );
\data[56][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[56][7]_i_4_n_0\
    );
\data[57][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404000FF00FF4040"
    )
        port map (
      I0 => \data_reg[9][0]\,
      I1 => dout(12),
      I2 => dout(13),
      I3 => \data[57][7]_i_3_n_0\,
      I4 => \^update_t_reg_0\,
      I5 => \wr_data_reg[11]\,
      O => \goreg_bm.dout_i_reg[12]_1\(0)
    );
\data[57][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(0),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \^q\(1),
      I4 => rtc_0_wr_reg_o(1),
      I5 => \^q\(0),
      O => \data[57][7]_i_3_n_0\
    );
\data[58][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \data_reg[35][0]\,
      I1 => dout(13),
      I2 => dout(9),
      I3 => \data_reg[58][0]\,
      I4 => \data[58][7]_i_4_n_0\,
      I5 => \data[58][7]_i_5_n_0\,
      O => \goreg_bm.dout_i_reg[13]_1\(0)
    );
\data[58][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^q\(1),
      I2 => \^update_t_reg_0\,
      I3 => \wr_data_reg[11]\,
      O => \data[58][7]_i_4_n_0\
    );
\data[58][7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(1),
      O => \data[58][7]_i_5_n_0\
    );
\data[59][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF00400040"
    )
        port map (
      I0 => \data[59][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^update_t_reg_1\,
      I3 => \^q\(0),
      I4 => \data_reg[43][0]\,
      I5 => \data_reg[59][0]\,
      O => \wr_reg_o_reg[4]_7\(0)
    );
\data[59][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[59][7]_i_2_n_0\
    );
\data[5][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCCAAAAAAAA0FCC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \data_reg[5][0]\,
      I3 => underflow,
      I4 => \wr_data_reg[11]\,
      I5 => \^update_t_reg_0\,
      O => \data_o_reg[0]_1\
    );
\data[5][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404040404FF04"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => \data_reg[13][0]\,
      I2 => dout(11),
      I3 => \data[37][7]_i_3_n_0\,
      I4 => rtc_0_wr_reg_o(3),
      I5 => \^q\(2),
      O => \goreg_bm.dout_i_reg[11]_3\
    );
\data[5][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3C0AAAAAAAAF3C0"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(1),
      I1 => underflow,
      I2 => \data_reg[5][4]\,
      I3 => dout(4),
      I4 => \^update_t_reg_0\,
      I5 => \wr_data_reg[11]\,
      O => \data_o_reg[4]_1\
    );
\data[5][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(0),
      I3 => \^q\(0),
      I4 => \data[44][7]_i_3_n_0\,
      O => \wr_reg_o_reg[5]_13\
    );
\data[60][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data[60][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      I4 => rtc_0_wr_reg_o(3),
      I5 => \data[60][7]_i_3_n_0\,
      O => \wr_reg_o_reg[4]_8\(0)
    );
\data[60][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(13),
      I2 => dout(8),
      I3 => dout(10),
      I4 => dout(11),
      I5 => \data_reg[49][0]\,
      O => \data[60][7]_i_2_n_0\
    );
\data[60][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => rtc_0_wr_reg_o(1),
      O => \data[60][7]_i_3_n_0\
    );
\data[61][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \data[61][7]_i_2_n_0\,
      I1 => \data[61][7]_i_3_n_0\,
      I2 => dout(13),
      I3 => dout(10),
      I4 => \data_reg[45][0]\,
      I5 => \data_reg[61][0]\,
      O => \goreg_bm.dout_i_reg[13]\(0)
    );
\data[61][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => rtc_0_wr_reg_o(1),
      O => \data[61][7]_i_2_n_0\
    );
\data[61][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => \^q\(0),
      O => \data[61][7]_i_3_n_0\
    );
\data[62][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF080008000800"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_1\,
      I2 => rtc_0_wr_reg_o(0),
      I3 => \data[62][7]_i_2_n_0\,
      I4 => \data_reg[62][0]\,
      I5 => \data_reg[62][0]_0\,
      O => \wr_reg_o_reg[4]_1\(0)
    );
\data[62][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      O => \data[62][7]_i_2_n_0\
    );
\data[63][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(0),
      O => \data_o_reg[7]_0\(0)
    );
\data[63][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_data_o(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(1),
      O => \data_o_reg[7]_0\(1)
    );
\data[63][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_data_o(2),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(2),
      O => \data_o_reg[7]_0\(2)
    );
\data[63][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888000F0000"
    )
        port map (
      I0 => \data[63][7]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \data_reg[47][0]_0\,
      I3 => \data_reg[63][0]\,
      I4 => dout(13),
      I5 => \^update_t_reg_1\,
      O => E(0)
    );
\data[63][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(1),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \data[63][7]_i_2_n_0\
    );
\data[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCCAAAAAAAA0FCC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \data_reg[6][4]\(0),
      I3 => underflow,
      I4 => \wr_data_reg[11]\,
      I5 => \^update_t_reg_0\,
      O => \data_o_reg[4]_0\(0)
    );
\data[6][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828EBEBEB28EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(4),
      I4 => \data_reg[6][4]\(1),
      I5 => underflow,
      O => \data_o_reg[4]_0\(1)
    );
\data[6][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(1),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \^q\(1),
      O => \wr_reg_o_reg[2]_2\
    );
\data[7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => \data[14][7]_i_2_n_0\,
      I1 => rtc_0_wr_reg_o(0),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \data[11][7]_i_2_n_0\,
      I4 => dout(10),
      I5 => dout(11),
      O => \wr_reg_o_reg[0]_0\(0)
    );
\data[8][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10101F1010101010"
    )
        port map (
      I0 => \data[32][7]_i_3_n_0\,
      I1 => \data[12][7]_i_2_n_0\,
      I2 => \^update_t_reg_1\,
      I3 => dout(11),
      I4 => dout(8),
      I5 => \data_reg[8][0]\,
      O => \goreg_bm.dout_i_reg[11]\(0)
    );
\data[9][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \data_reg[9][0]\,
      I1 => \data_reg[3][5]_0\,
      I2 => \data[32][7]_i_3_n_0\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \data[11][7]_i_4_n_0\,
      O => \wr_reg_o_reg[3]_8\(0)
    );
\data_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^tmp_reg[0]_0\(0),
      Q => rtc_0_data_o(0),
      R => '0'
    );
\data_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(1),
      Q => rtc_0_data_o(1),
      R => '0'
    );
\data_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(2),
      Q => rtc_0_data_o(2),
      R => '0'
    );
\data_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(3),
      Q => \^data_o_reg[7]_1\(0),
      R => '0'
    );
\data_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(4),
      Q => \^data_o_reg[7]_1\(1),
      R => '0'
    );
\data_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(5),
      Q => \^data_o_reg[7]_1\(2),
      R => '0'
    );
\data_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(6),
      Q => \^data_o_reg[7]_1\(3),
      R => '0'
    );
\data_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(7),
      Q => \^data_o_reg[7]_1\(4),
      R => '0'
    );
\data_reg[34][7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_reg[34][0]\,
      I1 => \data[34][7]_i_3_n_0\,
      O => update_t_reg_2(0),
      S => \^update_t_reg_1\
    );
\data_reg[46][7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_reg[46][0]\,
      I1 => \data[46][7]_i_3_n_0\,
      O => update_t_reg_3(0),
      S => \^update_t_reg_1\
    );
i2c_rw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => i2c_rw_reg_1,
      Q => \^i2c_rw_reg_0\,
      R => '0'
    );
old_scl_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => \^scl_reg_0\,
      Q => old_scl,
      R => '0'
    );
old_sda_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => \^sda_reg_0\,
      Q => old_sda,
      R => '0'
    );
\ptr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"74AA"
    )
        port map (
      I0 => \^d\(0),
      I1 => \ptr[4]_i_2_n_0\,
      I2 => \^tmp_reg[0]_0\(0),
      I3 => \^ack_reg_0\,
      O => \ptr[0]_i_1_n_0\
    );
\ptr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => \ptr[1]_i_2_n_0\,
      I1 => \^old_scl_reg_0\,
      I2 => \ptr[3]_i_3_n_0\,
      I3 => \ptr[3]_i_2_n_0\,
      I4 => \^cnt_reg[2]_0\(1),
      I5 => \^d\(1),
      O => \ptr[1]_i_1_n_0\
    );
\ptr[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C3C3C3"
    )
        port map (
      I0 => tmp(1),
      I1 => \^d\(1),
      I2 => \^d\(0),
      I3 => sda_o_i_10_n_0,
      I4 => \ptr[2]_i_3_n_0\,
      O => \ptr[1]_i_2_n_0\
    );
\ptr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^cnt_reg[2]_0\(1),
      I2 => \ptr[3]_i_2_n_0\,
      I3 => \ptr[3]_i_3_n_0\,
      I4 => \^old_scl_reg_0\,
      I5 => \ptr[2]_i_2_n_0\,
      O => \ptr[2]_i_1_n_0\
    );
\ptr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6A6A6A006A6A6A"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(0),
      I2 => \^d\(1),
      I3 => sda_o_i_10_n_0,
      I4 => \ptr[2]_i_3_n_0\,
      I5 => tmp(2),
      O => \ptr[2]_i_2_n_0\
    );
\ptr[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => bcnt(0),
      I1 => bcnt(1),
      I2 => bcnt(2),
      I3 => \^i2c_rw_reg_0\,
      O => \ptr[2]_i_3_n_0\
    );
\ptr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^cnt_reg[2]_0\(1),
      I2 => \ptr[3]_i_2_n_0\,
      I3 => \ptr[3]_i_3_n_0\,
      I4 => \^old_scl_reg_0\,
      I5 => \ptr[3]_i_4_n_0\,
      O => \ptr[3]_i_1_n_0\
    );
\ptr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555DFFFFFFFF"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_10_n_0,
      I2 => bcnt(1),
      I3 => bcnt(2),
      I4 => bcnt(0),
      I5 => \^cnt_reg[2]_0\(0),
      O => \ptr[3]_i_2_n_0\
    );
\ptr[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cnt(3),
      I1 => \^cnt_reg[2]_0\(2),
      O => \ptr[3]_i_3_n_0\
    );
\ptr[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAAA2AAAA"
    )
        port map (
      I0 => \ptr[3]_i_5_n_0\,
      I1 => sda_o_i_10_n_0,
      I2 => \^i2c_rw_reg_0\,
      I3 => \ptr[3]_i_6_n_0\,
      I4 => bcnt(0),
      I5 => tmp(3),
      O => \ptr[3]_i_4_n_0\
    );
\ptr[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(2),
      I2 => \^d\(1),
      I3 => \^d\(0),
      O => \ptr[3]_i_5_n_0\
    );
\ptr[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bcnt(1),
      I1 => bcnt(2),
      O => \ptr[3]_i_6_n_0\
    );
\ptr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D872FF00"
    )
        port map (
      I0 => \ptr[4]_i_2_n_0\,
      I1 => \ptr[4]_i_3_n_0\,
      I2 => tmp(4),
      I3 => \^d\(4),
      I4 => \^ack_reg_0\,
      O => \ptr[4]_i_1_n_0\
    );
\ptr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => sda_o_i_10_n_0,
      I1 => \^i2c_rw_reg_0\,
      I2 => bcnt(2),
      I3 => bcnt(1),
      I4 => bcnt(0),
      O => \ptr[4]_i_2_n_0\
    );
\ptr[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(1),
      I2 => \^d\(0),
      I3 => \^d\(3),
      O => \ptr[4]_i_3_n_0\
    );
\ptr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => \ptr[5]_i_2_n_0\,
      I1 => \^old_scl_reg_0\,
      I2 => \ptr[3]_i_3_n_0\,
      I3 => \ptr[3]_i_2_n_0\,
      I4 => \^cnt_reg[2]_0\(1),
      I5 => \^d\(5),
      O => \ptr[5]_i_1_n_0\
    );
\ptr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3323333333733333"
    )
        port map (
      I0 => \^i2c_rw_reg_0\,
      I1 => \ptr[5]_i_3_n_0\,
      I2 => bcnt(0),
      I3 => \ptr[3]_i_6_n_0\,
      I4 => sda_o_i_10_n_0,
      I5 => tmp(5),
      O => \ptr[5]_i_2_n_0\
    );
\ptr[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^d\(4),
      I2 => \^d\(2),
      I3 => \^d\(1),
      I4 => \^d\(0),
      I5 => \^d\(3),
      O => \ptr[5]_i_3_n_0\
    );
\ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[0]_i_1_n_0\,
      Q => \^d\(0),
      R => reset
    );
\ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[1]_i_1_n_0\,
      Q => \^d\(1),
      R => reset
    );
\ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[2]_i_1_n_0\,
      Q => \^d\(2),
      R => reset
    );
\ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[3]_i_1_n_0\,
      Q => \^d\(3),
      R => reset
    );
\ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[4]_i_1_n_0\,
      Q => \^d\(4),
      R => reset
    );
\ptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[5]_i_1_n_0\,
      Q => \^d\(5),
      R => reset
    );
scl_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => scl_reg_1,
      Q => \^scl_reg_0\,
      R => '0'
    );
\scl_sr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => scl_i,
      Q => \^scl_sr_reg[1]_0\(0),
      R => '0'
    );
\scl_sr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => \^scl_sr_reg[1]_0\(0),
      Q => \^scl_sr_reg[1]_0\(1),
      R => '0'
    );
sda_o_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => bcnt(6),
      I1 => bcnt(7),
      I2 => bcnt(5),
      I3 => bcnt(9),
      I4 => sda_o_i_14_n_0,
      O => sda_o_i_10_n_0
    );
sda_o_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => tmp(6),
      I1 => tmp(4),
      I2 => tmp(5),
      I3 => tmp(2),
      O => sda_o_i_13_n_0
    );
sda_o_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => bcnt(8),
      I1 => bcnt(3),
      I2 => bcnt(10),
      I3 => bcnt(4),
      O => sda_o_i_14_n_0
    );
sda_o_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8ABFCFFFCFFFCFF"
    )
        port map (
      I0 => sda_o_reg_1,
      I1 => \ptr[3]_i_3_n_0\,
      I2 => \^cnt_reg[2]_0\(1),
      I3 => \^cnt_reg[2]_0\(0),
      I4 => \^i2c_rw_reg_0\,
      I5 => ack,
      O => \cnt_reg[1]_0\
    );
sda_o_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAABA"
    )
        port map (
      I0 => sda_o_i_8_n_0,
      I1 => sda_o_i_9_n_0,
      I2 => sda_o_i_10_n_0,
      I3 => bcnt(1),
      I4 => bcnt(2),
      I5 => bcnt(0),
      O => \bcnt_reg[1]_1\
    );
sda_o_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => bcnt(0),
      I1 => bcnt(2),
      I2 => bcnt(1),
      I3 => sda_o_i_10_n_0,
      I4 => ack,
      O => \bcnt_reg[0]_0\
    );
sda_o_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^cnt_reg[2]_0\(0),
      I1 => \^cnt_reg[2]_0\(1),
      I2 => \^cnt_reg[2]_0\(2),
      I3 => cnt(3),
      O => \cnt_reg[0]_0\
    );
sda_o_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => old_scl,
      I1 => \^scl_reg_0\,
      O => \^old_scl_reg_0\
    );
sda_o_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^cnt_reg[2]_0\(2),
      I1 => cnt(3),
      I2 => \^cnt_reg[2]_0\(0),
      I3 => \^cnt_reg[2]_0\(1),
      O => sda_o_i_8_n_0
    );
sda_o_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => sda_o_i_13_n_0,
      I1 => tmp(1),
      I2 => tmp(3),
      I3 => tmp(7),
      O => sda_o_i_9_n_0
    );
sda_o_reg: unisim.vcomponents.FDSE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => sda_o_reg_0,
      Q => sda_o,
      S => reset
    );
sda_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => sda_reg_1,
      Q => \^sda_reg_0\,
      R => '0'
    );
\sda_sr[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => p_1_in_0
    );
\sda_sr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => sda_i,
      Q => \^sda_sr_reg[1]_0\(0),
      R => '0'
    );
\sda_sr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => \^sda_sr_reg[1]_0\(0),
      Q => \^sda_sr_reg[1]_0\(1),
      R => '0'
    );
\tmp[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp[7]_i_2_n_0\,
      I1 => reset,
      O => tmp_1
    );
\tmp[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => cnt(3),
      I1 => \^cnt_reg[2]_0\(2),
      I2 => \^cnt_reg[2]_0\(1),
      I3 => \^cnt_reg[2]_0\(0),
      I4 => \^scl_reg_0\,
      I5 => old_scl,
      O => \tmp[7]_i_2_n_0\
    );
\tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => \^sda_reg_0\,
      Q => \^tmp_reg[0]_0\(0),
      R => '0'
    );
\tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => \^tmp_reg[0]_0\(0),
      Q => tmp(1),
      R => '0'
    );
\tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(1),
      Q => tmp(2),
      R => '0'
    );
\tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(2),
      Q => tmp(3),
      R => '0'
    );
\tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(3),
      Q => tmp(4),
      R => '0'
    );
\tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(4),
      Q => tmp(5),
      R => '0'
    );
\tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(5),
      Q => tmp(6),
      R => '0'
    );
\tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(6),
      Q => tmp(7),
      R => '0'
    );
update_t_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => update_t_reg_4,
      Q => \^update_t_reg_0\,
      R => '0'
    );
\wr_data[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(0)
    );
\wr_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEB282828EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \^d\(3),
      I4 => \wr_data_reg[8]\(2),
      I5 => \wr_data_reg[11]_0\(0),
      O => \wr_reg_o_reg[3]_0\(10)
    );
\wr_data[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => rtc_0_data_o(1),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(1)
    );
\wr_data[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => rtc_0_data_o(2),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(2)
    );
\wr_data[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(0),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(3)
    );
\wr_data[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(1),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(4)
    );
\wr_data[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(2),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(5)
    );
\wr_data[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(3),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(6)
    );
\wr_data[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(4),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(7)
    );
\wr_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28EB28EBEBEB2828"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \wr_data_reg[8]\(0),
      I4 => \^d\(0),
      I5 => \wr_data_reg[8]\(2),
      O => \wr_reg_o_reg[3]_0\(8)
    );
\wr_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBB8BBB888B8"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^update_t_reg_1\,
      I2 => \^d\(1),
      I3 => \wr_data_reg[8]\(2),
      I4 => \wr_data_reg[8]\(0),
      I5 => \wr_data_reg[8]\(1),
      O => \wr_reg_o_reg[3]_0\(9)
    );
\wr_reg_o[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => reset,
      I1 => \^ack_reg_0\,
      I2 => \^bcnt_reg[0]_1\,
      I3 => \^i2c_rw_reg_0\,
      O => update_t2_out
    );
\wr_reg_o[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => bcnt(0),
      I1 => bcnt(1),
      I2 => bcnt(2),
      I3 => sda_o_i_10_n_0,
      O => \^bcnt_reg[0]_1\
    );
\wr_reg_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(0),
      Q => rtc_0_wr_reg_o(0),
      R => '0'
    );
\wr_reg_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(1),
      Q => rtc_0_wr_reg_o(1),
      R => '0'
    );
\wr_reg_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(2),
      Q => \^q\(0),
      R => '0'
    );
\wr_reg_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(3),
      Q => rtc_0_wr_reg_o(3),
      R => '0'
    );
\wr_reg_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(4),
      Q => \^q\(1),
      R => '0'
    );
\wr_reg_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(5),
      Q => \^q\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtc_reset is
  port (
    s_axi_aresetn : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtc_reset : entity is "rtc_reset";
end zxnexys_zxrtc_0_0_rtc_reset;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtc_reset is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of reset_n_reg : label is "xilinx.com:signal:reset:1.0  reset_n  RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of reset_n_reg : label is "POLARITY ACTIVE_LOW";
begin
reset_n_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => '1',
      Q => s_axi_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_shift8 is
  port (
    \data_int_reg[7]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_int_reg[7]_1\ : out STD_LOGIC;
    shift_reg_en : in STD_LOGIC;
    \data_int_reg[1]_0\ : in STD_LOGIC;
    \LEVEL_1_GEN.master_sda_reg\ : in STD_LOGIC;
    slave_sda_reg : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \LEVEL_1_GEN.master_sda_reg_0\ : in STD_LOGIC;
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_int_reg[7]_2\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \data_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_shift8 : entity is "shift8";
end zxnexys_zxrtc_0_0_shift8;

architecture STRUCTURE of zxnexys_zxrtc_0_0_shift8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_int[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_int[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data_int[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data_int[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data_int[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data_int[6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data_int[7]_i_2\ : label is "soft_lutpair10";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\LEVEL_1_GEN.master_sda_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFFFFFACFFCFF"
    )
        port map (
      I0 => \LEVEL_1_GEN.master_sda_reg\,
      I1 => \^q\(7),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \LEVEL_1_GEN.master_sda_reg_0\,
      O => \data_int_reg[7]_1\
    );
\data_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(0),
      O => \p_2_in__0\(1)
    );
\data_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(1),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(1),
      O => \p_2_in__0\(2)
    );
\data_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(2),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(2),
      O => \p_2_in__0\(3)
    );
\data_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(3),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(3),
      O => \p_2_in__0\(4)
    );
\data_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(4),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(4),
      O => \p_2_in__0\(5)
    );
\data_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(5),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(5),
      O => \p_2_in__0\(6)
    );
\data_int[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => shift_reg_en,
      I1 => \data_int_reg[1]_0\,
      O => \data_int[7]_i_1_n_0\
    );
\data_int[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(6),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(6),
      O => \p_2_in__0\(7)
    );
\data_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \data_int_reg[0]_0\(0),
      Q => \^q\(0),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(1),
      Q => \^q\(1),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(2),
      Q => \^q\(2),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(3),
      Q => \^q\(3),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(4),
      Q => \^q\(4),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(5),
      Q => \^q\(5),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(6),
      Q => \^q\(6),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(7),
      Q => \^q\(7),
      R => \data_int_reg[7]_2\
    );
slave_sda_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCCAAFFFFFFFF"
    )
        port map (
      I0 => \^q\(7),
      I1 => \LEVEL_1_GEN.master_sda_reg\,
      I2 => slave_sda_reg,
      I3 => \state__0\(0),
      I4 => \state__0\(2),
      I5 => \state__0\(1),
      O => \data_int_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_shift8_7 is
  port (
    shift_reg_ld0 : out STD_LOGIC;
    master_slave_reg : out STD_LOGIC;
    abgc_i_reg : out STD_LOGIC;
    detect_start_reg : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    detect_start_reg_0 : out STD_LOGIC;
    aas_i_reg : out STD_LOGIC;
    \data_int_reg[0]_0\ : out STD_LOGIC;
    detect_start : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shift_reg_ld_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    master_slave : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    Ro_prev : in STD_LOGIC;
    arb_lost : in STD_LOGIC;
    sda_sample : in STD_LOGIC;
    \FSM_sequential_state[2]_i_4_0\ : in STD_LOGIC;
    abgc_i_reg_0 : in STD_LOGIC;
    abgc_i_reg_1 : in STD_LOGIC;
    aas_i : in STD_LOGIC;
    aas_i_reg_0 : in STD_LOGIC;
    srw_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \data_int_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_shift8_7 : entity is "shift8";
end zxnexys_zxrtc_0_0_shift8_7;

architecture STRUCTURE of zxnexys_zxrtc_0_0_shift8_7 is
  signal \FSM_sequential_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_9_n_0\ : STD_LOGIC;
  signal abgc_i_i_2_n_0 : STD_LOGIC;
  signal abgc_i_i_3_n_0 : STD_LOGIC;
  signal \^abgc_i_reg\ : STD_LOGIC;
  signal i2c_header : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shift_reg_ld_i_2_n_0 : STD_LOGIC;
  signal slave_sda_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of abgc_i_i_3 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of slave_sda_i_2 : label is "soft_lutpair13";
begin
  abgc_i_reg <= \^abgc_i_reg\;
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000EFF0F0F0F"
    )
        port map (
      I0 => detect_start,
      I1 => \FSM_sequential_state[2]_i_8_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => Ro_prev,
      I5 => \state__0\(2),
      O => detect_start_reg
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDCDCFFFFFCDC"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_0\,
      I1 => \FSM_sequential_state_reg[1]_1\,
      I2 => master_slave,
      I3 => Q(1),
      I4 => \^abgc_i_reg\,
      I5 => \FSM_sequential_state[1]_i_5_n_0\,
      O => master_slave_reg
    );
\FSM_sequential_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFFFEFFFEFFF"
    )
        port map (
      I0 => sda_sample,
      I1 => arb_lost,
      I2 => aas_i,
      I3 => i2c_header(0),
      I4 => Q(1),
      I5 => master_slave,
      O => \FSM_sequential_state[1]_i_5_n_0\
    );
\FSM_sequential_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007171FF71"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => detect_start,
      I3 => \FSM_sequential_state[2]_i_8_n_0\,
      I4 => \FSM_sequential_state[2]_i_9_n_0\,
      I5 => \state__0\(0),
      O => \FSM_sequential_state_reg[1]\
    );
\FSM_sequential_state[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
        port map (
      I0 => master_slave,
      I1 => i2c_header(6),
      I2 => i2c_header(4),
      I3 => i2c_header(5),
      I4 => slave_sda_i_3_n_0,
      I5 => abgc_i_reg_0,
      O => \FSM_sequential_state[2]_i_8_n_0\
    );
\FSM_sequential_state[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8FFFFFFFF"
    )
        port map (
      I0 => master_slave,
      I1 => Q(1),
      I2 => i2c_header(0),
      I3 => arb_lost,
      I4 => sda_sample,
      I5 => \FSM_sequential_state[2]_i_4_0\,
      O => \FSM_sequential_state[2]_i_9_n_0\
    );
aas_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A80000"
    )
        port map (
      I0 => \^abgc_i_reg\,
      I1 => aas_i,
      I2 => aas_i_reg_0,
      I3 => abgc_i_reg_1,
      I4 => Q(0),
      O => aas_i_reg
    );
abgc_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044440400"
    )
        port map (
      I0 => detect_start,
      I1 => Q(0),
      I2 => abgc_i_i_2_n_0,
      I3 => abgc_i_i_3_n_0,
      I4 => abgc_i_reg_0,
      I5 => abgc_i_reg_1,
      O => detect_start_reg_0
    );
abgc_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => i2c_header(0),
      I4 => Q(2),
      O => abgc_i_i_2_n_0
    );
abgc_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => i2c_header(6),
      I1 => i2c_header(4),
      I2 => i2c_header(5),
      I3 => slave_sda_i_3_n_0,
      O => abgc_i_i_3_n_0
    );
\data_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \data_int_reg[0]_2\,
      Q => i2c_header(0),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(0),
      Q => i2c_header(1),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(1),
      Q => i2c_header(2),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(2),
      Q => i2c_header(3),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(3),
      Q => i2c_header(4),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(4),
      Q => i2c_header(5),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(5),
      Q => i2c_header(6),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(6),
      Q => i2c_header(7),
      R => \data_int_reg[0]_1\
    );
shift_reg_ld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0320"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      I4 => shift_reg_ld_reg,
      I5 => shift_reg_ld_i_2_n_0,
      O => shift_reg_ld0
    );
shift_reg_ld_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0000F00A00000"
    )
        port map (
      I0 => i2c_header(0),
      I1 => Q(1),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \state__0\(2),
      I5 => master_slave,
      O => shift_reg_ld_i_2_n_0
    );
slave_sda_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => abgc_i_reg_0,
      I1 => slave_sda_i_3_n_0,
      I2 => i2c_header(5),
      I3 => i2c_header(4),
      I4 => i2c_header(6),
      O => \^abgc_i_reg\
    );
slave_sda_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => i2c_header(3),
      I1 => i2c_header(1),
      I2 => i2c_header(7),
      I3 => i2c_header(2),
      O => slave_sda_i_3_n_0
    );
srw_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => i2c_header(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => srw_i_reg(0),
      O => \data_int_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_soft_reset is
  port (
    sw_rst_cond_d1 : out STD_LOGIC;
    AXI_Bus2IP_Reset : out STD_LOGIC;
    \RESET_FLOPS[3].RST_FLOPS_0\ : out STD_LOGIC;
    \RESET_FLOPS[3].RST_FLOPS_1\ : out STD_LOGIC;
    ctrlFifoDin : out STD_LOGIC_VECTOR ( 0 to 1 );
    Bus2IIC_Reset : out STD_LOGIC;
    sw_rst_cond : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    reset_trig0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Msms_set : in STD_LOGIC;
    \RD_FIFO_CNTRL.ro_prev_i_reg\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Tx_fifo_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_soft_reset : entity is "soft_reset";
end zxnexys_zxrtc_0_0_soft_reset;

architecture STRUCTURE of zxnexys_zxrtc_0_0_soft_reset is
  signal \^axi_bus2ip_reset\ : STD_LOGIC;
  signal \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal \^reset_flops[3].rst_flops_0\ : STD_LOGIC;
  signal \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal flop_q_chain : STD_LOGIC_VECTOR ( 1 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_RAM[0].SRL16E_I_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \FIFO_RAM[1].SRL16E_I_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \RD_FIFO_CNTRL.ro_prev_i_i_1\ : label is "soft_lutpair61";
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \RESET_FLOPS[0].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \RESET_FLOPS[0].RST_FLOPS\ : label is "1'b0";
  attribute box_type : string;
  attribute box_type of \RESET_FLOPS[0].RST_FLOPS\ : label is "PRIMITIVE";
  attribute IS_CE_INVERTED of \RESET_FLOPS[1].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[1].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[1].RST_FLOPS\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \RESET_FLOPS[1].RST_FLOPS_i_1\ : label is "soft_lutpair62";
  attribute IS_CE_INVERTED of \RESET_FLOPS[2].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[2].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[2].RST_FLOPS\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \RESET_FLOPS[2].RST_FLOPS_i_1\ : label is "soft_lutpair62";
  attribute IS_CE_INVERTED of \RESET_FLOPS[3].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[3].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[3].RST_FLOPS\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \ip_irpt_enable_reg[7]_i_1\ : label is "soft_lutpair61";
begin
  AXI_Bus2IP_Reset <= \^axi_bus2ip_reset\;
  \RESET_FLOPS[3].RST_FLOPS_0\ <= \^reset_flops[3].rst_flops_0\;
\FIFO_RAM[0].SRL16E_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \^reset_flops[3].rst_flops_0\,
      I2 => s_axi_aresetn,
      I3 => Tx_fifo_rst,
      O => ctrlFifoDin(0)
    );
\FIFO_RAM[1].SRL16E_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \^reset_flops[3].rst_flops_0\,
      I2 => s_axi_aresetn,
      I3 => Tx_fifo_rst,
      O => ctrlFifoDin(1)
    );
\RD_FIFO_CNTRL.ro_prev_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^reset_flops[3].rst_flops_0\,
      I1 => s_axi_aresetn,
      I2 => Msms_set,
      I3 => \RD_FIFO_CNTRL.ro_prev_i_reg\,
      O => \RESET_FLOPS[3].RST_FLOPS_1\
    );
\RESET_FLOPS[0].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => S,
      Q => flop_q_chain(1),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[1].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\,
      Q => flop_q_chain(2),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[1].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(1),
      O => \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\
    );
\RESET_FLOPS[2].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\,
      Q => flop_q_chain(3),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[2].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(2),
      O => \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\
    );
\RESET_FLOPS[3].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\,
      Q => \^reset_flops[3].rst_flops_0\,
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[3].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(3),
      O => \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\
    );
\ip_irpt_enable_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reset_flops[3].rst_flops_0\,
      I1 => s_axi_aresetn,
      O => Bus2IIC_Reset
    );
reset_trig_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => reset_trig0,
      Q => S,
      R => \^axi_bus2ip_reset\
    );
rst_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^axi_bus2ip_reset\
    );
sw_rst_cond_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sw_rst_cond,
      Q => sw_rst_cond_d1,
      R => \^axi_bus2ip_reset\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_upcnt_n is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_int_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_int_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_int_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[0]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \FSM_onehot_scl_state_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_scl_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[1]_1\ : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[1]_2\ : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[2]\ : in STD_LOGIC;
    arb_lost : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    \q_int_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_scl_state_reg[2]_0\ : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    stop_scl_reg : in STD_LOGIC;
    \q_int_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_7\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_upcnt_n : entity is "upcnt_n";
end zxnexys_zxrtc_0_0_upcnt_n;

architecture STRUCTURE of zxnexys_zxrtc_0_0_upcnt_n is
  signal \FSM_onehot_scl_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_5_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_scl_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \q_int[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_4_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_6_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_7_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[4]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[5]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[6]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \q_int[0]_i_3__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \q_int[0]_i_7\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \q_int[1]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \q_int[4]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \q_int[5]_i_2\ : label is "soft_lutpair9";
begin
  \FSM_onehot_scl_state_reg[1]\ <= \^fsm_onehot_scl_state_reg[1]\;
  Q(8 downto 0) <= \^q\(8 downto 0);
\FSM_onehot_scl_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4444444F444F44"
    )
        port map (
      I0 => CO(0),
      I1 => \FSM_onehot_scl_state_reg[0]\(1),
      I2 => \FSM_onehot_scl_state_reg[1]_0\,
      I3 => \FSM_onehot_scl_state_reg[1]_1\,
      I4 => \FSM_onehot_scl_state[2]_i_3_n_0\,
      I5 => \FSM_onehot_scl_state_reg[1]_2\,
      O => D(0)
    );
\FSM_onehot_scl_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1511"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[1]_0\,
      I1 => \FSM_onehot_scl_state_reg[1]_1\,
      I2 => \FSM_onehot_scl_state[2]_i_3_n_0\,
      I3 => \FSM_onehot_scl_state_reg[1]_2\,
      I4 => \FSM_onehot_scl_state_reg[2]\,
      O => D(1)
    );
\FSM_onehot_scl_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[2]_0\,
      I1 => \FSM_onehot_scl_state_reg[0]\(5),
      I2 => \FSM_onehot_scl_state_reg[0]\(0),
      I3 => \FSM_onehot_scl_state_reg[2]_1\(0),
      I4 => \FSM_onehot_scl_state_reg[0]\(1),
      I5 => CO(0),
      O => \FSM_onehot_scl_state[2]_i_3_n_0\
    );
\FSM_onehot_scl_state[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]_0\,
      I1 => \FSM_onehot_scl_state_reg[0]\(1),
      I2 => \FSM_onehot_scl_state_reg[0]\(4),
      I3 => \FSM_onehot_scl_state_reg[0]\(9),
      I4 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      O => E(0)
    );
\FSM_onehot_scl_state[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555557F7FFFF57F7"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(7),
      I1 => \q_int_reg[0]_3\(0),
      I2 => stop_scl_reg,
      I3 => \q_int_reg[0]_4\(0),
      I4 => \q_int_reg[0]_5\(0),
      I5 => \q_int_reg[0]_6\(0),
      O => \FSM_onehot_scl_state[9]_i_5_n_0\
    );
clk_cnt_en1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(8),
      O => \q_int_reg[2]_0\(2)
    );
clk_cnt_en1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \q_int_reg[2]_0\(1)
    );
clk_cnt_en1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \q_int_reg[2]_0\(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \q_int_reg[0]_1\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => DI(2)
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \q_int_reg[0]_0\(2)
    );
\i__carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(4),
      O => \q_int_reg[0]_0\(1)
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => DI(1)
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => DI(0)
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \q_int_reg[0]_0\(0)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => \q_int_reg[1]_0\(3)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \q_int_reg[1]_0\(2)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \q_int_reg[1]_0\(1)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \q_int_reg[1]_0\(0)
    );
\q_int[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_scl_state_reg[1]\,
      I1 => \FSM_onehot_scl_state_reg[0]\(5),
      I2 => \FSM_onehot_scl_state_reg[0]\(0),
      I3 => \FSM_onehot_scl_state_reg[0]\(7),
      I4 => \FSM_onehot_scl_state_reg[0]\(3),
      I5 => \q_int[0]_i_4_n_0\,
      O => \q_int[0]_i_1__0_n_0\
    );
\q_int[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[0]_i_7_n_0\,
      O => p_0_in(8)
    );
\q_int[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(1),
      I1 => \FSM_onehot_scl_state_reg[0]\(4),
      I2 => \FSM_onehot_scl_state_reg[0]\(9),
      O => \^fsm_onehot_scl_state_reg[1]\
    );
\q_int[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(2),
      I1 => \FSM_onehot_scl_state_reg[0]\(8),
      I2 => \FSM_onehot_scl_state_reg[0]\(6),
      O => \q_int[0]_i_4_n_0\
    );
\q_int[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(0),
      I1 => \FSM_onehot_scl_state_reg[2]_1\(0),
      I2 => \FSM_onehot_scl_state_reg[1]_1\,
      O => \q_int[0]_i_5__0_n_0\
    );
\q_int[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(6),
      I1 => \FSM_onehot_scl_state_reg[0]\(8),
      I2 => \FSM_onehot_scl_state_reg[0]\(2),
      I3 => scndry_out,
      I4 => \q_int_reg[0]_2\(0),
      I5 => \FSM_onehot_scl_state_reg[0]\(4),
      O => \q_int[0]_i_6_n_0\
    );
\q_int[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => \q_int[2]_i_2_n_0\,
      O => \q_int[0]_i_7_n_0\
    );
\q_int[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[1]_i_2_n_0\,
      O => p_0_in(7)
    );
\q_int[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \q_int[2]_i_2_n_0\,
      O => \q_int[1]_i_2_n_0\
    );
\q_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111011100000"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[2]_i_2_n_0\,
      I5 => \^q\(6),
      O => p_0_in(6)
    );
\q_int[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \q_int[2]_i_2_n_0\
    );
\q_int[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[3]_i_2_n_0\,
      O => p_0_in(5)
    );
\q_int[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \q_int[3]_i_2_n_0\
    );
\q_int[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110000000001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[4]_i_2_n_0\,
      I5 => \^q\(4),
      O => p_0_in(4)
    );
\q_int[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \q_int[4]_i_2_n_0\
    );
\q_int[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[5]_i_2_n_0\,
      O => p_0_in(3)
    );
\q_int[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \q_int[5]_i_2_n_0\
    );
\q_int[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110000000001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[6]_i_2_n_0\,
      I5 => \^q\(2),
      O => p_0_in(2)
    );
\q_int[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \q_int[6]_i_2_n_0\
    );
\q_int[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111011100000"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(1)
    );
\q_int[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \^q\(0),
      O => p_0_in(0)
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(8),
      Q => \^q\(8),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(7),
      Q => \^q\(7),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(6),
      Q => \^q\(6),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(5),
      Q => \^q\(5),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(4),
      Q => \^q\(4),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(3),
      Q => \^q\(3),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(2),
      Q => \^q\(2),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(1),
      Q => \^q\(1),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(0),
      Q => \^q\(0),
      R => \q_int_reg[0]_7\
    );
stop_start_wait1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(8),
      O => S(2)
    );
stop_start_wait1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => S(1)
    );
stop_start_wait1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_upcnt_n_8 is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_under_prev_i_reg : out STD_LOGIC;
    sda_setup : in STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    \q_int_reg[8]_0\ : in STD_LOGIC;
    rsta_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    gen_stop : in STD_LOGIC;
    gen_stop_d1 : in STD_LOGIC;
    tx_under_prev_d1 : in STD_LOGIC;
    sda_setup_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    scndry_out : in STD_LOGIC;
    \q_int_reg[8]_1\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_upcnt_n_8 : entity is "upcnt_n";
end zxnexys_zxrtc_0_0_upcnt_n_8;

architecture STRUCTURE of zxnexys_zxrtc_0_0_upcnt_n_8 is
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \q_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_3_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_5_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_1__1_n_0\ : STD_LOGIC;
  signal q_int_reg : STD_LOGIC_VECTOR ( 0 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_int[0]_i_2__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \q_int[1]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \q_int[2]_i_2__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \q_int[5]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \q_int[6]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \q_int[7]_i_1\ : label is "soft_lutpair16";
begin
\i__carry_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => q_int_reg(0),
      I1 => q_int_reg(1),
      I2 => q_int_reg(2),
      O => S(2)
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => q_int_reg(3),
      I1 => q_int_reg(5),
      I2 => q_int_reg(4),
      O => S(1)
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => q_int_reg(6),
      I1 => q_int_reg(8),
      I2 => q_int_reg(7),
      O => S(0)
    );
\q_int[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sda_setup,
      I1 => \q_int[0]_i_3_n_0\,
      O => \q_int[0]_i_1_n_0\
    );
\q_int[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45551000"
    )
        port map (
      I0 => \q_int[0]_i_3_n_0\,
      I1 => \q_int[0]_i_4__0_n_0\,
      I2 => q_int_reg(2),
      I3 => q_int_reg(1),
      I4 => q_int_reg(0),
      O => \q_int[0]_i_2__1_n_0\
    );
\q_int[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => sda_rin_d1,
      I1 => \q_int_reg[8]_0\,
      I2 => \q_int[0]_i_5_n_0\,
      O => \q_int[0]_i_3_n_0\
    );
\q_int[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => q_int_reg(4),
      I1 => q_int_reg(6),
      I2 => q_int_reg(8),
      I3 => q_int_reg(7),
      I4 => q_int_reg(5),
      I5 => q_int_reg(3),
      O => \q_int[0]_i_4__0_n_0\
    );
\q_int[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => rsta_d1,
      I1 => Q(0),
      I2 => gen_stop,
      I3 => gen_stop_d1,
      I4 => tx_under_prev_d1,
      I5 => sda_setup_reg,
      O => \q_int[0]_i_5_n_0\
    );
\q_int[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5104"
    )
        port map (
      I0 => \q_int[0]_i_3_n_0\,
      I1 => q_int_reg(2),
      I2 => \q_int[0]_i_4__0_n_0\,
      I3 => q_int_reg(1),
      O => \q_int[1]_i_1__1_n_0\
    );
\q_int[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5155555504000000"
    )
        port map (
      I0 => \q_int[0]_i_3_n_0\,
      I1 => q_int_reg(4),
      I2 => \q_int[2]_i_2__0_n_0\,
      I3 => q_int_reg(5),
      I4 => q_int_reg(3),
      I5 => q_int_reg(2),
      O => \q_int[2]_i_1__1_n_0\
    );
\q_int[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => q_int_reg(6),
      O => \q_int[2]_i_2__0_n_0\
    );
\q_int[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550400"
    )
        port map (
      I0 => \q_int[0]_i_3_n_0\,
      I1 => q_int_reg(5),
      I2 => \q_int[2]_i_2__0_n_0\,
      I3 => q_int_reg(4),
      I4 => q_int_reg(3),
      O => \q_int[3]_i_1__1_n_0\
    );
\q_int[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => q_int_reg(6),
      I1 => q_int_reg(8),
      I2 => q_int_reg(7),
      I3 => q_int_reg(5),
      I4 => q_int_reg(4),
      I5 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(4)
    );
\q_int[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => q_int_reg(6),
      I3 => q_int_reg(5),
      I4 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(3)
    );
\q_int[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => q_int_reg(8),
      I1 => q_int_reg(7),
      I2 => q_int_reg(6),
      I3 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(2)
    );
\q_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(1)
    );
\q_int[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_int_reg(8),
      I1 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(0)
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[0]_i_2__1_n_0\,
      Q => q_int_reg(0),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[1]_i_1__1_n_0\,
      Q => q_int_reg(1),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[2]_i_1__1_n_0\,
      Q => q_int_reg(2),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[3]_i_1__1_n_0\,
      Q => q_int_reg(3),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(4),
      Q => q_int_reg(4),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(3),
      Q => q_int_reg(5),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(2),
      Q => q_int_reg(6),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(1),
      Q => q_int_reg(7),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(0),
      Q => q_int_reg(8),
      R => \q_int_reg[8]_1\
    );
sda_setup_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FD00FC"
    )
        port map (
      I0 => CO(0),
      I1 => sda_setup_reg,
      I2 => \q_int[0]_i_3_n_0\,
      I3 => scndry_out,
      I4 => sda_setup,
      O => tx_under_prev_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ is
  port (
    \q_int_reg[2]_0\ : out STD_LOGIC;
    \q_int_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    EarlyAckDataState_reg : in STD_LOGIC;
    EarlyAckDataState_reg_0 : in STD_LOGIC;
    detect_start : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bit_cnt_en : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    scl_falling_edge : in STD_LOGIC;
    dtc_i_reg : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_1\ : in STD_LOGIC;
    state0 : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : in STD_LOGIC;
    \q_int_reg[0]_1\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ : entity is "upcnt_n";
end \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\;

architecture STRUCTURE of \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ is
  signal \FSM_sequential_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_6_n_0\ : STD_LOGIC;
  signal bit_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \q_int[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_int[0]_i_2__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \q_int[0]_i_3__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \q_int[1]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \q_int[3]_i_1__0\ : label is "soft_lutpair6";
begin
EarlyAckDataState_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000180FFFFFFFF"
    )
        port map (
      I0 => bit_cnt(1),
      I1 => bit_cnt(0),
      I2 => bit_cnt(2),
      I3 => bit_cnt(3),
      I4 => EarlyAckDataState_reg,
      I5 => EarlyAckDataState_reg_0,
      O => \q_int_reg[2]_0\
    );
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[0]_1\,
      I3 => Q(0),
      I4 => \FSM_sequential_state_reg[1]_1\,
      O => \FSM_sequential_state_reg[0]\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\,
      I3 => Q(0),
      I4 => \FSM_sequential_state_reg[1]_1\,
      O => \FSM_sequential_state_reg[1]\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE62A2"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[2]_0\,
      I3 => \state__0\(1),
      I4 => \FSM_sequential_state_reg[2]_1\,
      I5 => state0,
      O => \FSM_sequential_state_reg[2]\
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFECFEA"
    )
        port map (
      I0 => detect_start,
      I1 => \FSM_sequential_state[2]_i_6_n_0\,
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state_reg[0]_0\,
      O => \FSM_sequential_state[2]_i_2_n_0\
    );
\FSM_sequential_state[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => bit_cnt(1),
      I1 => bit_cnt(0),
      I2 => bit_cnt(3),
      I3 => bit_cnt(2),
      O => \FSM_sequential_state[2]_i_6_n_0\
    );
dtc_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40000000"
    )
        port map (
      I0 => bit_cnt(3),
      I1 => bit_cnt(2),
      I2 => bit_cnt(0),
      I3 => bit_cnt(1),
      I4 => scl_falling_edge,
      I5 => dtc_i_reg,
      O => \q_int_reg[0]_0\
    );
\q_int[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFEEFEF"
    )
        port map (
      I0 => bit_cnt_en,
      I1 => detect_start,
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \q_int[0]_i_1__1_n_0\
    );
\q_int[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \q_int[0]_i_3__1_n_0\,
      I1 => bit_cnt(1),
      I2 => bit_cnt(0),
      I3 => bit_cnt(2),
      I4 => bit_cnt(3),
      O => \q_int[0]_i_2__0_n_0\
    );
\q_int[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => detect_start,
      O => \q_int[0]_i_3__1_n_0\
    );
\q_int[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \q_int[0]_i_3__1_n_0\,
      I1 => bit_cnt(0),
      I2 => bit_cnt(1),
      I3 => bit_cnt(2),
      O => \q_int[1]_i_1__0_n_0\
    );
\q_int[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000414441440000"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => bit_cnt(0),
      I5 => bit_cnt(1),
      O => \q_int[2]_i_1__0_n_0\
    );
\q_int[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004144"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => bit_cnt(0),
      O => \q_int[3]_i_1__0_n_0\
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[0]_i_2__0_n_0\,
      Q => bit_cnt(3),
      R => \q_int_reg[0]_1\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[1]_i_1__0_n_0\,
      Q => bit_cnt(2),
      R => \q_int_reg[0]_1\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[2]_i_1__0_n_0\,
      Q => bit_cnt(1),
      R => \q_int_reg[0]_1\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[3]_i_1__0_n_0\,
      Q => bit_cnt(0),
      R => \q_int_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_write is
  port (
    BREADY_reg_0 : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_sequential_cState_reg[5]\ : out STD_LOGIC;
    \FSM_onehot_cState_reg[4]_0\ : out STD_LOGIC;
    rtc_rw_reg : out STD_LOGIC;
    \AWADDR_reg[8]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    clk_peripheral : in STD_LOGIC;
    \FSM_onehot_cState_reg[4]_1\ : in STD_LOGIC;
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \FSM_sequential_cState_reg[2]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[4]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[4]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_2\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_3\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_cState_reg[2]_1\ : in STD_LOGIC;
    wr_ack : in STD_LOGIC;
    \FSM_sequential_cState_reg[2]_2\ : in STD_LOGIC;
    \FSM_sequential_cState[3]_i_2_0\ : in STD_LOGIC;
    \FSM_sequential_cState[1]_i_5\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \AWADDR_reg[8]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_write : entity is "write";
end zxnexys_zxrtc_0_0_write;

architecture STRUCTURE of zxnexys_zxrtc_0_0_write is
  signal AWVALID_i_1_n_0 : STD_LOGIC;
  signal BREADY_i_1_n_0 : STD_LOGIC;
  signal \^bready_reg_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_cstate_reg[5]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal WVALID_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_awvalid\ : STD_LOGIC;
  signal \^s_axi_wvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AWVALID_i_1 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of BREADY_i_1 : label is "soft_lutpair74";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[0]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[1]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[2]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[3]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[4]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_11\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[1]_i_10\ : label is "soft_lutpair73";
begin
  BREADY_reg_0 <= \^bready_reg_0\;
  \FSM_sequential_cState_reg[5]\ <= \^fsm_sequential_cstate_reg[5]\;
  Q(0) <= \^q\(0);
  s_axi_awvalid <= \^s_axi_awvalid\;
  s_axi_wvalid <= \^s_axi_wvalid\;
\AWADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(0),
      Q => \AWADDR_reg[8]_0\(0),
      R => '0'
    );
\AWADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(1),
      Q => \AWADDR_reg[8]_0\(1),
      R => '0'
    );
\AWADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(2),
      Q => \AWADDR_reg[8]_0\(2),
      R => '0'
    );
\AWADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(3),
      Q => \AWADDR_reg[8]_0\(3),
      R => '0'
    );
\AWADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(4),
      Q => \AWADDR_reg[8]_0\(4),
      R => '0'
    );
AWVALID_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[1]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \^s_axi_awvalid\,
      O => AWVALID_i_1_n_0
    );
AWVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => AWVALID_i_1_n_0,
      Q => \^s_axi_awvalid\,
      R => '0'
    );
BREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[3]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg_n_0_[1]\,
      I3 => \^bready_reg_0\,
      O => BREADY_i_1_n_0
    );
BREADY_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => BREADY_i_1_n_0,
      Q => \^bready_reg_0\,
      R => '0'
    );
\FSM_onehot_cState[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \FSM_onehot_cState_reg[4]_1\,
      I1 => \^q\(0),
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[0]_i_1__0_n_0\
    );
\FSM_onehot_cState[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_wready,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg[4]_1\,
      I3 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[1]_i_1_n_0\
    );
\FSM_onehot_cState[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_bvalid,
      I1 => \FSM_onehot_cState_reg_n_0_[2]\,
      I2 => s_axi_wready,
      I3 => \FSM_onehot_cState_reg_n_0_[1]\,
      O => \FSM_onehot_cState[2]_i_1_n_0\
    );
\FSM_onehot_cState[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^bready_reg_0\,
      I1 => \FSM_onehot_cState_reg_n_0_[3]\,
      I2 => s_axi_bvalid,
      I3 => \FSM_onehot_cState_reg_n_0_[2]\,
      O => \FSM_onehot_cState[3]_i_1_n_0\
    );
\FSM_onehot_cState[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_cState_reg[4]_1\,
      I2 => \^bready_reg_0\,
      I3 => \FSM_onehot_cState_reg_n_0_[3]\,
      O => \FSM_onehot_cState[4]_i_1_n_0\
    );
\FSM_onehot_cState_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \FSM_onehot_cState[0]_i_1__0_n_0\,
      PRE => reset,
      Q => \FSM_onehot_cState_reg_n_0_[0]\
    );
\FSM_onehot_cState_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[1]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[1]\
    );
\FSM_onehot_cState_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[2]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[2]\
    );
\FSM_onehot_cState_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[3]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[3]\
    );
\FSM_onehot_cState_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[4]_i_1_n_0\,
      Q => \^q\(0)
    );
\FSM_sequential_cState[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEEEFE"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[0]\,
      I1 => \FSM_sequential_cState_reg[2]_0\,
      I2 => \FSM_sequential_cState_reg[0]_0\,
      I3 => \FSM_sequential_cState_reg[5]_0\(0),
      I4 => \FSM_sequential_cState[0]_i_4_n_0\,
      I5 => \^fsm_sequential_cstate_reg[5]\,
      O => D(0)
    );
\FSM_sequential_cState[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[1]\(0),
      I2 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_sequential_cState[0]_i_11_n_0\
    );
\FSM_sequential_cState[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005500110F550011"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState[1]_i_5\,
      I2 => \FSM_sequential_cState_reg[5]_0\(4),
      I3 => \FSM_sequential_cState_reg[5]_0\(2),
      I4 => \FSM_sequential_cState_reg[5]_0\(3),
      I5 => wr_ack,
      O => \FSM_sequential_cState[0]_i_12_n_0\
    );
\FSM_sequential_cState[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003010D310D0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[5]_0\(2),
      I2 => \FSM_sequential_cState_reg[5]_0\(3),
      I3 => \FSM_sequential_cState_reg[1]\(0),
      I4 => \FSM_sequential_cState_reg[5]_0\(5),
      I5 => \FSM_sequential_cState_reg[5]_0\(4),
      O => \FSM_sequential_cState[0]_i_13_n_0\
    );
\FSM_sequential_cState[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[0]_1\,
      I1 => \FSM_sequential_cState[0]_i_11_n_0\,
      I2 => \FSM_sequential_cState_reg[5]_0\(5),
      I3 => \FSM_sequential_cState[0]_i_12_n_0\,
      I4 => \FSM_sequential_cState_reg[5]_0\(1),
      I5 => \FSM_sequential_cState[0]_i_13_n_0\,
      O => \FSM_sequential_cState[0]_i_4_n_0\
    );
\FSM_sequential_cState[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04070004"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_0\(5),
      I1 => \FSM_sequential_cState_reg[5]_0\(4),
      I2 => \^q\(0),
      I3 => \FSM_sequential_cState_reg[5]_0\(3),
      I4 => \FSM_sequential_cState_reg[5]_0\(2),
      O => \^fsm_sequential_cstate_reg[5]\
    );
\FSM_sequential_cState[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_5\,
      I1 => \FSM_sequential_cState_reg[5]_0\(3),
      I2 => \^q\(0),
      I3 => \FSM_sequential_cState_reg[5]_0\(2),
      O => rtc_rw_reg
    );
\FSM_sequential_cState[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF737FFFFF7474"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[5]_0\(4),
      I2 => \FSM_sequential_cState_reg[5]_0\(2),
      I3 => \FSM_sequential_cState_reg[1]\(0),
      I4 => \FSM_sequential_cState_reg[5]_0\(1),
      I5 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_onehot_cState_reg[4]_0\
    );
\FSM_sequential_cState[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4040FF4F"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(0),
      I2 => \FSM_sequential_cState_reg[5]_0\(1),
      I3 => \FSM_sequential_cState[2]_i_3_n_0\,
      I4 => \FSM_sequential_cState_reg[2]\,
      I5 => \FSM_sequential_cState_reg[2]_0\,
      O => D(1)
    );
\FSM_sequential_cState[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8A8AAAAA8"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_5_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(5),
      I2 => \FSM_sequential_cState_reg[5]_0\(4),
      I3 => \FSM_sequential_cState_reg[5]_0\(3),
      I4 => \^q\(0),
      I5 => wr_ack,
      O => \FSM_sequential_cState[2]_i_2_n_0\
    );
\FSM_sequential_cState[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E00EE000ECEEE"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_3\,
      I1 => \FSM_sequential_cState_reg[2]_1\,
      I2 => wr_ack,
      I3 => \FSM_sequential_cState_reg[5]_0\(0),
      I4 => \FSM_sequential_cState_reg[2]_2\,
      I5 => \^q\(0),
      O => \FSM_sequential_cState[2]_i_3_n_0\
    );
\FSM_sequential_cState[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBABFBBBFBFBFBBB"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_0\(2),
      I1 => \^q\(0),
      I2 => \FSM_sequential_cState_reg[5]_0\(5),
      I3 => \FSM_sequential_cState_reg[5]_0\(4),
      I4 => \FSM_sequential_cState_reg[5]_0\(3),
      I5 => \FSM_sequential_cState_reg[1]\(0),
      O => \FSM_sequential_cState[2]_i_5_n_0\
    );
\FSM_sequential_cState[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFAAAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[2]_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(2),
      I2 => \FSM_sequential_cState_reg[5]_0\(1),
      I3 => \FSM_sequential_cState_reg[5]_0\(4),
      I4 => \FSM_sequential_cState_reg[5]_3\,
      I5 => \FSM_sequential_cState[3]_i_2_n_0\,
      O => D(2)
    );
\FSM_sequential_cState[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF04"
    )
        port map (
      I0 => \FSM_sequential_cState[3]_i_3_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(1),
      I2 => \FSM_sequential_cState_reg[5]_0\(5),
      I3 => \FSM_sequential_cState[3]_i_4_n_0\,
      I4 => \FSM_sequential_cState[3]_i_5_n_0\,
      O => \FSM_sequential_cState[3]_i_2_n_0\
    );
\FSM_sequential_cState[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC00005F5CFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState[1]_i_5\,
      I2 => \FSM_sequential_cState_reg[5]_0\(2),
      I3 => \FSM_sequential_cState_reg[5]_0\(4),
      I4 => \FSM_sequential_cState_reg[5]_0\(0),
      I5 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_sequential_cState[3]_i_3_n_0\
    );
\FSM_sequential_cState[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000770F00000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState[3]_i_2_0\,
      I2 => wr_ack,
      I3 => \FSM_sequential_cState_reg[5]_0\(4),
      I4 => \FSM_sequential_cState_reg[5]_0\(5),
      I5 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_sequential_cState[3]_i_4_n_0\
    );
\FSM_sequential_cState[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80000000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_1\,
      I1 => \FSM_sequential_cState_reg[5]_0\(1),
      I2 => \FSM_sequential_cState_reg[5]_0\(2),
      I3 => \^q\(0),
      I4 => \FSM_sequential_cState_reg[5]_0\(0),
      I5 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_sequential_cState[3]_i_5_n_0\
    );
\FSM_sequential_cState[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011101010"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(5),
      I2 => \FSM_sequential_cState_reg[5]_0\(4),
      I3 => \FSM_sequential_cState_reg[4]\,
      I4 => \FSM_sequential_cState_reg[4]_0\,
      I5 => \FSM_sequential_cState_reg[2]_0\,
      O => D(3)
    );
\FSM_sequential_cState[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFE2FFFF"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(5),
      I2 => \FSM_sequential_cState_reg[5]_1\,
      I3 => \FSM_sequential_cState_reg[2]_0\,
      I4 => \FSM_sequential_cState_reg[5]_2\,
      I5 => \FSM_sequential_cState_reg[5]_3\,
      O => D(4)
    );
\FSM_sequential_cState[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_0\(4),
      I1 => \FSM_sequential_cState_reg[5]_0\(3),
      I2 => \FSM_sequential_cState_reg[5]_0\(0),
      I3 => \^q\(0),
      I4 => \FSM_sequential_cState_reg[5]_0\(2),
      I5 => \FSM_sequential_cState_reg[5]_0\(1),
      O => \FSM_sequential_cState[5]_i_2_n_0\
    );
\WDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(0),
      Q => \WDATA_reg[9]_0\(0),
      R => '0'
    );
\WDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(1),
      Q => \WDATA_reg[9]_0\(1),
      R => '0'
    );
\WDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(2),
      Q => \WDATA_reg[9]_0\(2),
      R => '0'
    );
\WDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(3),
      Q => \WDATA_reg[9]_0\(3),
      R => '0'
    );
\WDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(4),
      Q => \WDATA_reg[9]_0\(4),
      R => '0'
    );
\WDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(5),
      Q => \WDATA_reg[9]_0\(5),
      R => '0'
    );
\WDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(6),
      Q => \WDATA_reg[9]_0\(6),
      R => '0'
    );
\WDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(7),
      Q => \WDATA_reg[9]_0\(7),
      R => '0'
    );
\WDATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(8),
      Q => \WDATA_reg[9]_0\(8),
      R => '0'
    );
\WDATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(9),
      Q => \WDATA_reg[9]_0\(9),
      R => '0'
    );
WVALID_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1F0"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[2]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg_n_0_[1]\,
      I3 => \^s_axi_wvalid\,
      O => WVALID_i_1_n_0
    );
WVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => WVALID_i_1_n_0,
      Q => \^s_axi_wvalid\,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
aVqOWmO2kbox0mE/FSHanEwKobOLQe90r+hmAo7nMLK+H7E7JJ1EWre9SQ+rgDCGTqGtAOcd2IYr
LnrfseYON6FXaWZqE0HNlTcO5g+Wvo7WF+LIbHDGPhQJOEC3FSFPFsOTr+1VfBDlhvp/6bDHeWgW
Hu+icfNGcKMPUQgfenc=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
o1DybZijQUNK+s7pVs010qjGCm5HEM19zKjMS/42O8MDzgi7b4P/G3+dpd1I77aC8iSEkJ6TNijV
+saU2J/tjzh5rJtpo1Azm2qjzzXLXe8DbTipJyIiAAevYgADjSQ1pqdLHiXeTyG6UK1SFkTtbmix
mR70qID+xjfSwomWUpgrQX2nVH3kzhyMIMCPSxiWk6VEddz8Nub8nEJJo9MeBzoreGokLrHEcFdy
8OPxftcYu0qhyrzFayUYgK9OXYM1kV5Lkcl/Fh8Bg8WIrZaPlOJsYbAcEMSuqTsJKsY4GPlUy9aX
lW8+1VVyKRG1e1HjR8/g8q/QIfPd//r/yQ/GTg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RRjECH1hUuBwAgRdaCldPb2kBTT1oI+6s/r0yPmyiylg9NFpf0xsHS/vwCr8H8YcSaSA8jWUfYcz
wFO1QWJjsXWaFdszTZwOF3rqScb4Ncl2rq19Kl3yb/2FfSsNwONM1E8UH6DbpCph6JWRqesFSUak
xBtJh1zbE0ccEYtqgjQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
SsDTAreRtzfQsTKX5xmVyBU4PdmRNmD7I66peqVgSdEcBrG0ifJiliFTNK82WAPGi/43bgege1qi
SV1S3H91SmxWNs7nuKe5jB1DErprTbHGrqYmZ432lOmLFnNEsQqtJYzqQIGWEVVjR+1VYL1FqcrE
67KpzX4k+LVcy8Oksde2sTRkykQnjGHfdbs2VSwSwel/jOGztRgkIX2MvdNhXnPQWGZz6qFK5Txw
kEzKQT1i4J/6WxZam76vBOKvQb1qsnnLtcnJ74pc7YzGDF5q8vtakqDIVH8OZ0U2IuTRJcGX1AXd
r5UoUFnJXbTEnA/LtPU2sGiEMdlS+p0vttqUhg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ERjiV8Y4eTDePHV5K2Q8JgemkzXS4Al/8qsNpIHIx96bzs9hVwTlRyQSbz/ZROppp1ZBvKrxPWNJ
o/VuHR1FVmPPSO+H++FzbR/j6vRi99x6YJow74ANwYObUJb/KbKHbdNMkf1KmhjqJqjMzHOLM4iu
hdqENbzKVEze6RoN9T1+C4/vQg6J9a+GRF9Zf+RgUbaLGAGf6M2OmSV29v6jWdAP8+pG5D1qQdBo
19hHe8Vg+6rs51CT2gm45ONGhddapaAZSJaNjUa9Dkc0iqpfN6OGwgCRtMC8MiMddYE6yJrJGu2B
XExbeSrUFJ7tmewbLwnw61H+Yu1JFXNj8qQXIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MruDWeQouWio+4ns/wWveq++EhvDeRPJvtV9QT58f7ifwpjHAD/8Blv6tqERnEL91Ir8f2gAFKCZ
9S3zwEU3R5Nqae/hXFSQpiWgkvXeYV2wM0Y7wBnBLx9YW1uBk9ttk7TuQ9AWkAlkIcrteurSeg/r
ZltM08ggrfxtCLLttE7F//vG/n0GFl2stB1pO+/AUrCrJ82gAJLsRWPNxW21WBuk3bTY8Xw7LHeW
Oz3xvsq+YlGy+H9r5u/ErfGeSVIZzqJME5Rm+dTGouPW30HuAdr97HniBRat+EJ/gJ/DJGBLB33V
KaaIRxRLqGhqhJLRnRhCOjPRpNSMTsfs0VBQ0A==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNEAlYRVlpiwqmb7RhgNiLSaSZNezm/jmePz56j6Njfz2FS77VVPe2hBgaoZB7R/0u1HHTnQNTtE
UEh3nXlo5MXYlZkqGrad8hFo8zLCbAXmPclS5j2SGa2y8Qc45E/81nGkH1GuV5uPJwkpCNtN4o6G
UXcWqqsLwwNEYTaU3xF6wTGe5fEnJjr50WU60D8D4sVR2dEAyCxDE9NMpfRs/tASyu6rOWr1PcFQ
9bH48S95/OgT83TEXIiVlHnWQWU1feRrBe1xYTxw+JwxrRXc6XCIJA9DKW5ucOwU5rRD/LPXAs5Q
oV3K1BvEKBj0WReM0/iYo8YMzEpZQ4M+FXYBZA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
MAepI0LtJ1S/x3AQIc+Z0ErOXLYn06JNnJkUOArh5w+6wzYi0VqM8APVSLtlQv5es20s9GtFAwZ0
ljjUQj+Lj0KpPg3fF5DyEbOk1HsXdzW72gFAO8eD00ka0lKqDaMbEX0V4FHdjVEIsMV6Qs7R8bFu
zZHBYf78zRPkvVeuzbPbbuBXCH3gWuMf+PS7yhnv8O7vzGsrsbLchQhCKDiAIJ7U7fEXLYVNG2QB
BZdySDCBLbfvQOBESpzjmo42yfC8Kc35fvS3vQIJbJ/xUlVWV8n57+gF2gAklGkyUtCBloYP7fZZ
TeZKF1swnvyeQPPhnZWw1E9k5RIrcwkZchWym2OQ3j/BLLAURq1IrMiHHfQK4KV5CL6mFbO7ekHk
hL5Ov6fmmSd07k1pe/W75L6dW8r+vkK3iNrhWYGEhKS3oEslBx0RFXKN32J2BrLxoedUQ7O6fE0Z
+7S2gt/XjTETd3nB6LjuaUlTwmYERe2hQO1WOhb1mAjUCUwAAbrAv9/N

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BN5gUd1lOhxu4K7douzWMmPqSDQ1N4wU2LiHlwJpc3sqMBLPrvSypiYAutYqHxJOKpQS+COa4yiO
xMbh+BgL4Hk8rkGPkNobbbYes0QNgArglJmUX/DzDnQEq2SH90NwceAUMZNfBYG5RAWpcwtwJAKN
od7ASb0vIEF6kvMdPirf8VtQlYBycc36aMRVBREUx5VhfxKydwp8fmkXSV69h6uHBxx3kEnLfDkW
YxwroBaxxq5ZctLkcKDDW6XOBpjSVFRTpuzUeGhWV4F1SJ+3BaFe5CGdRncH3ZFBkZu7AWPx+gzh
FIB2T0EghfC4xHD35+NJ3sQvmm4QCZFfqt+2kQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 55008)
`protect data_block
Qpx4HqhY6crhQnQ7T/F2owooSYJefGH2iBxaCMgkQEdg9h+Dwtuv5/C5vIn1CIv9MvYFiHOND+q1
qzkSDPifumfZTCvMZDRFi9i8fwNx95cie9YosM+RdEm9GTUM905s2K6jtQkMOGyc+0i7ha1g10oB
1V14sbPhl9zZtGvc+Ub9xHc95LIVyuBSg+8yi/Mc5kGkm9ObRCteMRmm1XlZk97wIg3zVAgeIwXI
6DQhJ6O88NuMVQSKvYvTCIHbZzSyT0fuwcp3Z3uMrmAG8n497HHVIY3XXodZSTaYMFth50T72nM7
KOCfYuv2ObuXpFw0697DCMwpqnfLqBoBhrSBAQIL81zuBD7DfMsyceZK/vLWlqhmWy++ijgTeDU3
sZ4iqf5BJDtzl2jjHgsA/C0S+JmfsppiL3kkqe8rRkIVad4NpatutQj1EQYw6ZANFxyZ4qCJyPZZ
EKylZSarP6ij0r4GyW6Q1vzIDRbBisLsS+zQkizGXkDkPJVR4kFkDU0USvDOCU8yqcSX5nryPOyN
U6zZDYC2a4LQWRmwY8uM+k2xcBXX4vwq4uiUAdoRAq9uhEVUzQ0MGslwrVsVOQu0aT1KFkbA4XFt
WtkZ++LJoxIjqMJMhtiu2w7aWDeujy2sm0g23Q2Ui/Z4IPgKen7VlBTIi9/RzMbcWgZckb2UI+aZ
2EXWwTJj8wsVKEq6uYXNkHnA2Kpf/i52H00gdycG2RQe+nHLLUGFKbZWSN4WJtRmlBlZ1wCw3e8E
3oVIjhlvdljqCa9tHKzymYMpkGUO/PtpdeRNg3caMFIQJjJFrChLJgA3/RuPRW9SNu5VwZ/CP7kn
yFeT2Cab89XMaqK62LxNsMVF31XNIcgpD8Yw+5Q4PU0dXyfq9lHxeECH+lnmXHaE57Xzg01s8ze+
20r3dHg/lUsc5lPkvvBE8gXe6wTj1W93+op3hv9SrvZ2OnhUlGfOli+HI74VrCSI4KOj2jcCFFxp
9EOAkJFpIBkExwQ4L3twTy3vToEoTZsIdN8Myh1R/TGImOEzLX3o5T/wPquTzKfVMs6FqzH/XHNC
yPpVifmkU8MPnKS2XL98PqpAZOwQNubTKw3U23NbLkOGdZlPXz0lp31bo+BihU2AdMx1hhCcbX+5
I9wz73mI2SIDA9pTdbsiDOQH8otsB4JQAPI3ZS4EvRJxeP8XB1rmGg4mxEW+vPDD4dXFEWNAW4An
2z4qV3GMEXDVNW+zsl6nV+yVNHT08YIZYppjHsLKF28dyvTUbvKrV+eXn+K8EQqoDAANTQz31L5c
NK3Gx/CKeIMJ6MWQ6s1MPi2o40Ae1//79l1qd6ZjNyoGi0/3GZ5by/H1vAmChJSXvQlHQVaB3uzC
2CYRbgGZz4EbO8h8I5r6nJeXq83TrimLnm3Lvj/SutqtReHek06D4HXC4funY0OuWG0D6KZGsLsU
wxXra/6VarEOm0eS1hltA9FIwD0x9E68R+kfe7YCXav0Lxh4UffocgC08QCB/oc523/tET25zimz
OUI3BxQVxpgIUhOJGFsGqBll6IbSVl9J8Vz9uYSW+vGO9jDKgJzllFqQCgDYrcI3EDaujgX6eA5F
efgNhuf4+uFrH0+NxT4J6kCxCXo+uo6Kr3VV6UgYnL4LKZ6HqNyPL4p1GwqUdWj9Co/+nPegpTTH
KjitSBgDeQs+0dT3GOvoWff3Nh+O98fvTEFWZIYvtEz3bDYBGNo8f8ikALQNHhpbcC/kCngG9j6K
Tx29qbXo/XixeIJKqYvFeUbEpNuV+tE00+3qjp0lCVUHcSVn3vHEwhL41esKCh7IWA8vXcLZK4fT
4jAsS3E2HHLVkgtsFni+E5r/l6Idsaz5R8N0ggXgKKEOUZ4AUIV8uWhzl0vm1tm+FB8Mubx0Ub5p
KW0trzA6pLL3wUSdcy7CXcr0i7x8Jmz/5cRvJ1oyVyx/MMNCNkYYx5bh1eYWD1LU7RABmu09xrAF
53G22xbLhxkrRrAV11XhWozN3ZaL32GlfjN01vVL6nHgoWN0bvTOTQyoovvB4hxJ5RtPEPxMx0Y9
Fz6zR+8WZiq+6cDjD9LgvraUxdL4+NEkX8f6df+9RSUEwEs/AwNMDGDKKjNQcApMssdFVHH6QTAM
YXZ28dchQfbK2rGWOBi8IVc1krYIRhnKeWjG7kQlAYLS5w6cJZQfUAEtqwCU5pTK9YVQewJMd1qn
VAe9FyJNRi7rj5v0XHnJdNaBM49eMlV6TT3WDJ/ITufwGPwYuUu+HlGkgFmc07uSS3lAL4rBNTLN
Rbj13Y3Q51kU0scVcDhera1GT2M1HfQE/r2oNYugNe81q7oUReHJPMxKA54IBIxWIcsiF7V8OvFP
JXTyTH3s426jrvEIUE0UogTxiwLRsG/iY3a3seDjjXr6ioMRL6XRZB9QqKkbojAU0v25m7yEEXLq
kyEGUiCCovwo/Sa7t3HfR02hgXkUQYLMen7OVzG7Q5b/uMHqQjJGIP6gKkk+Qomvae2GWuh5MNOz
faB7YlkDYdV0M+hikBtMwdUHHbgARAeqdgEiMPzQVh5ElQpTn1LB2TRm4n++o5N4bcX8quh0jXXH
NmbINhn+wMAKlUjYoPXeZ7fGyQ6KLB/WqfpaB58nB8I0zjujWvcBAezqayhbZ9Z14WXmN+MadWDw
4quxOrot0hybrStcv9xnfHLN0vg61XO92GWXxy1Buik+U2t3NvHJgARfknqJKRfj7g97QPsLpIql
2HleAwVKm8Ndx1J7/LOvblCh9efg22iQZJ9pteIexe86YOAIbJZyEKK/rBRdld8wrMwC3oVxSm/m
nhdimsNoD6euQ1W8lPPMWEuBKGsfC047fPI8EmX/meqKr4e75xE3tbNUYwBDpYov0WVuZlPPp2lb
IbYKkkgYFWqr3RKgjCjNmWtbDPkEhTelLfPSYj4ygVQqvq3zkKc16GuQkYCJEoH9Q9NcW9JoBhG6
LFKg9DzkveQm3PjY5O+J1cJC8OJ2j13aHU2HZ04m2YGVwNlFFjcV4fOPjCRq4sqvlVCjboOHIs8X
O+hrqGI+KBDRskIIDM9qo7nJ45dkFWgQSv7oe6dMB9+2DxV2dVTeS5TLbvj94n2FY68gVfvKScHZ
qBiH+3CmCZcUogjHQiHHegDpfcB9x/TTguxOGFj8gPvf+fliJ8hwN6m7xPXK+smjWAI54UIKZ4Jj
i56ZTR6pc7P9KmXe4uPyef8L1fFU5f6hcWPb61UVGOCkf9pSjaVFxMkRDLA9IoL53mfdfok/jElq
duPA9gWTHt0LUpDsT81dyKVvzEeoJ5ycWHRY523xslpzg1y8f8dlxzj+SLxuhl87EfCTWPsfxyoZ
1wMbMYSfflq8EjDCfeI3gVzedXFkC5kwqQfvHMXPeBZKrs/5ie3XthuDPjpmGAymCQgvAxySmOe2
XpLDJ5l+JjhnlDylLYvjQLgpEyFfzT1pwgOj2Any7WhC7i/+qG1dRV9Zebmr3O0UcKa3dsWxuvUl
+ZTxBN6OwXtiCL3Phjuajt/Ud3tqBQ/L6QElUwb/PL7SxMg8Chr1/zsayNqlHwdPuOAWNml2Y6IV
C8Jm+K6BIc1hUbyC/Ixuxfn/y+uKMMC7r39JOBDIz2/4QZQSwfAuMnnFfRiX9RAOEtH3mA+CWBZf
NFKndP0p2QwKRxnoq1YxHa2/eirUAcnFzAqjh/TwCi8Owd7A3BPxLfEXkOplDiRqCp7J57In6/DC
k31eJrUkmdGY9FHUTBRt8GWyFl3m6+icXoCqS9VvXSvTeqo9+0ecSsYtkgOGJmT1mVDO7tz8uWHM
gZ9aChPfacIpf4x9TjUyRp3qS3eCuYEBNBs0eMjgaFgcnwJrcYDYFf8B6g5gLjMalNrkn58hv0Or
Rb2SFPvlg/u4iQxNsGnOnWguG/7cLizCxv8OPxdYz/EIJ2S72XduP4yfcezYZBEiTUmspYJk6wYr
bIiO6yCOAKl4Z9ltumQv4NUPEk/ScAfSgCxcadqhw7Z/FqDg9JpHRQrEzywpYYSKudShBeIheHsC
e1gP6oVIe5vbSHPb7pewCxPudU+t7vsaBFvwHVdthJv5FzqERtY3Y60OwFOsbfQYP4kIcxF+Lp0Y
xweGwpdDoYcjIEVPHuuFB3BcuMj4YGaKsYH2wme67Vh1an7n7tPLU1Ad3gQaeMsmCmYV/6j1BItb
4jNVnfL4j6uyn6dQCX50cD/3Z8iS5Z/ZcdItyqhg6/Kh64XaCWn2tCVkUnRCgpeO4uLgv3jWHjDi
Wjw1UQrv23XHuz2ap0IBnMuL6Xdh3SYPBh3FqJEbJEz3Pv/j4oQgT9dGd636xRKM8T5HY56B9rJt
HOAwQ/gv6IsgjYElOJiG84n6zxCT744/wFAnyu0pBfr+txqgG9jnLLS5NZ+qOmLhu8cg1pv+80vV
kqbItUEwxG1S2wYpiSsYOZOLAauPtSx1D1E1SvxRCviKyuIyB10stNXwug+YPIgeKl3kWXVoqgN2
Z2QhUkQaive5WLQIANU0iRvWSjUDE7f8hW8qHbfpKmCbCMOm3OlyBgMA1AuBiFG7OYiSxCu8k5b5
yqMQFKNFf0uCQNpQ+8gL9qRqTUDTOyZnNhi2aI3FcHE9Vq74FoPWH0yxpEwtXqt54W1yncIs4gBH
nq3BTbUIGVCrlYRoHMsokeyMcGaZK+ZKiwgtwBEEaiOSLiipEPvdoJBEWCQXi0/HJYKRpGqVySvk
99ApWNLy4jjX1P3w9MmHmO7APCtc64VpR9IjfyuFd/d3I1iE0188vxUdbe2ah/jaLC7qQhkUN+fV
U8zJ055hkc44QQwyRTSFi8OOXZrUCLim1wZ0n3BIBx7j4o2VdRb1erlAMGhLN7R/a7hKAJKbwB9f
+zWf/WMevDRzf7LBh9oytCOcShT/xRBgjyuYR89FT1TbkgKBmotq6I8I1v5Ryjy+8Pi7xBwavJaK
sFYjBR5Iyd5TM4jg7g8ss59LNzznnQ1EkMiRsMTh51yNUn9RIprhliSJjf2BlJXwwm3UOXAKvFGb
KFmpi+3cLLZvdMxvWZpoVYHsQKdX+Fsk2BXyMdq7Vwy8h52ugkTZEQRvdqZKA9f4tGqyxXXegfEC
E1neILrvFOHtB+ibW9yR5ybHaVnN/3iDGhLNo8VNEGq1i4MPVbWCXwfuPQysPPOxoStfWFy3lIn+
skGX1VDlI2/XwcJQSOxyxQmYspVB4Gu0siPjC+VdEheDMDmcJ8Iq7/+Lalb8O3ABCQ0Rr7FacTap
djB+xZunCpGgRTnch9YlZo5at/12q1c8U8OW1i9z1Gnr3/QBj+jvrNX2eKKKX5tljg3GAnffYFOM
AqetXu7vOgTiVxQq8f9HkHF6YMZPkFqZowgFCdfWjSOwjU5NtxCZDzXVBLb9asHgiMWsuZt+Uw6O
RHPWsXeTVtoBYOWYD+XJep40CAcWASDef2YZbBvSvBo1u7gRKt4urDxNCDHy50xRcpoM6dSyFIrK
sE5xrquilPHW84A7Pdn1VZCkBttjYoBno7c9XsvKBH4Rwp4rHs0LvoiUQ5N+xAgaFViyOtGTeG/p
LJsSzpM4V8uxxW3EolVrBgtUyADrtBWlpn79YgEoXIdXoJL+OBlK3jryAdxvT8sGiXKK/cvK39/5
+zqgnC8YddBbj6LYvhav2L6jZic+qZH6BtkZNM7jEyoJr8WVNXac5aM9sY39eXQBBGgrWwppxg2B
hHhj88fPX+oIB6wk5PD9fqUhWrwWmkqfjV4mdiLOUp28Pa4075iOYhXSVAN8BTkJuHEgc1nOvLHr
jeUm/+Gw1phDq5IZCYdRRalqyFS5X4Nw/X2znhlhy0Zlk4uun+plfncP+qeS1kOQ/ByCq7+Oe/zb
786Nfku+JKdaawuKqv/Xocoe9f/1f6y7lQFDelmvO+uaajoQIudnzx08KiTM8rFcNwLJVaX+WLN7
ofTkSoOpShiGm4gJk3ar/QB8lIfet5qMy9ht86q/qxbzih2aUJejANmInRHe6/6338ZDic0NZphH
yL0WctqXAvNbZ8rtmq/gklcldj9qyGr9CdLJtnAUdABh3zpyhkPUcM8wmaucdycpHkKHvInA5+gy
tSyT0W+jTJXmRqEwfrvJmQ87b/4kE1LrhEKtfik2FYPuIyHPaQS/qnxj3nge4I1EC8cNBe1AP0fi
O9iNKQpt1PXrhkxStAhi2klYA7VH3d2qbCOK4G8nzyoaCGYZBN2wynKmhtqfGww+SkOYtahr2x1X
z+8xpu5DrU+Xzj8qANKR82qmpBqndQ6gQxCt93vSD2A8yKhZLj+u3fsg2KN0Gt9Rraj2DDQl550G
gWA08oSj4k0H1ELfJUytuasAvuOyjPwSi6GEpJzbSRHwWFHEicP8DcDhj6o2nIJSRInySHyA+W49
uvL1XHnTtgdBtw4YCiUxdIq79xA8/MBZ3JVJd+TG71IvBt3e6xuN7Jiks3YbPPiBrfkihB3miNae
Ihq4fX9d/6dSwyJ7X/WUL2iprMIQ/Jx4XhN6aHyBRWb+DBYC/sdjpgYMnQn7qoSlX/YnH7B0F09b
vFvlcfHVI0Hag3PspMoAA1LMtBplPInHst1FI06VOOtjO9UGeslpE/oK2a0XW6KMM9lSDhnYHadl
TU3lHKUtTPjbP6c37I1eQY6OySTVI4Xu4A66aKWDmdKi8HQWjd8VoL4CUuCczHQ5jY5rSbQqXixY
3Ey3yi2+uIrohEw86LJ5SMjRZocsp+Qgo8pJfoKyVbvrhrbaroWJqSZ9MUPdtEJrLrkz+AoEjSj5
v3zysn4zkcKF6EJaKdEmuCIiei508CbsYc8/1IjTMmp3Z0hymhtgsB8hX3JiQpFzC41V9jiV4EGs
sV/Z9Mbv7pcvh8VZW5y9qjaDEl0H29oAYMlilwoGl6Ezb3mYmjJHxl4ltduU8tsv1wkfvmz1aMs/
xUDUdzKGNVcn4k8HlGqUlrtNl4g9z7fx6PeFRfn/UO6fceraoM59lFL7sJTuNvfY7EZfEjMlNpM4
qRd9oSRD6mQ3Iw7L4BM2JaifkmCjNVoHGJkw5YCZw9/ZSEaKDOyZdtOnMo4nSGIXlsrzNP5BtbBT
F/oyUw1dWKpGzKILLlX7T4nn1G1nkri1W182yO8OqRseFTkYHtMWrJQHPdh0VwHNsrXhgVfleoNH
ik4meZPmraEmoe1JCPOd2r4WCs/OQjvVCKJKeyELT1+WotS8upUKTfA6dbLEhXUyAQaDWdtgVthK
REDt0xw2e2LtJKJQgYVpldXKzJk+YwxvDq3sPka7EeQUZmUl9PWqURnH1V+kTqNdnzlZZOrR7kFS
ZXrG5NXlCQ213jaS1aUbkk8XAblBvqMh8bGDMo8xv880X2r+dCYqAeCb62UdSAHBDQtId/wJWQBS
KCXdmkKqTAgvYxx6H8p7lgK/5FpYQuROZSdeXx/TmQnuLi5Rgz6Y+gruod0nBue2zQTyq6q1vsFd
/QKINCpDIQND0ZryBcri03eXRWD4gN48GEoWmxKa97YvB0x4arv5kdPpQn3yT5sAH1JLudDneLkN
1jQPA4veTBjM9lINpXg88zOgvXeRYWtDB07HFR1imwbaHo5O6j/CBozyvSUoAtXkNIstJSKXWEQ+
bAkox8i2Y6hWUmYfqJWflzvUBzcvJjp1pkYl4djwjoT/2qkcHOEfI3SBPvm3wnzMi2tpP6vAtBfL
buFSdwf+/zN+03AvigvE7FtQm0wHYGm1PEuBaGIb9/So+8Q5rnOW+nJ+buVD75zYu14Lt5LXqRXU
DmwfZengd9OKxuRQ9cdNMZKaNyoicvwhQXEhh6F33k2zXmrrOJrupYy0gSCUKomg53ME/IyFWhHH
Dj8tA028IYyduiBa8fNCYGE3sksUjTl13GF8yw1nrhLAsvuVbTubFlvQfLlQq54k6HM/FJby2wEM
+B57za2Iv9yCtz8/uiDuE2wS1Ivyq85gitZULpbXi7Rs0+jaAWKN48HnQ1Ug6YW+kvk3wzaftb0a
xMYdPze76JVweVViWhe7RHY8LRk4KCr4Uzkg23Umtzo8gRsATbZwJIWl4VFH1JYk+dszq4yxdZwM
ZX4wpPUt3vJmGZ+sS49aDccNfPYhA3lhs7qkhyH990ZnbPR7STYaFl7LFSSLAK8+b0DMEJ/t9JWa
ZxJ/lo1+NH8cMhMafUod39E5v5G6asP1lkuRuLERbl8eBX28yJyaDM6Fr3Njuyb3dLqi/YsJAh9y
5OKI9cC4f494LrH2QAQS0ILLb+ceFjR7TWM3KFGYcZeajQZxXSFw62TfpqxkCTkHvj5e2fZMfQfC
slef19DmdHPSjwvLMyQE0Ml5RtTVAoTNG15LHTr/gzn02Z29McM+LkXIS7TGH3Cy8HKuPjfBHHfH
tt3qCBS7kmCLrRN8v235jZNjC/sRzwFKanw3l3KNeWDk7op0q5oLtGECnmM42eiu88+oZ/emEkeu
uSAHR/ng8xPPi7cJ6mr2foqZrYKyulzlpxFFaOK/+A7klhuCB4/itGy0JW5H8T9u3s116z7cXpX8
tF53ArmuPsc700Jjc+jKqRu3Xrk0A0kZMOgQmH95J9xBQAA3QKWV1mhdwv/AB/5Fbbmw7n2QWg8G
mthinMEQBQVEp9w2AdJtcyAWbqZBg4LtS1+HRrNUuzl1vV6bXkRvAw1h1KdJLPrXVXP2ib6XuFYc
gQ8KNgyVqCCSlZHqiRpcnX7UpQ7AsRwEu9Qe87EwpBE0G58Mlx9AyfJpWeIXEZvXP1KywjX+qfWv
qA2DqyamtjPGjWUYvIB+rrYH8a2kRcMAOCrhxBGaxuG0EHPSN7t7C1b8DBA3rV3hdJ7Ark1k93E0
/vWic0KUs0XN4sPttA4K4FgcuZpc8qNvg5MOQwmvn85n6re2Jh0YvcdrZkAoWPzHFFJ5/P5+lK+d
M3ueUXt1+qG0rhfAv7dqWG6rs3JUhqOcMwS/MtURTHZH/lWqv6cWCFil95fhQhWndhsFJSDfLHDS
dohc9YTZW6cVCgEvDijukE8jLrtwdWhAbPRCoRD3YupwMFLXwlQNYGlsz93oW/epevPKp7u/PO8M
56VnRIw8Sr1xKzI+URPVnHoUi10ItLtW+YdwYgH+CBnAWko+uE87o2DREqaS/OSHO7CYmrvDttYe
lX8WBA0V3othLusTXs8qlMSVWNbPjZEQp8bWx4LlC6bO3uYRQqTgFJkH7KU0O7WOzIKgGXXzSzmd
mVS5eB5jHQhaZSXIMEwcUIJW6AOygmRAde/40sV2BFnBFkg/sElzWfSvUpcYembuAazDesCSeLEU
n4SVNgPCE3ObgILN9z+/pEa+bdniGdawvzOQY7mM6rp8zkJ7FmfG1U5/3rwMlUf3A6E9pRjyYBQE
MLTjsQ1s50W5xnHsqekHZLGalDLn/npfmCDox58+mDVzjrn1nnJyQveePup7EL5WA7wYrlgdAQ4H
uRGHlKM6jr/TRrYy7fnw/ZZ9q0DPjeMaKcj8mqzw61e/DEQyMyyMaaE4c/Swe85shklyXHzfMVkA
+AjUoMkKRmYXwb243YiuBT1Gtbnl1YRBT3Uj9NcKgZNqclSPCX0vtUXVNrAGBvZ5QG/mTMosXejE
kqJGXTfRsTj23FaIJUKiSDAl+K4J7B4tVFrkZ/F3LwOaYr4bZvkmJTG0ZGdFIIlnYcbyUTDIfjC0
cBEplQGYxRMjM2Ndv9zj5QDM8eFvmpWoq0uctQ7Lx90JckSsLLQoUOIFDDzDAn9lbfIXKbAPqTEa
PC4CO9yxRbcffjm4h6PDVwCzM88ePv1/SsLqUnOSZUJP/3Qqe+sK+ZjmyTEjfThw6ulL+10tX2kO
GPi6dmogGOJSuhw1HtRzCb40mR6IVeSkxnTQlRKwUjRERiOosKdjTz6OE7rYMzWUkxIGuSRX8cfY
l/rl5AuK5ls5bWgz4WF7eouDm+rtGols6M1SD10KxukFPlTifIAzAi7Nv8f2EoAfoJ1gcrJNhUHs
WBtYDI1Xf4pb6jG+bwnVlwVT9RJP/EAomgA5rx/dBP6f4Wc8MKzb7FKYuBeNSMIqypNOv3KjsW45
b/F6lIAY4j34QumI3Meq1WxH9HCaFlXPSNnCd8lhMOdDZGbOO43OZ9pqYK7XIaJDFYoFusPp+q89
81eJ0HQF9DdcLSo1MIBwe7Xn5MPr5eV7zLK+vrZYEjHJ6ifJBFBIBpfFXauG6AFtUeOY/k6ff97A
IE6DS8Tal/tRJNKv3QDAcGDOqPh9MhiB4FIuDBqPVYJ7NNwDFxER0LWt5bzMckPjaNX92G3JHsWw
nXzIFGfGVcD7wZOFceB9eh+dRogyob32BGBOVrA5X8G+r/IgBaP9G2K0E4bWUkOkqj5Z9/A43yrK
GmVNGKfc4qzmoIKKdndnpGIlqWLPFytHxflUSNiicw+oWHxp/qgqBojdQm/BwXz/Ho1GtD4CBNux
h8bJnbcqvvrF70R+VBF5fReOnj0/iNDtpKTNHY/uhe6sFipq5WbXO35NREQ7GpZczfJIKUvukJOP
/EYfbv3oL3WoBUkSFK2xIlUBoGNMNDxRbcHnMcF9i3Z3gecGGSxh83jQ4eoqmh867EvVK/s5AMoE
8txROoKmFbJzEKz/BNjzwQCEIMG7nbZtvo5Tzpsew7Xi4QM7MspNt8/21s7EFVpCfMo6qYacUR/A
LDtSV4wK7/85l7wNwx7kLs+03vT94fsiLPV0rA1/HKo7Lo05Zav6IAXDkx30KbJy/5tsR7yHdLJu
oerR5movg2174YFWhk8XmK3nx78p2PnGXmqOj/1jzFTqvpO0vpKsIc6bVYnT8nQqtrinMpBlwC+r
X7lheVEa+FchCUbXFdDff/luEtynwZhhlA6LH88XKA2RFn89jFLwzkeDBIjyXsfNzWdyr7BxFCbp
ED4DXL7ph7L0vP6xNlpR35zTRzHWJx/da4lS8KDuezlRfjsdPVQgPlap8aT399cgbFmuz1BXSOYJ
UGnViavzI4WciPbv7nAtO/YYL1vbHsl9MywV6/IuoxrSz5otm10RntQ/z3HALli5IbW7nJkeP8eE
artHyXUJUVylE9JbcNsHyUeA+e2+Ni3qHRhyWPDkoR1hmMwRmJeoxP63wt2qlU+gN54b0qh+rb4n
ARJOHAOYGQnApXTFzJdIjnyx6maOTur/wPcGve3RKj6sxsO5XSlS82Ma3tcT0AzuEUBNjik5FiMg
XwYjK0XRhqt/8i/BXBWQXeHxEqMdjpagLYenYAgiybFRiSvjgqk9dZW9Qyy+9rPd9gO+YYNpSCch
UH2WUaNwvwsGOa5B5vlpBr1YcK+ISrQPSwhj5rKkji7AhAAJoovFIlO7k0aJhYqx79IxZWE+2zRa
23CGrBWA0GD6J6u9bwJm4Jnjeb98b5r6nkNo4z3N8rhB8xUVFEkImhcGSjRqF7reZBefkqVQ1Gt/
3vTF+CU89CgXkozWm7OXuRZqlt+Hq3p+CR/JnX5I3m0eIB8UOBOt8sWtgSVY24rYFo+bjLP/SILw
9tdVabuA06UnvkuIbQeclkP9muMhk5aG34S4PWkbXbWgilw0iuJuiW9Cdf6U/k8pz2Jo0zdRXxgR
okaBEDiLPUrfeV+xbGPARnIiW+c/cxRnh2iD1Rue5Q10oKnF8bvXymQmqqRoAKY0Do8fDY0IS8G9
HhzKRePoDmlTdqkAvS+v8DbdXzmb+Sn2KuNWoHLLogtsikRAEyJsPeJE7HAb618uxC8vq4Q+Mxo/
tSW8VOwtOgx5WbGAmMdYAr7l9p9k3N6/T3qxW1LjQUuUA+rF8NincvW4OptPs5uLfZfIGqEK5g3H
9PvGt58pUBSWM9p0L1Y/LLXjgztE3psI9Ny77vge/zHuJ3BjDPiDz8NwPX4daIK/N6MgEZwFUtDN
Nvz7mirU9PU9XAfVa8nqH93ZIwAZNrkrDuzQnLgX+D717oxxRuj79LIfdjKSqpae/C4NqdwF8PWn
v8EaVg0Xw7rE+LXbbWP35geH7KEBYBWryrqhuMd0i8bdR5pG/Kg5+IMELYJwBhi2aCkfB+KHXY4P
AfhcxIVxKGHzK2iYYQfRaeVREKd9/rFL/IKiD0qFaVZx7BT/04GrwfJwlWTHYjMp0mz3r15EJDr2
oxsP24q8z8ZXGcowMT8Fin5YU7hDb23qmxHKpOIMzkVt+rn0wdlzrdMR1eyeA82vt/CGBKW7U28q
RGX8PTrp3qGvEEdm2mLkqHt1Q7TL/c3Y/kOqTLSaKSwj2O2Amy+h383GmpD1QVP4q6oVfNW6CVPT
O/us0+/+hIX1uzoN/PAkHlFQKLtHI+Yy2J7whaCVFVXWosPG2PqinwTwvMrZ36vE4j12X7QG7qOD
/nf5BIvApwrK5RaxjssQih7XbKaFw0M39MKEKR+2nigle7CWvID5qvEIeHQAX4L4DdpuYr4DSo9i
Z+NZnE4op2RD3sLGPEXgFF6/dYyakNSzRScS+b00FEyA7rXoFMMC5Dyud4sVDBTd0ZkW2AAmcEnJ
phXkmmXPdnMAkx9Z3B3c03//Wzj/qJuER2QUMWBNqD7ybXM4BnJV2MjaKy0QVFv/DCZWfWhWlf2Q
Ww7aAGgVUYzriTMRa7V0pCxwBLxzPtjHlrDz1PC29+0RL8axKP9GnBvnbIQJ38d2AdkgT0qbgPQm
cmpfww+69dX3jI5sGODt3b7hVWuwHLPXu+meVNrcyfaW2zE9XqOvOv4FXUw4Y1L5hCfJun9Vcdmn
ve03lEwJoBoA0VhksIkwvJb9U1xzITTOZ2vOsTREnHMjghGI39KSo6b5sI+dGIhaXBcRQ81HDMCT
0r/0/iCH8aHogsrtY0BHVNf9A45RgE0v3cxhpBt0evZ01p1BbW8RGSgtHynx67s5tMd+uuC8A5v6
Wi/+KsaUVD/TynlIcGm7v0vi0yIQjWx8j3w9gvWvaqopUZB5ttpgJgUJYcjaK7QW5QLYjB6tW7He
OtwqVHSC9O7Mzlm+7WPUzrb5gtPp3pbQOgCJOvau02YGz7QAPm83Gv1fuoFSBtlf9YijZja9YvPH
Ma3cJI99weUnues1vs2hBVvGZtB2UBV0FPlXLybilXEEnmHJ135e6OMJtBKML0toMTViP5PDHQsI
YSpuhXhxZk+9u6mfvBs/uy75Zi6c+kaE2hgY18sIj1Hic4gAbduDJdWGxGSHF/xMxpxVzjMnm44k
fPmYaPgdMciREUcAv7V1FKHf6GlIGsSQRjNm2ZeVzTse5OVhKM6DveZsxtH1KDd5IEIygxgRvKSs
/oxwRbO7NZtQ871Nu1I3Oo2Zx/uAxPcyWD43W/mO/hu4rEbQW52Y+b406OQbyQX1C75FfdcfNP/T
RiD+k9ezppcDeL3WzximtMcb1TfWjklnU2DSWEK9CP6eRoXRj1NJ5MmKs7OZDIHOdh4B/tQiGa10
Tw8MXySkZ86Z8AVHHw9akseNhQZbwLEeP4Hmx4dk7oUL0hipgSez6gNLC2X/R9FJaeoxqdAS4aOu
CZGwJ6kpRIireU6r5VXOtgTIq5+iMMzOjJM6FtoNNcmUMTFbP5h3ekoWvquuuOVB11KL12FqJNOz
CMzR2VW/2F/M9Txm7OD4eiRwOrdd4L38KnmwR53T1MbH1krvL4i05g3aYDkFsIvuDj82t2vC1JiK
QoBAWfvHurHTSbGDNK2KRHLXTNnQtaYHWMI+j8yzuenqZRHM0cdzwUS9kmd1+gjSy7PAY94PVdh6
uGJ4XOenQea49XH8VVSsJtrDmq7XKzKBFyokEpAqggckWPvk8FfOyeLHuMcyqoetaY05jTn7LpJx
sOvMaD1rXKcC6NAX3NF6kGAGeYQTv56Y5qrVh5DNuu2fIUoIslXB51YfWVklyyi4ZeE53Oauu3+Q
Ndhk1FPhEbFRRMGC755sNx8s1gu+j/ozvCUYbUZ70eSl0voE7uunBmuBJ2CxPx0GAp5x/dliobId
qCGtQdtln0pDsmGwmxAacJiM2RFXESQgKLi0xYy76b6TB8pCm40MI/EvFRUqMyyNNM4yzUG5WpgU
LUzUjdQ6TreNeiyt/cTe7nm/Rm15n3xJN4khDDCP9ZbaZ1+Spma69y0S/K3P1svnBBOzOj1Pc7zY
/sKmFS1kcAda1oS5xmTqnz+dVJhTvshpx3YM3CRMcUxyi4ooDQw58Ws4k+YhPDiXKfweEmxQ9Xkd
73kW+LlFkTHPl1SxsnWR9uvVMIrT+rmXSjCX3kvepY6JImhgJxxLrRehKvtGiq1/lNyoi/A9/3Fw
3ivNK7WAANPRhDYP3hWDHfmzXNZhSCDbBcJ75t8/B7SewAgTjEOipDgxd2CaetyT6rW5z6giR3cG
iVUL4sXZQS7kHA9cE1DPo4szNLDblR8nE9CsC4z++09zKn0DHdTkDMrfh63MVYsvsPZ0iiu2RKxB
gP0+q2RLpf1J8nZvK3e308vhVc57fO/isTg1G2b9WNenIjtGgPUNt+XYlebAJw5H/x6I12KjmPmV
IGvIEXy03SoRIwWGsCk7XQnjjsuYI88hhxJHqut0jWvdnY2Ft9erxwbznttAmSFKvrssBdYFE0cC
pNvwaMyVwrr8ToeudtCetsLUaDJlNgJOLEO7r4hR9wxZUPhSLWtKoQX7OQk5o/8kyqlDPoe1qaha
VN1j6h5vkshu85gw3R5kZGEI9OrEOc+NdV7jnF7Wcs2KuTrNUW6ihPzss99eK9GyTVYRYGwF5kZj
K0v3QeeyabhKfE6+cBmJqvSEayGe0qtzMy5RG0Q/ts0hT/kTwiYT6g9X+oQOBgOL3M5QQ2aQ006B
Mvvjlje0gxm67YVL2Pb6sVfgBoMkrJ6vjJinNpnCANyrtzB/6iSbZCV0MnBGb0hxp4KXjizBYLtM
aM3ggZCtGhB11/MaHsUog9ED/+WYbPDYUBm0X/W/hsq3Jhv1eMCyi2HluNfh30QiBvK7qdd4bO6i
4N11XpGop9GJSbO2SCTL+O2Sy6L/A1fsulpFG6Sh5GxqgSVKGSU/Mud2n14I/OtakIToxZ/+buS9
jnn5Eb0ujXyzheBwbeci4pQHobQwt0Jyhi2/2QfTkvVsZPvt4eld5Sn2rKYdZ+pUpfPHURXNcf4C
mOnIfgry2nA04AncDGBIlgSqA9wrhWncxPFgRjQEpXZjm2uRPxA+HiUV3I68lo80m0kEesqKWTCx
ICF5I1RNzmITmkZI3t8KZCLyCS26H3AWgw5HHnY91ifCAY8OqmIaFz65Pyk6XWcLZtQjAJIN8jON
+k+RGrfUF5yEsBGIjO9h2gS+IhA3TtNgrJzv10+197ZecPvlMm0iBk72PKO63kSdDSJxNNpBzVjn
XJm2Xkl7SmPMfzi8JhZxIvu+2jlHkPz11CDqWNRNTWuvcVTNXdYCDQo9pxakkEe0fU2vVcBQoUT0
0WjQjTkkc6UYQAbDYyWORaqbDowH/jhF5e0iMM6SC8FoAFKOw/1U6vBfyS7JAMgXPrqoG2u6bmKz
+8U5GhbDM0AGvK86U/OHDI8QMiiKtawDXb855dan04HeFkD2Frl4iW9lPuxcxhK2sEKaD4EEsYWp
0/a+DAmduHdWHRjIWTO4FqOxI1mXhG4eDLNR/HqEFufYMwXQFhuVyw2jmYnwLrbaoW77g60C8byv
Q8zzeCKQErn5OvaQLkb878WnsrjqLv0fOcX4LNrbhCc29n3uyu+1O0vb1VTstFbmEuBac7wO3otU
QR3btNJ8rYxSbiiUdXHt96kG3FDXZuI27eQVTXbCqVUc7l0JtpMm7VkhzeZjfOq+JrmTCgFZPu8K
DG06t3uvKM4cXxZkc6Pliz+QA3XF0tsQosn5JmBCFjPjW/wvJVyn+XzoQO0ETAz6omzV6xpYt7gz
fW1RoChz+dUvARp9ydVplCcDByRpHjsZn5c9XBNTAqwXDQ/HyF6ucbCCOVpfCBVvQeTVo+jxEgD8
IVTJ9wphOI6EENm9ke9/lwB0vaQRkcFbhykbNihGeGZlkq6eO6CffaSMh1hMwNel0VJXAtfn+yOn
E1FKsVzJ24gVDsbolzoiOOd2mgcuGM72YRfagdKaEuQAVNNnnPfsgbislNmY+VQpi2qTKDx/hWFM
YLDvIbVoL9Mr4NTKaK5DYmKszAbugHeAr3m+ccwvstnFWI527e2/9So6PwMos5KodqXApfZ0DrJs
yp0EOE6f2+9J90ZM+z2dTTPCiu6/Weua4lvDUfZ+sH55THJBVgFVfgUQClxsLBmqBP321uzYWQ92
UcnGw2mmz7/36nrY0/SAy4Za+pM8jNFdTjtOJAdooqUqsfNHJS+bEnGi0pieEJBK1LXTHTvmfV9J
1inaI9egsImvtgeNknnyIc3nkpKWuklpDuKlkVyWgBljZxa0Qk3LOIgPn4VwjvN140nfytGylMqt
y9o2rcarVPyIoNrNwQ87oghQOqGX3Om2HAwfCFd0NL9Ni1Pyfe8Qi3ns7NckWrbHdN4DtZ8zUFdz
0ZKV+iXcVN6gR3TIF9f1srkfsNtCIfY/RS1/n4aa3ENNArdAD04E53shXSoFctGOGnqh1kzZwtJ2
G3psJ5B46SpL5RyTIuUBQMECPHhyuqYVBgVKCyWjeFLxhiG9ZWolXwbDmoP6vHotxEqXI9rPLjJh
48t0XZW700lW/D0vPHGDA8dLU/EpbWiU1ufeLnOf70XGjh7McpFEHo+Wdb8F7i8ASNhdeLLxV/lu
MKb4MBBmnNRb8TsgfQvo/veZYDm5ymaTCPaOa7P2NkZrqX7Hs3Py9iOymiY5978jbR8rLbY5RTHo
unNPzD0zi1H+rAps2OGMV7KDNRHPN/pP6hF0EKLUO9QB7P3TkDDdSB9TXlqGW7V4hKdYmW9z7Yww
1GUHwgZ7xFfotmbFq4KcyzvKeA5k/cBSERyN8WtgN+z6vuuswkR7BSYP+5f1Pk+ihbKcQMURbu8B
PlXtnmEI4lMWLooQw2I9FJXPpFhh+HJ0CQlXYl1LoVg28NAIEzcmYc14yvj4fDG8jx2ANYp1mJ3z
5psYohoH6kuPem9Cy6t+KuO9Llu4zIR34tPdoErz8WVCutkr5hvR5PoKzqLZx205aukfGyJJfYB/
onurBJw0EidtGf7107BgyRI+/KBXQx5SJ2VYEQl0aA0PQ/WUh3dnQscp6UWODgkrdzOdZebbE/n4
rGkc2FoQk6B04xCmGKVJwIbnuySk2ydwhEtWS5yGl9XnjtBe7mVvsOBh7np3odHVAG2bXu1uK4Es
m1BrQDqKUcZTb4M7yKxmGWyO0HpfBJaZHHRJbGFBQiPOZ0dep1BxmAEKmWyCdp1XCzLrQdCLehdp
WzdDrkIArLEq9ASxgXUjWCVsxjOrSxiAqpdH3L4NX0+pliOHZbFBxFZ7fQQ6l0FkVSTOdZ833uMX
9XwfMxAyEdlHGcwUO/JaTIjSzeV3HqHozLUOSyMcO667ikllTmS7L71u7IR+zVSG/nmdhxqg8z3O
dLCTTE9TOOxe5hy8wyFkHF64wdys/v2ZsbelS9feZgeqyoRJiz0iFchedb1lHL3pD3ensrGiw9Ku
3krFczavSQdtgcrwvZ7v2UzAYsddnMfXBqkYVXyHonPqgaxOV0diKjhGMut1wCpQ4xmMTjd4b9P3
+C7J5dztsrYjKpr8CLWIFVEaolycS5egSPYFps1XeeGGL/oIthhsUx+gQC7y7D+EujAoim+TVfSK
0/NVCRhSsAV+6BYCVbdSuvOAwPGB5sLRYsoZqd68n8oWnhnyHVgQwsRhj1qAe6OMXx2tGK3jEyCz
RXLMKisz/2IVtqbnbuFxVFAgkS1az7UXvgiiSDFBBJXY0jpTHuGX/pPY/gvkWOgX4G/pxaD+Dg/f
xWXPowHktJNhXbva94yOhW2u0D5hCC9XvMlUxPFtgYovkDutwurxsIplK7uf/aSx7zNQ3ScjC4pl
uRQA3kNCyrfq3GM5SeOxLucYS27R7DrY0ATZCp2RoaylNUTV5ihSGFpBgoam0zzYBKJIzyoI6Skz
+EXj4QJYuO4KABgwJhpRFN0eYndbXgfGJjsKCYSGNSBudxOcQvOqEahpC1h/izXmMTa9YwNIzNJc
kEP+up/qoCQ2GPsnRCbT3jFC2bGdUDMVvofNJ3sWY8ZxjZgUp+rdUajzjzPq27PeZvNnyYgmMT/5
r1GGv4cGufm3+3x+//AHPzVERxLX/alierXHP815zzsc69Yo4SGXM52nu7lmIGVrRLeShU/a1F7M
xVWw7HF+z6qw7FEPPw6xz5gWowQpTTQ66O66EMWpH871zELfCeHw6y8R4M1AjhQi13bVfZamwKEr
961nH8/lFtyUiyxzaCw6K3ZxPCTFALhAll6d1VJTtGw00pTuZufSYnVOP8gYjL4XY0NKq/2oMKdu
h8sN8kqGqFd3P15/kj8l6VUO4g3OKF98A6WZ2SGC8TW8RGH17e7BY3BJj/rBXp7NzGX7nie9zFRU
76c/ieTJ3qelDc5vjwWps77bYAzdgV6RbP8sDuBpiR6zY3S7vEyJvjykQ9HCmsRUeyfTZFK4Ppqz
IoapLYSNskQ8yur+SURESY+DXyTkpKWidr3KmiPfw031NBoPvdVrCKE0yk25XrYTV880VMRkygFY
3RwnqNDyof5sZCNIahJ0iWd9Xde+XDMGf6kFnDLJyxCMBJWEeQNQ4XqlBMw6Wt3gfmgbvLHMN+Y+
JhH8DVUZFyBuDjO4wV11xc4GVjMEy+9UoNVR1PP+e3O2WYNcVKMOiD5C1aWiAraYprxOSylFknBs
Irx2uoaRe43DFoKgR4BpQaK6TIbbqdcd9wLbLluGhEMzRKVJBamezWKGLZLaQ7qMETl//zveDFUo
MdffbeM7PaMLdzx3FlT+w/tqElAH0Duxe5jlhkkZ8RBG8zGqRPs7w0Qwbz7ib352aYgvvIVpekOl
Mn2+CCMEvHY9CMHUeI2rleKH6K8nhU5cz3mZMhpo7CSskQxCC0m2Ma7G3tfx14YmY8fgvIFxwU0g
Ck9JF/o3lWklYehd1xv9wCvT40EcaKnhc7CqFWu9gPYVm+rRSEXdcTJL/oYP+oRBkhD4Gho6vEsa
fvwzXZh4lnMKe/vaV7tnNvqxX4IchQQpg3WFRRttbL7SEcT/BeIUgACliKSmJRPD3+13jsQLa5K/
c+0Vm9wxhHgAzvby02IRqw9J6KVQMimF7+dxxY83xXY1yWXdLQpild5Et9EjyvZ+diK3PcuBFavc
Uf7aI6TZba9lg33NeXCnF+Ygfs+O/20+4rjtUQfEL8bhlEeqOWvRwrfa1dZmhdZEiUATRW4F99cb
Xf9rcWSwm+DpbrFRFOx0CAIG+gs/n3mube82m1w5p2HZA6GRE7Tav3LjBy4FCzwfnkss7ChKBNMG
UHoWqkVDJrJZB1EX1vSfVZ43gfOfnc6QN9ddATBcWFqYr+dp+LByeazYpXN82+12XicSjnCP+ZKc
6LWwCAytjHu4jOS1ABhMcuu4xjaRZO6cOjZ5cnkSE6LcwnfPDOtroTk6te4tB/4VkOQysUdJgjy2
sCQOjLow+7jEi4xoj8kYfB2fFNAZESJLrgG/OafRdUuIWh5o5+sudpWFxw6I+V/IbtkDJBhp9alh
OlEQLeZq0jcpZq8aF0UwcTA/hyfLarmZYME3k5G4/V1wmB4d4KQJ8UobQoZxzRQdgUuEVL91SS2z
zVhFg8rdGB4ftf2Tud1cK29+y/zTEwnnskS7GJQiSWxCgxtvsmMco4PQHVI1ivv0u8pxWgFCz2Hx
hlANlyZGdWRi4oUYqo7vhjoDNDtyyE6DVUl5dKOnbC7SXRv3MohaZblO4ug2+Z/aLAVSCX3LuajQ
T34yYllj7SezMkq+UNOSf+rGuDZCh91rz44iVxwH8P9hbDCL1KACyhbtht17N0w2N6K/7VnsZXNg
QVs4DUpZWe7iEsI30vgA5jeQGM2ynbUaROkabIGl5dN+RZHmOotEKmaVsmShD5FWreNe9lolAQFs
KMtUxd2NBJYSgg0ix+BZyABuP8uvju189wzkgRqHrvx9EWQ/wRbkfwYxj+GBbc71WTz/be5YCOw4
7YORY1FsGK09lCj9eBW8L8hyQRWZUlQ8F1Pnb7czPQ1giIWRMOB9/m7jSvHJKeMGxp/iZy6uE5TW
5IBmb0k0HEYBFgtFF/WX18/Y+LwC6qqCF4Gd3nwq9p6uTZNit4oDtC7E3X0LPvtNdM/wVhhIHxlM
5ktod6M8FMnPlmJaJrpDtPZUCmrXWg3SxGBeLVL4FdlOF3Pr54ADMoXPAtdOq9Xcu5ijNo8QFGTn
bWEw6ZkuOCVRcyDLfF/DOc0Yrj0JYQEuP7q+wC+FrNd1bW2jQbynDvDdH2uIKMR8oUlqNX0ScKFy
5ltB4TITXtWokEbEBo8eakUyzN/hswGO8CbDPXlpZ6eaLrGu7XqiltmaLu5nJpmLBhEyewYvmWZ7
MOg50+3V2ly8ERlUAAiRXBF6jaXL8CTQu1Ee9NXBiUOxAgr5pGFSWCi+ES6dyuqd3PLOMc1DFIt5
syGP/ucQ4cgFds5IMZevdw0uENh4CU1pgcVsRwQ7bWNT8pUzyJlsh9mmlvXq80f7fCMzYSbI6kum
YBKD4Bi/0tZQmfI61WaA9c9julng0OBgr649Q9z73Cgpt+Z1RKaMu7PR5jxIphq0yQYtl06HBs+F
adHJglVsVKBkD71P5qmliblLOIjefOqc7HGlLAlZ9lY0bCKeZczekSbCG9mEPLsl+Ayla8mm759Z
667njiG1X6sUquDKF/CpgQQbtgugUeEiwFFv0BDMFpGpWF+QhufVVrwEHrIOSGemYdJOYiYj05Mo
KZXmJglKUrT8eUpxdtlwfRo82ECXnt7VMp7wmN6jK+1bmgf5IE5p+RDLdtNJIeJ8HjpEeEnnLIS4
4lfQ4XyGbV2Wu2o2ZkXW+Hn/5L6WvzwkdDlmezj6D5+Mi/AG61s2NK1fxnDnDoYvnd/NE99bHWIR
jJJrLATK4GHJt8+6Hv0Eb/8n+j3BGyOuTckCzKUGd+sd+HEXi7YA72dtADalMNcibnoZJVFVtrRW
HUE010ECO6+cjkf/btVxFBIJbQsUgOcBRXdZ9Gv1bHyiQxTOCNe53exxnl5za//aEd3AnqSuPbaw
nWbGAkTJDf2QgxWFe/mI+mn4kLnoI7xezLkDvZzp1s+XRZP3lgdmZdlQN4y//xldPtK/7WjOQgcl
APAbj4mxoXvc7+et0RQkSX0bQl7TeOKXC+SGaUTBpIwu75hVWgasXnbDAhmbuw53WYj4hmd4J9QT
mCPDLoWPiq6fYA3KwBPQZFj6vyWP/FPVyyPa+r5zNtY7w+P5zCjsIfay0fiOQWfYblDALJeG3SFf
KsnhgpDbBgm08tu9SWF/L3XdADnJ4B09FEJ+ZA961HTnJiqDCKP6EyFqkZaBajdWxK+1XSaJys+7
gybyniH09/4HPRYi3c6YOT5B8dsMIzhw10QiqG2R6i8tWwjiyVU86EKqRC7q8xxw0ZOSEo0MLB/P
DF6sV7FLZyCD9aq4TPGUcWB+EUNGQmi/tugrxLf8FcT9zqSy4dO4xMzT4lDz0dxHPQ/lexE7NFnO
Vdux4p/EvWmHJ7xsDVjT8Ky6GcW24J9ZCKhteiKeJpLamtemkCoiiZtktI+9U8iVZ+Tx1FRvLoRh
NfYF+/PyvRIs9x+sPbtLWr+xna2YXe4FXqGz9BcIlWbqAUIWuPhsDi8Z97uQ8iJxJwd6U7p1hE8n
MpD2wIF1ljGfHSICmy655N1rfSbRsEmppdnsFBcb2MEq9ys2eijy6qv+iJ499CV9d6i3BRuXv/ki
MQS6hPwoWNNq/aDySnuvYiczL9ZrQUSEME+qyOZPwa/xWVi4fGjN197vX2Z0DjAUpi0Qm+rWnoXj
dAB676dCmeqQtQR7IjSxN2XrTpRcyy59GzuwH5aidEqcy0M//uqz6Na3leGyMuZUkAHuo2gJMIxm
0ahuvAJvjiwO9UOMaBrgN5dLR03F3yKClFIE9Mddod0Lg1zkrIqy01UVPaliyPpi7KYtMcISGsvS
CxP1X61juv+E7R7UHvG3EO28QlFvxsaXsCPSQhr/cAY5Hs8ypP4QSd/OPGTT0Jhw86NY82hML1yV
CeikcmfkTm4gD/9h4bJZpy34EGByHVO4RhUw00gLSSmQRIAW569uJcMc54n4UwHgdyPyQIO+78pA
fRYhmQldVuFFJ6GU4vibbQ+T6C/k8ObOVy3KvoNTwn06QIdPtbqRLeomTfSPelk0PK5FBn6EjfCD
S2jFvv7/eT6PC1u/y11YSHyd3Eaje1kE2p+1JFDivPOrS+3aom86JAhj65wVbimW2AG2z0lvjgGy
/2U5UTS0+9/JlhdhhMQUH6FeLWjOzrJ2C0b8TazA5uayYoe+4/NW2mbd4WU9n2iyFngRj1lSTFTl
83l3uQPO7zE8bohqxg6qJqLskm0YeQLOZ+m2hwYYOTG7tiSjx031o+vjg/MXuHN/MzCadHMPfCGU
Qy0p9hhrFMR3vv8iRQKpZkM45E9leFXwkEhUbY4DwuYqtx0RHJbUVO1kwoPU6fpJrS7xKiEgUjJi
hoWQhxdp04uFoKECRO6i+TUseEvnI6ZCFZZS9HLP9j5xOHF/R5NPgSV0cmW2GCvaRoIcsUqblBBZ
zTaFJ3gDZBX7VJklkxw1vD3/Y+5VMxpelv2rS5hMTmf8eTViLWWtrvmucF0oqES3gkoD1l6BSUB8
FivAuI6gyY/41m7s1ALDZcTSwYr5gvfH5soAOVlMgBIcZR4Gvk2DwL16AB5onuTdOBw10yZFkqlw
TbAQP5q2mPmxmfSFrm+9rTqsA/4ZXzpC0Yz48uog4DKZK3+vOdS57xGh2mRniDiCCsrxfxlapXXS
UyaYowrCCiIabpg01+tHm4Akus2tTtQh/AiUvBsUg0ndh5CcrbI/EwhTjwrRGNV9B4fzkRzqrR8Y
LXlsNOUixATOkwzoD/vYCrRllaGhHFsYpIGI7zpuQRDBE5syUeKIXfutyBse62dIRhlJgQXvvBUN
3m8zzmUu0sa4KwxtS4FjUVLsCdm9GOyD7DXVaR2hK8Wnk3NLAQRadkRiRxdngzzb3Llzhp3rWh6p
taosuXNyPsysKUsCiNtGxc0UTq2ueKpT8/vR+YI1zxTjCa85/g0QdiOh9uT7mDl4cypnv8sx/AOt
ccuQ+PFVEMJlq7Ztd7/Xp1iEQfgRRkfes+R53vIAvWRzpGIE69oibLAsFWXyjbn7USOzcHg7VjqH
lKbEFcDgWDFuJ8n0KBZ0GuBXkmmdV47rk4/2Q+abimifLfhFa/8wlA/o48ZvsveRXn95pIF2hU8U
E+Ts+xomOXFRRdITR3TBHodCnxEJW7nVsVXMs6yDnpGci9PE6vv7FrKvHbn8t6zu7uEH3N4yEQ5J
3CNyvhmxYKA26d8EQ7C5WYsCttmPesGLSxHkiS4l+VvDQrqjo7eaeQBQdMFYpDBDPesRfYBT6Ep3
50SXm5qLxQHfLgCcb/Ch+UJ/lzNDeHGRPMGOvvgJcbG6kQTTSd+4yOSIF/cC8w9Aq6S4cExoUfXi
YYZ6IxGhTz4O05vPGmKdKlO7T8n/jouUYVSpB4Fn6i6XuqGhbt6yrTUiXgFZtA0wbjOMAvCMf7Fu
bICPF+OXsBbw8/dzlmk4hqwf9XgODo8MQmX0qI8nJF4tjxgKFY0WkuIYS6GOjem/gKtMqPuW5vEg
zIYtgbOT2Y+Jq89jesWPPZ9O4n+g7sxhIS0wufjyObGrXiPc44YmcH1OA9LjSL9DznRVOiVl9i2h
DtDzzOj0GZsCQhcClBbQny0ih9HyhD5kHa2qkfQMj6jYl35tz1CBfcIRaXJHcu0tO0e0VkJgKO1h
C/L5Ok99g3nCsLHZ6mEF65RVWsShvF7bHlUEul65V9GBGRb5dtSfqpXzIddG3a5QJwT8nEU189WL
T6eNac3An6D/qKIWjd5nK0EguGF1fumzTTwmZ1bWEU0oa+uqEaMVjQUfHB5lb5A9PJ80R/1DifMv
ffInph4+jQzNoSPr/hSzzSbjkZzRC6u3u8sc/toYIbI4QQzJr/AoabHpPAJL0giqQFiop6BR3uUh
3jODaKfhrihLI208t+QewLknCpqIbqpPMw/sTZ3O1YJhVg/jG9quvwyKRaMoMUHhkY9tFGoczW2j
2NBQAuB86zbvXq+U2Mjl/VFgweJzjVuIa8vMAeDg72gyjAvr4WbiVhD5CeGuvXjZTlaPFefXBVX/
wmpYQOf+JL5vF81tTnWCGZE+mr3H0h2nMyQQWb3zXeWLOU9XCMqV1LBLMcT4dFHkBS+A/Aq0q4Gs
zq9CwIQcXbG/8Clolboo1I5EkDjOGsGx40yy6HvvRRIGyWS8pffXkvX84TwgOk7iMXtDKXrmr4xB
+GIkF4IPjmU5JNw67ID3J6MwKzw/8RVtMZSjm4YcoZRiR9ztWAod4ztjT1RrhuRyoCb9FEu/IZEC
Ydx9JCi1vRa5eSOD4QlmsU3cchXfJxYwO997nS4CEQDD/AvqvTKRstFp71qroaFpJVE2wSjwO7eH
LR26GJa1rSNeKpE18g0zWJvXmrprHsyJtbxWMOgfTrM5/UfyMipfKVaBSGl51n8ED+oORoF+6PKI
EUzW1g6l8OqdpPYVZu0KEiligBSXRtMFMK/D1LALSvW2eD0rFhPGOhRv3IlSTSmT69cpGxiZQ3Kr
dY9yP0IV7tlAvs7YQ3ZCGy0LqceY24E1mYuW7SDzHLSnoS7H/bwW3BrIrPK0plUsNPteUSfVkwmw
JXgNBMV2ZqSIjpg4zb2OAIdpl1fSF7/diHzqZYeCdJhhqeKAbu4rk1OSFAPOmRivI6d98+6AZa6H
5005/E0R8+lw5c2sGptGlPhVygs8YoMliwV0G1wQFjGZzS39F6hKP/oCG2s46huK+jtIosnsypRF
zIRurbfW4ZGJqSdGGjlG7kN4+7M2sCOCj/iIOdD7MwiAEklc1wmmlaYoL0HcblgdtmfRD4o9Q9RV
7StMMqeDmoNnMuIys/vxKsJo5x1DwwbAL5by89HqggdEjEcdUaiJym/AdV5FoQ+NRRP2izLXMbUc
66c52b/xrCQZnlidgv6amPB15zwYmt+v/Zki6kj6v6/IBP665R4k95SJS3lGOueEdrespbiJUH74
HM4lfgbUWxfuydBdmDUNHqIxnQjN5iH4zbPPPYS9zSzNGQ+wLsP7C6eFYValdpbeX01odz/Qmy9Q
C19MuLiUBlkSrdjGhxCyrRkx+X9NiMSEfM+W8RL7HKeAWS6OUe9wId/weIAWCFq3rqvm7ASD+Oku
WWymQ7HoLAmHT4WHNcerlYvP3JhHh/S4kZZPn7lwPiWKvMwPH8CaRSHKbub/8m6K8EvVgiwh4mnq
Hy29V59PZVwVdBje1zBgTMvPXrpKU5uxyzsX5UPu128wCKQcd+Fa3HP3xleyFLa2Ex7NrZgt627C
C+yYLeAS/1WqUNQ1KYQ92pVLfAhLPkW7uq78rIWenl/3IrxtPi8qRTUzatvwavfVbxkhWa06in9M
ZAHqw+hAot17AOgSgOB3Blmi9gHXFYnSxxGRSKenU0s7xDJWPPFddOu/vXNTErc4LzW2o/wZgsnq
mNGQ+LSeNUwP2YBwZ+qOgPTaS3Qdv03JzITFm9ZWryg3WsWHsm7QA6Zn8nXZtos+R2loJHPuHgXQ
YZiUVM5bufd5Qfs2UEotIO1EjPI4ssONGltCVVnXNnZj5fzGecGzUPJINkxN/p5tf2Iw28k6O3Uw
Fv+UGeOkl+Fm+UFq74Ezw8pXaUf7D2uJ3hyN6X1bBSdyOQ8PPdJsH1cdiih5/LUqk2QSPh4BeOWs
3YcC3nIBIOqulYbLMOWAip26RXtoqcSP0viZ/OWCIcUmMW+TdX5Zy+R11uPhTHTT4vRZXIt++99n
p9JEi0QLp+oQhmc+5nNIYcp9BsSOertaEzfrrEtz77M1X1sOj9OXax0H6UEKqo6HE32ZKh5wRx6s
QvGb2h860wQ37DxuBgDCIGvE0UPsr9geqNYkJ3fgHR6ZKuymFnN48OxITb2TvafESnudG2xmf2DL
Di7Zms1FK1hNI61vd+J6VTNaacq3xTIEWwjEfJRRRfe5bY2Mj1MOE1ncj3fSsEJ2fqUdTgMLUuAu
gsOiczzHfTOS1nUeDPW6WX0zDHr1m6oQNpsQ5/gleWwfaehwJ7PPFV0FHAg80SX22KWFH0wrF6qR
uNZPCPG0pX2UXkMrl/NNXud3+j6xGb1McRRguXkyFk/raRJc7zVnBek+23XOCWZogNpKJmRUvLNZ
K013hz7s189zFSMaxcnzUgclKdkVBknKYCQlOUC/ZyTWp2/D/WJcBxEw4mBv8Hzs9tRVMXC/uuEn
vHqayZ9XblqUUmInhim1C/iOH5QX1BKbsFvEQ5GdkXamvjRCcaaBcBrCsPIcrPHs3Bh0P4ijGsHW
13UuP81cUbRqLtFXVPUkbZsT2f8i1KGjn8Xc5xknh090wIyumDqBTRRvYLpXcdkJGre9EKCx6o0I
cGskl5R526VnKmXxCr/ZotRjdTdlXXUIVg1GhUncse23/GwtCyl9usiDvI4L5zAAYOnoISwL06GM
b2JVN564J7L1uJNwF4ukBJ2MK+GmBTvX4kr4N9rHxKfJvvbESZZ9vmXMEkIsxE+RNRl03iFLgrcM
JReVp8LqZHcAOiZUIgRjWH6Oyh2UEdl2fMEHrmozaJZmRXZxo7vvbBN62YHyZrtCpT26JW1HHS/L
0rHnoMtvtOa6sgjiKXulEvOd2eRdlS7sntsemleABXRhbXjakPz2fvO4ZOAhtuzxT/MemqYNGkLO
ushDC6SeJvJZZWKsZnAeRdChYO7t/FDx/oHhg2ywI25qwyHEKJ+21p/U1+GJA51oyiP9lTjS3b+s
z7+nXNNi12EK2bVJGNHd8nQ+Ofzyy/tmNYICJ0WOrlfB9kYK6yaXmzc/pZ6I2QQD6Gdq0vDgc41m
Q3ZvxTAhiwSahVoQDKq937WpEWSECyHg1D2GXW1lBjjko2O3lj2KH0dqBVwSMJp4d+wSFWg0l7+K
PJ+EsBXkj5giBrACRTFCUZBdJZCm2WWY5yPzdalLWnERdYof3ucv/kAZFBtfOr4s02s9a10YIyPy
Ewh2dLqvSaQ7b7B6holj8Ppy3z86+8rcLNZzxB7mvVAkVyOfH8/6BwWrtZrKfQmeBIadVmUQQ0kA
cbJ8+8Q1yhqQeW6gy/lTPxaJBqmr7TVErBMpo2gw/3S7YMbJiwjyJ/jx6Rhyr9pu2XmrsXjCwKjQ
ko1DcWEgU4nNj2T79kWg1/ozCHIacz8VrxW6dGScXsJi+gVr0VuvgVY0WuWQDGLQVwjyTCJI6DH0
1PGQyUdKNwOlsbb7rNdr6wilI06TXW/2w5J5RID23alY3dkrb1FdGeE5SV1TiA8KkXvpUCSqGB+Q
zMF60FUmGLZl6Q2yga8MyGX6ChMq6WZzjOLIbGythRTFuCAr3LfaupNx7xMRF33nuPwmeTXFygvl
A+3Qdx5TOwOd09LOAFcSJC792YSXRVfn9+lAZmroCb5XXaLGAro67LSzVCuLLqKbqXY97OACVMO+
v6w9GRmynV9Wq6IlX2EnjsbGaYr9f0hnN35M2xAAM31h0yXXCxJTqIql1tdvmCZdnlPAESW9Xx9q
LyrEtumc677AsOGknnTIsUdXaQhaCGE7y1ZP/l2LnQkjul/nnkd2KxBDcfE33pZHMZzK/Stt9TlI
A+4GWoSvgaIGKMg4O4v/MD0MIw+28slHqRuTrFkellhA/3vNeFUO/JHQmLAbD8zCK8JgwublnZhT
cDlzkhi80oUeFX5eTg/Pog2NpIdZQS89hVlYoyz5HDy5iLJyIvSIBkdDGo5ylFrevIgZoZ+J22Jn
yDuf3X1kMPbSaQzOBXr8+PhIpvktE/7E8Su2swguw5A82yL9EHVNbmCZW/l+fZ5csN3wmciB7oEm
2oGMzxNsPJLKCe5siEh8h91p+SpOzsBdLTRgL4jujHZYKS6k5+5ioJg7mbZK3Y/2cBn+mVeD1pHs
OKa1toX3z//YM9MN/skXIt2LkI3HWMSunNSVsSR4j9NwmkTzVl0tVLWITaOAmTJ3Kumv6x/WOhXA
b9e02qKhaWn4yqLQya/hrusgqSxH7acft7uhKFBDCPOx1iXaeryaqNm9ZozRMwBGKxfSnDulTwuh
6kXg42uV8Vx0GaPjWpCPFii/usFZ9W3/0qinFYevU7DWskKpAd8lCGCKYonrNWPlqpwMViotlegk
rgYppalb6PXC2OWFEZoLmWwWgOb/IOTihyP8vK9zOdgtibyNhBlpVFtU69/6po8FwVNuJcRFU1My
MxEzJi4OwGFzENyMmuuDYuEEP4cPo3xNM/VhsunxYdji4uSCbDKioGaC8R5/+azGKKjckrvgsVTg
GiH5qaSNT5oZdqpm9L6voDF1xtobx47D/Z4w9gNUzjMMjjs2+uIuJ5d9gYooNFv3Nr1K9vl8aP49
JJFvieuwG5fPEop5F0o+t7XfxtQFK3bAb8H5ktSGIzl9NDc/IJyuHDMQ24GfqE/mbL1Jle9qBs5p
e8erxEXR8yose7shSe+kYG0zKePImI1FfBFfsHSxi5/uWNP3QRJqvQT4S06QL/BvXIrN8kiMFGj8
APoolRPYum+HA2qbv3EUQLAIB8oiz1e3BayP+0dv0gWGegwLbUqErzkTKWFBOg2K0bHcw1EAgKEX
i4BCxmbI9Rj5Cf0PGXiVFybFClBwQATdv3WqOJD3AEWQ/rzmmt7x3kpHwqpUy3+TnoSbNLKcSmc4
xzL9MoFKLf/+8F4M+dT6fKwudwAy89SUsbk7hUOLfNScSM+8uOiAgUfrc5La8k06wdxjmXhOuhc8
fqmYQO8if9iLDAQtb72OBFbs38R4KcIofxyYxHx8HMpPs+pKnbswtq12llCNtpLM8uQyTi4obf++
yfoJPZ726jdS1pI8pN9G3Uk+ZV1QNdn2CXd0Kl8nCALzb2FT3cD4iKjDqalDDSSG1DubzeYsbnK6
JyEgxnJw7c/FrhK29274VYXLrNs6LbgBQ6y12zlVigMoTM1JHT1x27//Y27y05l4QFFRB8SMru0O
MRWOlhHUdRnw+tukYKN0cqgc3II9bS6L+/9psDcwxUgs9bAkyyoCpK6WUyxc1XWNpT2L6lvDRAFZ
6hdnGNyt9kUKwzi9oYpulWcuelfXN9bF2udVMQpQuTYgWvq9ainvIJqMfod/Ogl4S2OjiI1fbIwa
z49ZICU9+YUir0cBVTjrdQLT5+adaPuX+R++U/BOz3RTh3uEjybtt0UMzJjROWL2o1vMwcjusz0r
rdRleLirjKY6Re1wjBDyKzD2dFiUNqt829bOzMdc9gY8goXTaOwXMiXtlIltXb9SASoUHXTzOT+k
tekF9etpspTSWzuI4T2miszxO76cgvQt8Lo+R/8TjskDTHAVwii4kl7DY/NglS/nOTLekr4DgJ4S
OIUDSQSvKtwFjRQiODVM77gpWoWLVphyLqVEziS610eTTY30sWmo9fjwdCouDzJTrMvOiXoFZ8Vs
Y9inXZT7G35HPNT/0fS+JElj9sUE/Y5L2M2EJnBKFzd7mPhpOJzgXxPndM4S14zjwa54IYnu23V/
U/M6HVuDxBM+zhhKabcsCiJt/l4VvQl9BCElJWrd1txybOMNr+8y6I/NaKNKX24ld7HAb/nEUkq/
CSBwuGi8z0ZwRZJ+4BdkdIFiCxdRgXBVZ+GvTF8aOfNDrFgy6U7fNfB/Q18IoOrBxOMhVPx1dode
JQooNXLSlOsJMzfggH00xS644+3LDJKnYw/YtFfQbG675u3dZErhrZiJjiTTjokbkU9HvpEf8Gnj
kW+TD48zXG2TTHvPFq7bE3RJyps66Vwud2SEe3/LkVd6orfTvK5aeT4gP5HR/1Ip3ppwz/LcE6pB
bwS/fRrt4eMdP92NbjsQneLT+MoR25SCP/G6vumZsX2xszf/NDu0RcOFgzOaOJWKsozcwUbIg3Wz
DKqO299w2WTv+hFhwbDy9O4TjHHSQU+Zlb+iApCDyuNGiLH8uKj3iRpgRosoju7zRi76QhO/zIjt
QBsIv8K15Zzn9H9h9QVIE/qyoe9vzzv9k1XPUpi9MoBFmhlcK2QZxvRJ8zK7pLiSbaF+6jb8eWKC
OYzA5QmYeJgoWm4iUhoBwKzy8hb/ZdrJu+VoSK10JIkB4YqkpmrAiYnQARniJDAAwom+a36jE1cg
pv1gsV8x3L4gpXRQRlcpG20wWLBSw/9IJ0O+3jdQyzcLITPdfckbFtrMHztwTEyiBQ1YE4Emk+3d
UVOQ8hagwBGIhf6WOODPSmsJKnX0WAGfHo7FtwWgv0mbAeuhfiQYXlt7KNTcwuPE6pRo0L/87COo
dmqdTX6hu+P1xT+tKUfoMLNcupvTXrg32XN9nOarHI+RnC6VrpsoKA/JyxDQnp7pNjVEGoyvIUfH
hYZufdsBqFx0TRraFy9bRC8mSXx3NNtXP5iMQTBhVJCA3Ip63Bay1ZauC51SHYF/+XBy1R1JttFu
SZcaSX63W2suDimoTuAc61JIb7RnCMWHxmAvL8QzCDyFQRhBk+Qwff0NYMTZV/C2/+SIR5GKgMkD
N0F0T+AloRC61ShlBHyio2o2ek4JOqZ/eq/evmSEuLpObOU+cTF6iqv5us5SXzvuP4z6K22RgUzI
0GEk9mcbeeIizvxFTmvOtDL3ZQaBg/tznnTgrof5GCOb3ifN5aQDnvuXFhHyXt6YeIoLek2M/zhz
RSnd6LXxDJ8F03xqtt8EJkteDf2j4AXKrwBdGnzDirDL5Qhsk72b0qH9PzfW0/Mwb6l6KL7kQqEG
UBWPhr2QPpjGjc6KNmfzFBhoQxo2MU+jALXVK8iEAXvHMXNOODvzyg9HCLAK/DuXe+4XN9SLssw7
TFQ3foCWrECSiojzOwtdoKhq5vhdehfw+feeO+qPiWrluyDkj/wFdgiOK4K54J1yHzlrwoQu8XP0
1ZcRJGUBeU6Z0OZI7sapGSGXocgUHUrrJMH3IxHae9NGXTW3tT29oqJlJIyqSlCEeGvl4p9oQFDp
1cVX+rUuUhJjUJiVgNApUqL4p878eLWBdvhRxV7urGYKrJeAY3NFhec/H0BmthG12OX4U9uEw5xO
zg+Ioa9JFyq/4bmxSh0np17ThP3i9mwo3TI0fenkSysK3VfAAqVAKV3uYqQHXkmpt5r5LxswalVn
MlPyc3cC6dFSvl5cds9RG3dcETemvzxQXgm8m2PHORQ+i0tx1nG3Ktv9FeAwm9EOUwxhbVifTzaj
Cc8XPP8rJBNe9xhrxNrD3oFtE3QZdUIHxA+AImuABVUcOjP44KLlxknG3qKZj+3ZbVn+ZxibauBD
8jpwDOGRbgE3afkdSdhP46C9Bm4Ih6OqdrGSmzJNA+dT85B9bor5j5mFSYyBJhmDNbLhhlswBWhV
02NCdNEHup0ffr4Jn985q3ZIxDGDFDQAWWxsnBfkpJo/+LraaYZDZwOdJ37sVCwgCcvlM6KaKVE8
ObleAdQ3r75t0iDQO32xVFiCRh0+dAoJhmyx6uDeuQM/ShhUJ502kMpGqniNXMy1uCDGPYTSySy7
JMBABNravOw8eZEEFnZic+iwZnXbiLSycIPw/v5k0XGUxcTWGQbCjHE7xG0bnUa7vFSQ6+PKpgcs
PwzYLI4/E1ndDEF7Lyotel65UEzunRKef4NgXMSwyUtQccyUm14uSrMk1I6XqexNWRtiq3ohmf+r
CRd0si06pjMMt42u2B2XLmK+HGbmu1rshBaUq4Vv/AB9VGli1I9jA8W3JzBkYkqtfrAV7M78uxBO
Uutz45e0LVQ6sjbaDUYHZM8+fo50pLdWzng2Jhxn7WG8T3JCD/YuQ6dFcQIy1Y2bFoEGqdu3xeoN
7wBI1ktSmz8FAKbYWyFy0pefTptbEouGDxEgw3E2zsoWEb6lsoUgPfX42T5DCQkLBDOEfSQhvTPa
0+IdktTQkZIAL5wpDri8LmHsXwjiFuGSrdaAu1XHJKceMUaEdTvWmbn6KXDTra7fqEwtwRMAmjAF
MK3BFQ2DK1dr5nsbzBFCAua0aJjtWZCiDqKz/kTitdUYS95SPoJtbKIxB8CxDI/WDQMPZNMT9/nk
PjAVLQukuDOUlhJzeyFf0BYu4NkqGHhO7MO8CSQJokm6et3fqzDvkJMt5MjEvivkKGdHBP1AkA2r
Ze7cc36s2J7rAQ/mfEHU7wVwXIZdE195N6e1qKEgNOgIcoygvbqGHDQJk0Fnc1lF28ZQtswXmy08
Tr0o6yumxQ+EcwT9ZUusQ+C31oR6R9diFwp7S0MMXu2hoERiCRvZw16hF2BSHP4NHN2bXDFpL6Tj
kF/WCDGjYfC1WQHsOwAYjKmDua648VHI+OakjXfdf7lb14OQyymd8NsLi1FPR5c53Xl5kW6/1z/M
B56RVdaI+KTz2pitH1XzulvDFYgSSugSxFm5Wx7JR+0ymUoZx6lCHUOlZHVE25knkFjnxbh4Vykg
xc2JkY0G6MUpH1MgRmLYuXk5NLqENnzdkn15Q3eSodR0zOXxP8xuB6g1ODE+HkdBiYRpg+nBKkbd
V9cF65wE7WFIkOtVj2Sy4TI9tWdlPkI7QB5QbMs2b5Kv4VIUjeOvdqxk5J/q+xhY5mpAKL3ISU3Z
TN4xcjp3w8JjnnWb4+ftA0JIv9dSj4D3k8knUvZbIiKfgp7mwIazBJLtNaNC8Ba4GTae89ylYp9e
M0SQP7xahSzb3NcjpF2vcQvtVF5pm5qTXY6wFakbpGW/FV8KdA8cBQAlPbALxbbXhWCzozzxIbVO
lwRi9ohxkFZAhfSHeWnDjT3RLjBK45l184HOqLizKLbCx0XcGjjaKV7iy9v1dMVJxzJ2KNaWcG06
+0AGqGUTxtAQk2GEIbmOt3qgxJ/hYIuE3Kjcpe9MKjMHdqSmM8+SKk5Za4s80NDxoPKIIQtNzycL
GTnXFD8caj3LVu/9LXOYr14lpqgKimjWq4nXzP02SQk+pJgJUi8019nF6eWqknu8bqRYiPb5avPk
V/queL0GJgmo36v1bv8NlsOC2hCvB55L9rjnHLpPODOxmaDrMpsBTGS8ZoviJd7bX3s0jkV53GwP
5Jyz1ceVDWywEMoYbOouD2i6Nn+gazqqRhuYCPBCnrpD9Mu6Svy7Feb0vKTR9ktEre9f8vcQnYLq
ZFbmTj91EFYNyf9rVOAPb2JWlnuZDA7txZ2AHN/Twr2Lb5lAWguJU0x26aTujRu5vi1PyMr+4p/k
QxHOXPzNFV+YxW+qcul47su2iZndXaTObH5t71gKppVlH4EPe7Xn/u/tjCxbvhezsAXg/+Ztyt3A
s0URM3EKGt7+NjlWq/GMQsH0SvvDnqeArjDj388N5nk5OYGpW42KpWlf4zANrYTNpMi/VARlVwOl
MxHMCveOcM8f/fLZFOFsHJLxToyCZPZUDMuAnCK2GNG7rwvYilr4zUdD+FaTq7B8W1wC0Dck7fzf
XLAg2rVjgmbxN0M8rngBAKKMd1wEqgSEpqkDsof4zwyXeAY6lOfER+ZQpTaJuo9kFThl1h6qdPUp
H7YF+MZZavyaflK6Sv9UkohU5acWMLNGvasZwlVbfpfoPllWfudt0iAkdru8LpLu52rVhaRqY+ub
BnDxoQvj1AwqIQXG26w/mY8gRAS4p+ZnLL1XYlHEsFArIvHku4rnV/8CiGZpd/U0nO4te0BvzyUW
2wgYuqv/6n1kk5266ALMNoS53tDWwlOXpIWMI0iKbFYbfr7Dez69rVfF/EZXBiHG3Ki26L4Lql3i
VLV+sz3i95pcxslaThayJHXmkJ+XV6Ix6DgApKnHMMrNWblaY2GA21wTGs7MZxTkQ+saYSakjf3Q
4NJsN8Cn92IoDMYMSZUziwjVMSSdJRls3qh9zLFQYMuVu6g5NJjbOUOy2uJLawqbFXkiZRNb7VRT
cCn5eV2gsxlHxPajsvnPweiitiaob7qLUFzz6z8T6O+xICgS5eeR4BDOtb1ubwJNtI4EEo7KFUiU
oIk9bZuhZKRilTnm7zfuGpkXQVvjginpM9WPAyIfWfXeISdSmjZt9lAb2Ra+XS3cALLlQx9OXoVF
WCTXikQvWyULYYZ6pVLn76gduZKeDyUWMXxCc88/aghUWQFErlBjpAmjLssNtUhPyxJ1p3cx8D64
4+UrVSNWjLCX892GID95Hs8cWKS4B+vfzrVjSHm90iadi2vkY9i1kEfzLdIp0y7rpWIGcLbUHQi8
UwAezCLm3aGXSlq3zD1/BlkZ0xevLmjHB+gg1iW+z+A8SsJJeq8RaLPeb2TCHE4C/kNv6M3XN9zl
zgz3DbqqIIsBnqO4qxy4Mbaq6J38RfU3ASHbyP2kBXRJ22lToCg61ktzw6tonTtA5ESVxhjwSdAr
P90yUjWZdtmGe6eWlHWuHc7T/dquVpazNhZ0ySrSu8qPZKEWhmI5BFuZxgBw52Z0iHc6+f58ei8X
P0rM8VnrpHSseZYRmnhlUltHF96dnIIuJ/OIfsVwSNhbgkwlTwMRAJGW9AqymVowGloITTxlzcjH
wtcYIzONEcwPoAiCZgt17L4ma0HT5Gp7mHL5zXrNHj9AHWII6Osw3SZznLuIK6Dt7O6VjiShVUEs
n16/nAB4zl9qvArbihAcstc30cz/HWIE5PH1gH1rSHBRhEgHF1ZpAq9M16QR2OfV5Mu6eQJlBVYp
60PtnbY296lfWQdczz1PUkoGUw5Naq4go7gu5H9UzSvjRU5QVmOH2Q1N3jgBEXcOx+CSaIT7MYFh
56RQZH9QCHtB4o6u6uSIULeB3rEYWjuUMSGl9WRCMQmIGfI1dJH7z6B9vrVeM0qMN4i0hiqmT5da
mt35uKQbkfPVUseJ3xsA3vAKZVINX/U7l72INX4ZSU2N/YXnznOQejYPrKAtETWJKNNDm7pzbVmm
CRjDkC+y0QO4pu1pDywg4o5GAGHQM1guwWxVEdkorYD1KI5e5Zl/4qBxhhyOSOvlCKaLzALLbI5J
lRDbBhouuDGtWs65coPKNwhYSvrmeLidajJMRdR2Qtpc6tne2Erzqt/sjZZJoz1ttpihiJrN6mJ1
6fsKyGwfkX5FzEM0+WEm4zf5RMtteAHU4/jnTtV6IdatT7mMZyguwjuwIg47eeXLVzIUZ1+zaumz
sSc3nQYJelyQyms9Nib7a5ug08WZAgCCejNkdhHF/2Vq/PXfguFyuVyv3Q5pLGmGI+S7ROyUbqus
m2H66YxrEgkS+H1fyLMc8BV1Y1LJ3UhaSzLTO6Dy5Cq49d3nB923Hqtx7TLGFQZDxv84Su/Tc450
ABcO09olrw9Ey5AIhlBAmsMprYJSk66khTZmjy0wNsrDzycOY+pfitLjJn1i7hBirdqAd8YN+QeR
HOYVLXt+hwLzItooGkA1TxWYiufou5a8EFjQmMUgnjVT+i3SsQ2PDBoCI9jmJddEmQMFxCMhd4qm
hG+TpI5d4nAd4XDx5hSf/PrmV8qCCgF4G+PGimQJjU/cCfnsJp7jRM6LUkN79Uhc4uIPKSh/VrId
jlUNHWYpRqJDmC28vYUF0NydMdtd0gaBli4lNIWod+pUP6y2AZdxi1Fj6M2W1Tjp6tVGa5ASMJ+0
1WPS9p7upnATkoounzSV3p0tTMn6SzS5XdJi0Q+XHpum6ai9gxmIOGURGckhn/DlHLdiyn5iZ4VS
BXf8Cnn4ymcAU+7VZcfF1lryxuCV4EjmLD7G26/j1CAXsqhrzyX6fWAH0KATH5S2w11ewBQAafc1
tasRHKIkM2AIL3mzPn8pN+ji8IOchsCiw8vrASsVaFD0z8xzQm0RtwD5673WabiRznqlOpJypN9O
txak+fJooYtLv8gquGFbfVMcY2sNx4gQHu0gJNLWaiuQ4P8tvc1qxIVI6qJGAL3eAgLfUJd1W6FV
BJ1JKPuEgEW4uAyz9uHfESudeLQKultkfDnY17ckU5muoMW8f7WKwkquZW6ej96zQzYfh9TODaHC
honwi9VOx/ckbXzsUSgvSGlhjCxrVngFhmUcZkWw8vmVOXW99KsN/8Vcuu8RUQmsXG9keMqd1oc/
Q3fJC8ZcDD46GI7z7J+qsP+fFEAarAf7fpeiNBfYuJLVcDtANx7CG1kCl7DVDqAHypyu0yyt31ZC
rPLWKhRD08R+SaRVnv4keU8dMnXt4DiFQYFlSATsUGesxchr/cwNGOlqCt36mpeVrYLYEsiALN3w
tsnk5oF8TsInGOb/aF41X2ChLPHXqHDlPqTPMpOlrGVOIuKB1D9hn1NZCboV3Ae75MLE++hGAAvC
K9k39k1dvVyUux7fqVtNNq0en103BA7hlqGlbQqs1ktfLiF3cbga7KawzCDw7IWSHflsLV/xjagD
joIS2Icr165rFpY1oI3eGPl/plf74pL5x5cxRCY/731e2rPjX7v3+m3ziLgTu49AM3+54xHHFhuM
KytNw19P162RjhL+yqdSEdpW9iwxN9Iwffc+4qzrLh2svgZ0RFJ6zcjwxKwKfiAEKjGOkc+SoeG3
UDkVjC1smFRQMQHf5lyHUbDBiTj3uzzjHpa5jtuXOsMnqBh0/YS6e5/Qqp7agJUncD6oKs6OKlSe
Dvk0HjbnSuw7GErq9m+HJuyZYwSrpkh0742JwjzZr15HPZ31F20xt4p39kf+HZcZ+uKqEhUgSvKU
TiSFF3RA7qNXkJHa2zAGSwiC1xcN7oGNRl6Kns+oYNJo98JHiFF0AuRfCJpIDIq0vbjuXEpQ6hzc
187JNxO3+ylDSR0TdEleyz1ZyrDRgT6uGVjLXwpMXL6JBBvW12T/qF8BNrF8UCfll3mGAsNiMKFe
pgG0QwSm7Nkozb8QXrcMLkwAcmgP2gqeYeksXoIV/9kMilyKyhD4dZmDLPVlPcQ0XGCCbInZ85/a
oMcs1NzjQcLFFzw4caqeCdmtWfztouqESRj6SvI4fozmuEpyqJtinhebQZQzgl/w1BpI7A9epmKd
qFTkrPDPt6+aJWEx/hcyEdBWR7CAF/RtEsN+n7qzyw4OoxaeHRbl0Cghfcoj97Lwnl5bqyHXAWs+
J2LaT3lYKsdQGdZ4zz7TQFy/tLdFAy5QdQlz0BaJIa2VAAWJF1RmIExpdAQhWvpW2dlR+UCFsiHL
OFGCBNAEF1DMUS08DHAMIfVnNsbbNDcz6TP9apYo0SV5kEdOaMEnYTfSs06jjolfewzcx+XtntpU
v0D3V+eBYOqdiZLvRMWezoLQP7Y0PG2tQvLSvE9pLoW1WIJHSac+aDxm52/9nRoZa1rOhyZmiyDZ
seQn98Mk3VyQnC3gmMSBJcUJdmPJwQZbTdrkgALXo3kjXoQZtIP3p7C28rS5/wcrlEbDUGxKBj9+
QDlXyxKG1logWRu4y8+YC84JJ/5ugFMFT93Smria1/QZVCn2M7vYutmvdX0Cl2FXJSW17PsSNAAz
l+XKjJQahw4sY31bxFF3cZot2L2bR5Yf1eS6aaH9h7QNKF3adSWsj0xKW9pPakJFijgVPsp/n38w
7beAbTX6IqH5CsUkrIJUgXdCLY+FleDmpA/HsPpWgpOUywCBUMYeTYalZrJMbkDZLPTzuC270AMs
+mkLFkoyZkZ/oC/rEXh76zfFyyUeC6svEfMpS8VrpiREdBXBt0tFRzcm1EKTDZz+ia6WgZJmWE99
ZFCyim6vvEDyXsQQoBQoi+Kh2J1QzNoS2WCkagasVMxbYhipplm+YGabHLDMpf5lnpb+iYQ2xWw+
frH0FkuqM54qLT4WYVwNSsARGBF2ZUbjP4w2asspGCnv0ldDL1hck14IbEF90mhrM1Fa9jTGIQWO
sYON7KzaYLzj1dpaVPmIEiRLrdt0aFqShyAbd5JW/FVEduCM/nW+bdHPTsG4kbcFq6suwBD8uyUd
R3J0uvrpE52nHsiZ/Pdu3yVGWWG0JNwPCKXvUMYqLrJg3W2B5W6eeYLzgjODd7c4MBiD3qwRziTE
6xo1GRWBjM18PzA1rGFv7y2pX+SYsvtMZNjr3zxSre6jxwMSCB6hIGIF6ZhIzkJ4/RtvNWBOuA4i
bTIxTThtt1wcDiZ7B3jdtNDftAMC8cCiLsjzURJyHkKSjAK9dAY9XpDTMhdURQ1xRqUuWUYnkwWH
USla5rGHJumn+X5jptrdDV1/I7l1EAufpJcKfCrDAl4B9RZ16/UcKJrqDktOjH9PF5yZmtGOlNXj
kdvGEhBRVj1ooGCJs1YxgbRondv4ddcLUqZnx3kreCK7BwrStvlgAYQ4LtWLFR7Sua7eCS3ytIpY
Xd1A1l5zN02J68xdoMgRpADxJ6odncp5dr/SiScP3qnVd/ciXvPgnZ9yR6IH8GPMTLzm2iZdIGhR
D2dvtJHKgxUtLEas43zGDxENht0RwH9w2cFiODorZmOoz8yi684WlteBCqCzkMlesd6ylxk/n1P9
QQy1wS8QchHMHNTWO++3bA1MbMX4gTJsf+0qJenzZWHbZm+QlFTQrJMHBeLc27j3zrYRqmcoeN0G
gMZEKPduhNIKZp24OTRfCxbAEeDUnn+RJFdDxzIlhLTxEVy/ZKOfhHjjNAqELFMlJl4QNRoqXPuX
iKVjW9SXQE2msra/JQkviaKOk0dYdfYUThv69WLWWhO1URwSL1gZvqHgxMjsp3s3wRWNp5brZMph
PPzAdFco+oGZUbxRaKD11nh7HXGEHBLPrFulhbwltgEyKH57PERMgRXNPbAlSpoNNw7u1LiJrdVG
sG+ahZUrkHamEN/Bwgs4PTexjPfSEc9EDOKQgWOf0kt7zW0ImGDJT+8qTpYjwG/v53nYyREh1/M3
jx8zrTEu1mzXnpZr2K9PfCCKdbPquDoFgGLlkxC4vYrtR4Y/uZkBFidx7PQF8xsm/QZlqeoAYyfm
XRVxh5CMJUqEuWfoBimWEGha0DrZCIF5lkwDsiwiGDUwhxZXL6O+4UdQRuNe9HixIDuaGqUdixfJ
OIam910nGFb0u2mBef1NkabiOif+bchhBFZeuD+bIAwUGm4WPTl6HJnTvNlEDrhfyks8uq2fCmTz
ums/bP4Ofv9U3QUGB5ESAHDKWXIhtrBeHe18w0sdlZbUxRrA4w5VgUViZ3tPSoGDD1VpIgnRvq/L
saByImqvx2usw7pD3eVToLoQfv8df0f2bO/DJGJgUeXGZyK4KbWDZ10WbXS0PcAQUR8EB3UtTc2/
oFN+Scf99gkeJq2FTgXo8bxvv71+Uhw0bAEx6Sl7ad9xziN52xhNqUIGRJMsHO73jRtYn07ce77Q
5+pMBHlN7HvYae7EsaBvsvP+S0AdLa7ZESKFr2E3BOMouOtNVe0shSRc73+/SdLaHT+shrd7Hl//
CFnQe2FbifpUNnegTHZ4PLXcK09VkjPMPaQ9/GLK8LWFR2U7G9pwj4nBQsl6vgtfbGMzoHFmTgkl
z2GG1F81LePZFtJ3Juzb3mEWLLi2dJqgXpKOlN5L9RJdVZR3sqJiFV1lcR7yhv+xqOglZuLjOkxK
EnmY9J4reRfA8aqikr/GTeG6JvyeKJgo9DhpVQuPN2ebmUh1fQ4x5BYYKLBG6M2lLy6dEgS9dmQ7
Toe2HeeL5nS9CA6idNJLdHibeRWDLu1ooe24NbVGbQOYxfID8iIxk++mBybvaqA4UVlVUSydQ6w2
6Zp2qEnuCrxz1WYNYXyZbaHKDsjB92RSr/D9RqBDpw1wWqrlxisSgzLqOzvzfgIN4m4F5byc2UTh
youQwkMMOfqAxuZumv/fTEPyCikDrrfzyFt9nLDYs+zueN8bg5ZakPR8tc3yQuGXG5Q4z52FcGYm
vF/nOnNKa1bHgQwyBz4o+a21scBpR/aC9WMSg5Nkfp8D+ELLZtzEoghX8Pe46EY/927LTEp2v/wN
OpzMoSCDN1fes5Js1ZoXTyzbF2aENltbwjSjAcUX66Z8AzItuJH9Atqk8lq5wJv8CIZP6Tu3JmCs
Z/A7Xr4Qk93DztUtKmvq8kbC2atoYVhHUh71PCn/phu5rMbudBSqRRBetdWT+Un/1oSX3uTebC15
MT7xiXrxo7eUIIaNFXTSyU09yUBhvgK9uYBfuSAYbRvbWqMtOnHLH6Vi2xSI78QrDJiahFTd6/EO
fF7Bv7IFXopvVKaYiiCMWdbNva4TR3SXCT17gUjZnkM3GJXBzvYeln5SHw7cmJX0vSl+Q6ow86r6
6+17K8MYCfWa1HiXfhsMf4xXhTN8IWpQeCC7Kq02p6s26jFxaZS4pm51kSeoTjnB5lmkDgb59p93
e2s1kKOecp3zP3UXP3BbPZ3id9bKPHH5PJAATKLa2mYjWW070CHEkrC3aC86z2KkZ8GX9ddn9GwB
NgBn0NVXCYToQHoJG4vpanzSlysjQeqIdVvunKCusQTmIWXXmuu8YxKcd6zbZ88Ja6TNyBRDaPVr
2swGnxY92f8PSkHoOeJTCfik0w81Q/M1xVpNeg0Zz/LT1rEarq5RTtAxrPbBxJuLfByLhkkibMA0
bDTyLqlo96rKv9qIY45Eo6LvnmmJu0s0DzVrLZ49coT0hQUgGWNo5xPLbTXU1URKGP0uXUcuAbgn
NfSDW5uSjbiSruFIqHJmiMcLJDK+VMdb37LlDSiCNeNPN3kHcwOV81MFEOsPd/kPiA6CuvM3AcuO
j9VfGl9UrrxyfU+oRfK0fvx/6qDwLtYcQBgwjO3E0DIz7k++6slQMG5wZnFl+M9U2fm2SAgzwes2
5qAyYfujxhzMe4hFrKUSipQ7ndXk3IJe/vNRZ0o5z68sAUo5bO4IOImNQEake9p3qImeYzYlpOqr
LtC3Efp76ac7cBND1O+DxsWfn9aRHuhwsgqBnaNiuedDhTjRLz4e7nbbPBMymPUWBQSwmTTd3zjR
vR2TxOBXAdSsMO7Nh23eV7aDKl8qUQZzo0uqMQ/hbcJqH2PhYqQSIjf9pDiMd6Y0RczPH324mJfW
lqYQymGLkMNGKOawKzM/o5NdME8lh/FUq7hBd7V82Z6yhLrDRhx+09h5rKTwfNCee3yc92hxBm70
pwHA9hwAVgqzV3OTzM8gzrwE5sQbmVmEWm03X1hQHN8D2FBoepIiNlf28nV1tyBhgCsV/uu0DzgT
x6k3haan+33RWo6jCrwVE7ugp5G5mkl1Qk/r33o2sMMj6AfG7Qw4ROp+ur/zI/LMPasX1dJ+CRUm
zyv7gFw0CHmohsQ7FMhE+DWQ0JvI6aVIf/vpiOL8/jVF3EC9Z+8zuHYRzgm+xx6EIcPRBIk3Vq9U
G6jeBBg2uCyKrzt9+EEboGmvKKX4nbyYpmIQUpQLsNCXMmppmQRD2JSPJ/A0b2GvE+Nsgraf1Iz5
qaJ0Mgeedn0kmvmhp0Mb2dmjqeL5aAkvJgQlnWsivfys8oGXiMiZTSj5C/kGoMOqQopER8FaGXhb
EIGxg3lJ+KVwZuyvnGTv8pLNrCDaKRSx5nImYdr8llMr8PF9LfTVBCjueYVidS09kFUK76vLu3yc
RM6fzCjSoj4Ustj5Coa7sXEAkeoeVdJ2oZcreIaCrqsR2y1FSDmkzpMss7YmYJuU1rU/aDOp6rGp
aYUnwl7/0dOLGG74KWyG2J+y1BdTIz1h/jFt2HTtyiCTzJnqBRI4D8PPSJZyeqTtjv7IKHku3FY3
mXtU50HJUBDxHmnbBKtsL5WXwCXR4HUhwAX/RIthQmmo63pDkLBuIVXhe2VIGGLCT2nTPZ3U4yiW
lB30d85ZSOul7fi8JtJ6ycG1/W1l0Nk7Zzm7OznVyF27CJkuUFkfjfhN84zNqM0KkNZF0c3wY34u
i6MwOAFXGnlJ3IxPAVqQJXe9r5AIqZcTYjPP7yVYnaCt8nLS0cd/w9EowLYuczuDUt/YnZsIp9ez
kh4BbVBbJFLJ6eQdzbGwow3lDLVVtZLZPJjjzEZVh5MKP0t+qb5VV1GjJqcBxhWssCL46JiUOUaC
awOqCdfCSbNXOVd4l/gVNo5iOhnyDFIOX2AnU6+DzgzMYkRCyLIyrg4AEP50oTqhFEZi97OMKDXx
qLoRur8qvZwHI5rBn+2sKTwHjVmJHfF+u2qEtfdMdnlCYfuBsQ60+J4fyY/wdMYSlSCdYXLztYBm
bl94vVuHZMCP/FW/ohsEIJ/74Cwq+/aLZ2HElbgEnyK3zqXHTH6ZWZt1P+YVEy+s+IClgQAcHVU+
sIwW5Dl3ThOuyXJyaVQgHwMu2/7AeJgYxUM/l1T32JAgRY6teokd9XysxlIwTMLmPIZS+0newoL0
qbwVg+snqer+4XTzM6Gv8E3/s9yp+y8L3IsxsCNZA15We0nhC8t9qOq4vJJVCCHycGnn3jKZdOCx
5CEJwPY+U6NvxTDezeiA8k+FG6CZWiHi+nqYaY80lcnRojlexdjAOiPrRavRHgMgsvQ1CBDAdj4W
f2Z0cZprvAcnVvyRCs8O+evLjg8UWgJF3px2pSQ8ByKvt4kgob0Z42CDaTNPiYQDYcCz+15haqtk
rzE/fBqPkW3y6ACe750sRyC5XUsLdfIMFp7BbVYtUNaOxLIbnRB0R8kXYuNVb3JD+K3fX2S9E2Yg
vkq4fC77UzYlVfVYaF3T9Yf2wQml+1mG1lvrX3PfxewXko/MoH9HiQnaufWw9lZKjE7Dt/5Ij5OD
sg4VfAV8MVQOL7tVZS0YYUjHrmCR9F1byKuHQGEewc0bjX58FBhx77HJK//xBxsgxV6PvK0KAwfJ
FwnQe9Rp9Sb6fCmKERi87JQEOC+3FwdR3UJd4SpvQCeEvsKAKIK7uKXFa4On9F5zdJpxdxESM5Dq
oClIOt+fj2/VK3WDPfBbgFaI5O5BT6LgrdjK3JrjicmzM60q1J3Ps1TRJzrsdR3eFENeDmjXnzJ5
VFuGCJy3Swh7rTSac+iHCWXQJuFxSROmqlBpW9+uY7wjjSWFW16UrSfHSatTGIDcckgpMDFCkiPl
1ana5EQlVfYsU+m4TavcWY53gopMU+ReeTO2PqBR0eFAYNt054vESH9HYqQXYlWdVzWm1itQJMvG
Ph00wfLNIAABkW9ZXVk1dGklcXCiFEfFB70wAwgUfEgUR6vSSQ/gmpN+dUZkfGLhdIJcle+VFz6k
pte5rsfN5HlS4Xq5y5Z2PWEsan4ZFNmadyRnoq5e4itVeM7tDxhCAXNUhNZtqgLS0fOzt0kxnidN
zwMXngZy5L32j1KK6U2MKJeEbr9VjKC9mLU9kLyvCmYPeBws6hJk6xH0kqrzNPiOtqSi5GjRbY+9
bWwqvhOlrzmIcFC94W22J+jKW4H/QpYfSMUB4BVtPdnHnaGwelwIOHh0btMwljgAA0zh/kbLPzvt
8vmMoVPDebZrSdIuYN+2ru5Dna9Wxs7NnX4LQMTCvjGJdvkiih2kBneuNNSzIfsSb1OjUm/oH+9a
VRclhcT8oOz/7P4/bxygTQEmoWGOw+CEu8R/uCPqZBiCZreDm/14hbRIziQinFApsEj4UVolkYWj
QTU0hULkQhsXd0GQFKi81HrT7OqidwrSL47QeDaxEpd4mpHbwXAIZrEZQLG0AGKmDkIpTLe8Jl6p
uLmBtMw6tcjSIUM9rId7RjuS4sy/pZXM3gqEqtnZQ8NUjgcLL79O419TSZzGgwAHRN2lyCyhTRAR
vifk+mkjlUZnrdbAbWC9PFNkNOLGLJL+BhcMny79zUWoBxYRInMICFUNxRrMIz+DcjcdjwowZj70
4LTRvvaqdfrDCBioLIisnYJ1g/4e3dtRAOe28+FnSdDSGu40IRaR8Vf+WaQUrLhCNd1XvVhNArJB
phjODbsUuVnjZwyZrepvEFJkdwrJ4O/1ACwg3jOAwIc3xWoul57xWMg3qfmb4YklL3pMIvEg5rKF
jkLL7Mu72QoCTZvSaOQH6bf4SC0WKk/QFwTlnwfRO1/TWMAEbR28RGcRC46NJ/Zi8FHvVxlC8feD
/IFbtc+JWaPg9FPuTp8nVRYMmYqVZ9THHy+AUFaTBNrCKzM4way2cRwFItJFiOkJ/0YR6fADSkwB
+97Y+vG6eQNj9KRmdhE9FUGenRj0l5f/W7+A8D/fPNOeQag4IuywtONaIvTO5XAnf7RIR99Y80rZ
mf3foYb1imBS1gLlIW2NHafPerxd6n1QUYWYp1qhtTkeQaKIIw5iqoAB2k7z6VtXS7ADpHruNUgi
mjKYLo0XdgHt9D4BVMDz1Jn5WkbcdozyVK8ZYA5z5QKENeE0oCFU48EhI2R4rA5PNE4TxWrFamHO
HRbMcC+ynvsg7jV9M9fu8kz0huDZsNa/84hjPgorq9GP53nK7Bi4SFB4qBqdtsQUvsP0uEdbFV/+
17dtUCeGyqD+MVH4H3NsxXjkSheDLuFhG7O017a+PKCRfm5HiXejfvy+IAIW0z4s5IZcKwU/bOWI
eXIarZ+DOjYn7a+W/9OJJlBX0a26NX7o1t+G28zAfZlmNUdWCL62072ltv6qOiUK1QCXqPBRHKgW
YQyi++BbhvZlQT1epzM7Ux4toDDeVnxybeu8zpYECA8woocOA5TCTGeXDWd7arvR5fmNZTrhrsSm
rnRbOe7XACDj7EAHWG/R51+Du9FnoIhkhluPWVDH1tygWz3pbvA9YQPrzN3eo6I5nNTupFMzGWgF
WLfFSctFbbR+K+ns+vT1WMLU4UjZraM06Jqn9dYx0TrCHYagSVw1wKcfytPhLl2e6JsP0MSJZ44r
vPbwa7mzm/wPQwHDtlsNdmvzE5p4EIndrl6kU4PlQevun0YYlxssO/69BmzkNwvV2tqRKwpo80TB
b2lkH306n99E0pZ29wYBEoQiMU+U7vJUU2rYBmem7Y4WtYgCtPs7gmR53NLiFh3hWU4BEOub6HdT
o6sg6377wna+HegqvXkhXzds1G0WXL42Lfen5E+3OwxWXIRBAA9x5iPau+/WaxfkjpdbzJ0bC6PL
lasLYXJWhIf5CwDNC0iqwaB3jPZTOg1RrRrYh3/CW0rVxp7mQxc9e1apuFo5zaWBZfOnGK+TC7rJ
E5pfLHe+meHmOBofHxXRIVxN8ns2/I3AK/ZjkHHvKFhYbyj1htXRsxocL+9UMS2pYkqs0kw1tC4J
EEk34fc4MZZMeMUCAT0vhu+ZDTL0HX0cG6M0ohmkxr7qlZmKm1aFf6RvytK5jLVyNtpLWeUokZAH
fnsxFQnShwn3I/EaryT1pOipIXFOmyAV2ukOTLh3cgfj6RXUAXppOlHAYzO5ytcrIz01zguUAfHY
PkGd6LQ40Y4YkRYx6HsSWwhPSIyu4SgHZEIz9PP7V5VA8xokszFBE5kv8J8GKx+3sUYJJlnOuYNn
wvtpMzt7+4Ie98cTPfebmpcUjiDtC/m/L5hIrAUEijralPyNG9IXx2fjvU45dzamNelDVrygjNlP
rY66WL9029RHigAoPPhkYVYU/oSfklUg7Olae5alKxfxKPX9eIY8me1I0GOH/smPxt0xeuqORVNN
NHQWSBseOB/ljmZkS86jJqIJQSEeztdNVk/J0XwFPUkH7nAOnXHOJ8sQgj6cJu4MwQwkkBvDt1/O
gCWFKZ7PGZ26vfdMTMejnOTGxgv4aFn1uRKJ3SSl+QiolsRHMF+BdZronYNwt1qp08155+bLBZUC
g7CEIaycqRmOrx3lQ/ScVCxs37Qx5S+cxffOUvFyNWcBj8p/f7f9UPbw07X+yOSVD1C9cm3ra6CO
8bgU2ZuDmun0+krWopCSIeROuPuuTya/GIBocQUnX4oo0wt/dHw2WPLFxO4iQjDt25ZVdiLFXJjJ
uVCi/LFTFar3Idrff2sKQzk6yEv76owq+fgXigMB4BWMk5H+Kf0fWhw1aOs4fpeV2PZFqpEhmUfJ
M2TocQAZ+okDL6yPN7URiCKH3Cvg7hQcwzf7Vye+wjmOCrsdijTygeXVOIBVthL/FDsDNgz5him4
KxDZ/2LH0fQX6WnDGjv3unSq9hF8ZlXft9X2nGEChi/Jey8IoMlt1Qw4JEHNGpMmIKXjQ/tP4x4G
r7U0yzlQ4k5dJCIBZQHpGyDlJvjDcK1If+m4iPnZnEbKdQmZ8XvJDbZKiXRPxIxDMnDASP9BaOzv
27wH2o3kpYa2Aq5+eWGyGKf3al7ISFhFdtFLQ5ICn1SfjnHvTMWtoTlYTO0GIVqGC7ovYjaS0LIY
s75mt0I/d5XoSvZtUTpIcrnTivQ1m5e34o4LcLNazcnSHCLUIkOk+vtU8SKx1Xcvp8tBiQK9ICDl
JiTrT+yD6VIVPzSF6dccUQoxhLMYW9jbYmbQFL1ocKcHVYbV+OsBM8VSVJ8pzgwW3Fb+3ttEI5KR
tQGZscQPvRg5ys1QxlQRrUIUlyCWfol2ibM5WmQC52H47+UYEuxmMVNejBWbNWNbtOH0rlqOcSPE
UQbLIdAq/XiozeOO2tT/b7McmWZqWrzhGboV6Bnd+nZVmCS0433eaSn8WteGpaCJbNw3lFpujZq+
4BH1Q5arSZWjwxu7MnvQPtY61oj0VmyIlXAZWG3vgT0J59399tab4mE4uXAQtTz1CMfLR78UocKW
wT+s0N5afJlZ8YNOKMmtaUqm5IxlWRfTZbUM1+5BE9KLu/7eb5IFO9MY84Gxqhc9Rb0iHd1vlkjL
ja9JLofXclNBUKALlYU1q1o4SxFKxHD1efajm+FJ0j2VjPYBy6SZ9lh+2oskYjFLJEBy8B7qNlJT
ZnZN8kWwrK9WjQUv5n4RqgJuCZ/5a1psMt/5CksSX8k/jhtfo3FfFvPwgcfeoajJnjcRxInmyoM1
/Q+xa8qhelGhqZWbeRGfAGGwFMbka/AJjbpS8dxTCj8rktWIYi95q73DL++Zu4+wQycAbODLRJsP
yyxYVphjNCS6cRDcbe69qwmG579yfG7tuJlNhT4Ap9+1NsBrlBH9y/5jBeyWwATOaRZQ6uBcrZDH
x3rOnv1wOy0b433s1koLMvUsTnR88gsxGxf33szg/yAy0x5gL9dQcmEBmaiqt8fQ7TBXGLG6+Aih
HuQYuKrLHEU96HSbk9t3gy6IOEvoCs7A4pSPRft42eNmSYh3qIHNgHQmVF+q59hfECxGwcCvIvyg
Blcio/c0iG3I7r/T4ncEkJ74F6gg+zjw5JexGIM1FogTjXIh9lOIs9I8+3+BiJqLYIBebU37kZ4H
IEcsr27y3s8hTvuXeuSrtLCV8cWX7+lXRCDeICcw69u2GpCF6oiNw2so9YtVHd4ismUFskQYg8RQ
GKoWWME/Ir5k3CzBXtiCFRXRCOiP7gKQTECmgWjz6/dmvd3JX6anUtmhjDdmyi4TXoWNS+q/syqC
htDi3kAih5okKBOacuPW0PClM4FL9APi6ME2H8NITPbzia44besTEJRkorozEzm4p0pLIaj+Miuc
THQBxYbiWzmGZclnbnw0GbNVfF4Rni81uVoJRW+TCkp9CIxpn6t3wF70HdSSwk9YOcbNv1WWA3+2
b45HsOpt69tlJnmTIS2iTzq/hc3zU+OciHdh8H9JELRAcb6EV2dd9FKMe+uTmiaCHXos8gK8H73S
Y8dfC1DdWaUFHl23AQGBt3oJmwx5obf/R1albB5DnOdJBh/ExOXUuSzIC7No6JdxgyNF9RUFgNRI
XrjT9LnT/jfZSs7RdTh3fkg07UhoE8KUSxOPkOHWwVJRPWelGB3HNyDTqgWAOAQDzku1COWO/31u
mp6hUMJdiTziTdPvurxwrmwKSRRNLy+2B92yMmgFq2uWm2sACSw2m2kGWgI9FPyBO+lY84fKEGF6
qUu11tlwL36i8VPpH/iX9jY1Nn6b+o841OHyac1jJh0IrIfDHmRTnGNDygr5jZn9/fxKd+6QEAiD
I+HNBiUfy5EkNrGKkSuMdddagjMlvXYNWTb5csANSQZjTdIzLzOlevEoUtZJ2iI12e/K3MPbg8BH
6Ux3WaxB7VPZkDn3GXAjfhMMH9/DHw5hawgcoYB/hspnuijfdDnMVIUeAmLwHw5DYN6snwXIzVxN
JumnpGUVY85V6Hq0FXzGSY2IQSXDfuvAMaEpk4sQPyUpDPJsvzSfy/YnPO6DNfU4VJcFIt7TumwH
aH/YSlKWc5kRYaFtauadYkbx6lWnR3x/GDqJtCYsVS7jhu7FVpo+3xqwo47KBxFxSM2oP8fwrim/
F9rHZDvvy1jQ07x8Mt/yLRG73+KAONiYVJCAtpgIDSzKOZmkyIE9kajD+kQJEdiTIycwlm50gn5n
NNJizy8taxQgR/hy+ntZfUT6yLdvynwk2z6I6tu9d24qpdqgi99b2RanEdEER6+dRJQGGS/nx6MW
kP24oexKhbAI/FiVLSIw4DaOaR+iyHOAEAzhv6vB813/tX5mhN/eEgWVdK2JTaRV7UdIjZ5Th28Z
9UpbT1/0VmYFgaqKTPkFWHzjmlgRnxCDtoHEf6DFDLqj9cL26+PNE8sSR090ukkAyp7RNO0TpgKu
4gth1UGJDCW3qkR4xE7c3O8ylRKILPMghVsuuor66jsqTmh8CKNdXqnnAQhM6GuxrpjmDa/llf3q
zaLbeFltR/7ngp69fv83IwvNDz7/0dJYWyYf8gKR1DMggxoBKFdCcH52b4SOIFJbSVrEiYMTE2eT
z+G6WjMMh+UF5pm301we1JJC4zXsl6yfs1ZHD5q3lGh1Exb35m3oN/Og7FJgifTlWZKQoc+tUBi9
EufMvA98Ye9wIv+EEtdtm9LK2lSQr/hbkP+sptEmErwPw0Akb7KgiRxrh6a0kyi6F5FbvWbenpk6
i80sY+YHqj8KxgAQ6N2NKfAuQiIY9lwVwGEoAhZvlP/dv0Qw5pGEDCXesX19eTM6eOc7JTXRqJOm
yaZe6a58KUBh/ka5LCkU2jAfyl7iLVU4j3Tom5vQnHxksfomJwsEU6BdMuEqB78YW5Jeng2/+Jc4
nxnYe/RnhBVD2aIgB42O5nQg2wtzb5eaOaIyru5X/jsuinX881dbVWPwnYm7cXkLy7Ot7m+0EjTW
uN7s/DOLFJne7YgsQmj2r0jniLISDQQd3tBHq9XQVaY9ejMLgMg4hVSo7eH/RY/SHKPfuAlv0ygm
8o9U+vLoy3FnzU3yno7YnVh8uH77RJqSnRTL5uXlSrw6jUVXBggzgYeRZgCzvMhiemjpUcITAzUm
c8XCwvNS75aVTam5WNh9to5eRTyFazP+O3Bb2ZlYKLWjkKVUp0VNGQXqFbPGBZ/WkohQ3cQx8qQv
S00mtvZINjRbOtiUtVMKACepNwIVxJXC4cU7YHW4gu1BbO0SRCkSZ/4+363dTGhgQf7k7P4XmvlN
6YtHFnLrllNu5i9Z6Hf9PjfchQBpicJ9UmnNmf38iIV0Csl4Q+0ix9GpyUTnmcUWbW2l3LiiwwZU
VtALRgIAFTspPlBV/S1RS3nwBEEBdeTt2R3pD2fHMfwv/2nAbyF5vuiEbwWKy7hhNrN7AJEcJyXn
65EBi3F+jK8WNH7UP48W/J0HBMMsivSbyBoOI3VAO2+um3tT4jYuxqP9b/GDpIoq+xPRfrHo1b3p
mI81iextfFfuRN8De3svveIxfYG9pgmgPvh1a4G4sC0KCu1uvOvJHYYrcVkQ4cWp78E70fhItsnp
94kw2DiOKvkOvLsjtYPE0AHfBMB1ytEeu4DXzvUmLqWxNjLJhy14lih8d/EOLVMM2rDygavPAvUi
8ztL1Gxoj/Y+86dZ58iJsRlzTD3DAJVAUiDf/6KHSh8A/6TN25e4oO/qMqhDvhkj6Oj7a/vI5+wM
+jc7kRdXh2PDBVnVj8ezvmQ/M4/SOmvDpeu1EOgDYaDe6xReqIfRWmYeD1ngRoXjYo7ueRC6JCgH
qMAdavhdOJpx9lFBJQwoErS+t6ofPQ5uS5i4gXSvOohz1ks3qCInLvrf8W19exZ6UJ86+N3x5g3E
q0cO/nBrkBNoYHxieweBIrKS8iO7jG7QffUbAtK6xuaQebRCr7x0JRbtjQlsa9kEhia4hBmaMAhG
OX+Y6nD/xS5KtE8Yz4FyeLd42lmCe1rBR6H2UevN+YdVEwnVR/QcfePygDJ2O9Esryw+1WyNeN9m
ImjbFOw6vTsBC//F2VwhL8CuUAcKbkkEzfIcMdU5k03DBqVqNCarlQhI2460VYTPXxSm5jfex93H
Ha7KrdnOX+CEQwtAxNZtYCyOQE42uCXlF8zoXfzWPszJcRJI2QLh2j6dT3UkodAFF61RBFf72K3p
fTT22CTLR62nNaqQ8Oornq/zV927DFoeRQnnlbSQoqO+gB/mcC/1QrtoW1q1O/CxnZoQAOs+AmN5
UsrX7CXc2dfNJMcQnhZsrLASr/O2kXqhiuPukNOqWEV+Pt3ksCINMFPyWqgWwHCAtS9qnRCVOwy3
gCjbYG7/+mJ5iuwXqf6vl+jvC/T/VK20eoWI7cbnl3vwUtiuJcitammUM/XO6/HsSqSKS6s6mlTN
JUMvzhniJYelAc2Cn/ZxsDdfGQoDfGUlljR5SyPzKqc0WfPP8/tvYU4Oo3WfmshuxgwwQdOqw1xE
DF+p2BKHgPoSMowX7xAoeaD5lOpxuGVVQZui2kAEMz7W/XKt/3+f0TtoAR39ro591xMWwIlgxu4j
QUwXr2InunOYKPoUGY1iJp9PuYooa5hE0gkl1e1F6unhq0/vXD7y3gFMjzp1xFAK9UDCjG2DOaTY
PxZ9pFo/hjOuXvnOtP2z7PoIcRbIRHW9sO5zUlL4vUCTb4cY6j7Xbp7UczkILfw1zMi2V5gXCRdX
nzGPXwyDq7N/3vyKkKZYtuzKQsPkaTdsGphcIp7PYMlCxI57xH5yVP23U25a28aLurFTIuvMnuoS
X32/wHsTeQE0AVbVZOp/AU2RNgteg4koVSJIxtirN1AR4X3xxAkeW/FOCR6aZeFD1p7XxY8yaSpN
57eucdMM0W+ZhPT53Vcowyc8LJzXCvpswWrnmqfYlnR2mK0bpUH3q1VE09m/wIMgCa8grGm3UtDf
Ax2VDZttKnjCCInUflZj4KJPnljPim9e72B5GI7IPyRs20UN/7C9EByCLJWVy3nxnwPZWe3SOnh9
U+iHKbt/7+WWYRLkocIFflaa5QB1wOTsevqjLZ9E24JflqVUsbqeqb99k6kg4upkcMaUisyGpqHE
kUF/IPFF6X0bLALZvLwF4LBRhet1WL3ip3nWDQVd8B7yb99MV7M+wVd2pxofEi2cmiM8FwoDzQjZ
fOxRC0d5u3aa7yvpk1/FG2vMa4HvChuwi7F6QEZ6Cvq4I0pUithqCDUd1t0R8IEDDgokqFTGwcXc
KyDJqSZSj75oRKPOEny0Sm721l/+qhuTfBpoFiwXoxF9wDbout1pV9JFd4zgLTJWrfKAUfduuRGe
rqne3jDUusHd9x6fLOsEkR+4Kw7j23p3MCBq5aEWkZKJBuSzWOcn8Elbeckb2S1V7FNTIu3e+4ef
jb4nVbirAA8gcdeYgvxLlxFtMzq7xrZ0eUwFCCijdaZU1AQSZyKM0wiggJCvBLHM9M5yxNsaLAVl
iuu9DgRUFLEvLK5TNnTMdBBM/YCQQf609juh9XfSl20GdymvrDmaioD5t5HwrSHE4hRknGUHzyue
o/H7auKIs7KRM9sa/7q20vwkxPggQHEVe5IiIyriH/8q+pwnUeQoKyeBxzPeHRx48WV+PGsayOsw
M87Cr/yXimeLDCnRedjhFImrXZ6dhrWE1QobfCnYBiW7Q9J88xZyqUVac4FYNc6Fi8jXrzSYfggJ
OBiLOpcx75YERFjg3BXdXu/FKFgtG0LZCdGTpm7jNpYD1SvpWKaFHJg3e0PiZHlee4lauGPWTd5T
+IEDw454nKZy10aS/oYNfgNQogf+MmYObCMlI+Ft3G5W3janTOplyMddUkpaph3tZnee0FaLriLm
GWWVGc1T7BXsIozY2u0U4+/oFDGDnMSG1ZMo35yGPkesJsicC2Ihx7U2yhOrP3qxYyXw3TOl/F20
RO4sSLN2Q7EZi6tqXfw3v370C0G66GvkIIuL5sHvfi2tukXIv/dbLWpCK6Kip6+rJAy3TwoPsrgO
t5a23s0PHo+L2s1BOZQjLbgNFiRKuj+CN6r52LPcC6iyolpvzEyfEbqfei0aBG4BUTCGtwd9nd9R
PWKZcrW4Dryp7JVMNHXqgVnT46ogwzs29TKf+h6hJZ2YG03FndgekBlCD7Vwv2wHNR6Ath4PtLR2
OjTa0ttJF5GorgcLwcMeYk8Dzkv0G1mNoMjy/Lc7w+PxIJDH7RSwuvm9JsyokU2GLhWRFDpJBHv5
fbpknCuyifvSQSHlmK7+5v+NEQhCUZyXN63CXsGIgWRo/k5Vq1zIvaVhY2/udCzOs/DYgIkvtX4G
9XmyGhJ26DWRs9pJB0RxeYajqmpTr5ugNo/n0wJAh1NQpLqLocK227CTeEZXbMuUXX3cKRgDixn1
3i4HexMkqvQG7pz52NspXiaJSVYXe0pZWVSrkKrDOeQZeGWfU0otcAcGxFlKLOyZlgek8XvLBDsW
6HZMqs6a/vAyd4jFwmxjyjz5pWd5bbL5mUx+M/79GDBFl/rcekOTT3E3VDc/2m5GoiWRX8mGCUyH
4eZGYHHZBqfN+kWJNfxx7nRwGFJCkGioAGc4X8SXSmburHuYm9dLpR+wDnY4IjLxI5TVN8U8uazH
DTAS7RW8Wpha5WCFxJVOiZTpaabyZ63Koeh0yylNSDQZzDdcdABiklUrQehvhCE2MY/Qqti/3CTg
BWzFcf4hpo7z9cPYGHoskzgSRYe51FgoxSoAJ7XlIZjz/EjhDVOqK2UxC21wfVv+Y1y/6iH9zvWG
V8feKRNJvafvWiN1SGUHJs+8XMkCCLig6GoUKOWLwGfkUJXodSKh3c9OhLMGFiDGZpZ5q9Wdk81x
bFYK5KMs6NE3OfF+Ir377+gEnvmpPKOO6HwKxONExrciQKl9W5fgnkjI88Pfp2tuW8kmNY5CNBa+
+ixubGpFToULUoKPNIauYXK9hlB8hKonnigQ39dcWQN//iQy+sY4o0I727QKB0Z9orPOJsgPfWS/
ArFl+pDuvWy2gi6Aqns0l6jCYDHesfDGJOH9L0hNbUC4XGPhk7HzVnw3HQWWRg/a27Ir3OAbm/CE
jJnHUgr1/5VHp6BAVGuRBUx0vUCupZwzr1SFe7mIsQFzRQXvR6hUpGur2BFiAcPq/CDUqdpqYpc2
HCE89AONzBb2KqUlxSxLS0kp0ZvSVXTh/Oy/aLGVK1d89W3HqWJAbfuy5V2eYtiQWHmZKLR2w7lD
FjH9cEPZSswBFFyVWZYBDWF1yKG7enVhdFUXxxe4AodJxJDMrWJ9rki7zk7G0bGlvSlgM9DtLN6u
039UhszI/6NJOKNsGxK3buip+hcGKFcnONOogCSszK+t7XVCkpCAjF+8G8h+r3tz7JPabPqX4Qwm
8GcFJwx4YgoSiG/3QdUlEy7+WLkJQkghFoo4+SLJbZ98snwbeHIW/k6JZzxkY1oxoWhWoEcTC9z4
nZXrs7jDtvcs9kisiFdUyVd5MTreg1YkyA73jqNMXQxnzb3nhyij3OdIVzDvntJWoFzvXgddDtCm
QmuPQW12lnB2iUbAusAdC7P19JWVMd4iWx0Bfpgt9V9VYcrA2bDCiu5aKZdek66N9owZioPjglfh
qajLMq8omkGGx0zpbMN5GDQLiNcR4aYbeITrYE0Wimhjg4355cf4gc77AIwVRM7gU8GPUaZ2A0Of
S8SSn9Hc3jSneWYszD6u5ozzy6en0+wwXCl2BrFop2wBiQkHPYz6jEF1gJ3bgg9bma5dRTRel1kj
3SW5w6JBnm6o5g7q8/BRkO/FLDK/l0ZMKGw7QA+cv5b57y9hwUm1nfqh5XFWeKqlQEa+aSRraHig
kNimUZToHrvgnd+rr4tHyaEymkkdHPG45OIvRy6AVKP/Fl8uURMjmRybCCcDcvb0g6EyTc+Aibqi
bpD0fLM2mR3tuiUjVzbLa653KlBoMLCldT6b4LwMR9WqaKtNFAu6OupgnHiE+8L7yNW2y71q9elR
g6q2bAuqDUaAAO8gwh4QXd0A+3jfc9cX03RXjB6yagXGwbI/KUthtOqLhFdgnMZD6gHwXWXJb/t9
FhpToGP+Mh4smwVBlyV+8e8Ncl2/4LfCOtUmctO0byzzO0ztbyniaXMS8NqZAj5hlNKhADWjPXTG
ZFrn36QHsqK3DwbZcQtkkmtPLOLZRBPsFnmRUsOhWRD34WdellVjw5B7b/h7VaX9Xw2C91/STBww
0pEU3W8Npyb3D14urtHMnApi07LN5TvmaY6dEUa0N6O8VZEmqgDp3bD3hYdcwlMZc6OGx5R0Y2/l
58UJ13DGmE3q2G6itofEzIZ/HYZg/lYie1fQ4kIkAkF4DNOLO/8UTP3nmkKA7SDCdLQ1l4WkppuS
5QV0e7lrgFQdMwpYJisscSBWreKFcnLlB1FPynLHfDern81vfgRwA0m4RjwSmW7TcxqRyQRaxM2E
Ije+EC5HQAXjXk+aPQVep7Z/0WCLYXS2jCH7XDWocJyX8IT53267JPiFSXJRhoEAPfw4gczk5e8G
tMGxJ8rzsb3ouGR8AfwVFcBP5g6vQ32/tsY6bT7TSnbvzWzr68FpeRyxP/BSIfTZT/PsZlHnThL0
WzZtfWsOnpSToCqneH3kJ6EKYtx5IQIwzd05qoSbcJsKyD0XkHQ4G7qFrJ6Q5dnQgRFx0AVNAqB4
ktU3a77Wb2Y5rN4AFcFznxplhN7ra/IpmsqM1Nfs05q30kXGw7yo9AJoa8e+po5A3oZgWpzgRnyn
3waoFzUTxsHo2XNMmfpvaQE7+kj2P2SfizGVHmSC6Q46FG20bZUpy8Mf6+LRjcWvSOLZc50Af8R1
gOlhX5UhV9ZWRDtc3N+bES1WNnuHbT/AUFgaz2ZqG2QwMv1RKsF37AKHJcp1zeq/UQK+YL3osRnW
GNO5ZmMV7Qv0rcqx8P64hAc7txdPs/KcCd6dgqNCsH1Bj4sARKDY/fuw+38uCGBBUcz/J3zctu7+
0qOtITdxSkamfLAZBHPSh0K8+jbaPswGWwcELGoM2830PCcwooK/6VwxtRyC5MzFIXEIHm+MUVOG
r43l/v85JgjViy6HfIV/ARlWCU3i0VXv7LTZPGMkHl0FRPGuj23xod0ZF8i0eyJW6VX30wBy8EOk
mpS/EQArCGPvuFjXibpzYo8st3b0/p2egF0PgbcDUcm5hQpdEFjjbpCnsSLsfYZHx/VZzg5fzY3R
q2cU/D36ev3AH/dbnyKgZZ5NcyfoOPAi0gx4kPIkyvwzgKAj7Damlp0RISI7gWCBiv+A/kJ6JvHO
AKHtGDOusH0TOBXhfY2yLPN8pM8jt9H3m7k0NJ0Qx4j5FFhtLa/ZGsBdCMz+4S3CZdPeMDAH7DLB
vcamH2Ze5B4OmrLciWShVrojMuTW83kj8ps6sKpYesE/qriKxMYVyYr47BolKj9oBfq8vEHQtCzx
d6GWUwLgQI8cYqLr5JANqj0zYWCsOPewrSw6ylm6SW3mNaUhy+BzS8G3MQ5FeEHnUeTNbx5k1j9L
I8w/71CjDT2AttN5CqapDJy3MM0OTR7y2K75hEc2pyDU8W+Nero2pvISZ1lyo7Z4IwGgK3pcQ5Lp
mLQ2nNDEcj73S7zrUr+SdhSJepTrlF1smOReGfWidoz0Xfllb94LmQMqyVsqRi8eik1etHcnQZY8
xFPgovJRpivqviCbJwPVnTxeonUrHoPzd1mLjsCe73p7bTu7lHBxcxfaZzT1cJ/1TibPUGmyj6lG
klSWHXj6/HdJvQFhfl4g3yJ4A26pTbr0yvbO7UUWZuzO+VEK1YWII/fGOfTf7aobum30w87PeBNT
mdBBgeoCAx/EDTehVgiENY2Tgm3pKUfPZejzFaONZUS2LdARbSuyoWkmn0vkE+gCFKHibw4N/NlF
1Dn0gUNs/dyOAbS65O7XutopSy/vLsk6RahhN/fqoW2wheyiTglV/JMurHmDFJLI4MC7hPKwVyF2
UtIVbcSP7tg7/SqBPd4ZIZra81fKRXdeCdPEz0Y6R14H+YC9a6lrmDOSYPLe0vTFpTeYooD8zOEL
nTN8XwGM1Jripl8ZgFBLL5yBHGi8wte68xiNNVjakTEiGBjKKNu0GWykbY7wy+jkHV/v+EuBK2Fc
awpMt8pxQ2njpJWMjDK6AXlZnFm4kAnFNaaCPyHYjIKCGTWQmVQ4iVHGjLcvUM5FPQ8wo9gQeFN8
igFIRAZCoQktbqqiwsr1f8gkBr7eYSAz9gps30tM1/Aiwv9ncariX+An+n1EP1j4TfSlcwVzZMmp
+C4BgWXI7ayiqnB6te2sPBw1zEWko71x6lLgy8okwkVA74Udv0H6z8avBlFR3VOLZoztdhnMDp+Q
OnikIep858HSNEMEQ+PPkFCFnI4dXbbSb7ptgp15uL+cw702L26vbKtKpTsFuDM8akvbfkjUv/Ik
KE4dYZw8Z5AkdFU+RR9zlmBaDrvALMYnBAqNAm8ieVXNcQ6/haf/PN3eKrfw/2+pqsjSbTMssDlU
3SbmWzwGQXp+X6w1H9wIjErKbfUhu88Va9bFZ6xX9mvXRrlCk4MDUcU2JXNs+09Nkbr5zEYBkoGJ
qRyC8nGiulK3vqW6+WOr/EMG2KnadUNGCde33gEJmYpprwXy2HmNGsewGXb3cPKvsycMQEnz5sUt
kxhdAuB8Rbx9SdMgsH5GeRBX0RA0UL+gtSrSg9bwoGlDtNSlvKe34nM06LjjmAX69sSfTRMGXguz
qzSverCSQXRhcavIi2c2GNwx7tu2BrRP8end/y4VlSYF5RQuEw0vNHUFAhnhZcrvdO01UWntMz01
WWhUqaAkjvgb+xH9mtcwHW1v/I1lP76XtSnfnOUu1LheXKLjZ85gYp4qFLblNtj4QheaNVB9peL/
HYMHaSvTqNMwteiweDwhpXT/ZfVxhb7LOGYHk251U1ciWIM5VeaZXzMwhafqKuMnD9rPzGFwdmaN
3CMKDeAddKkkLwDOgDSpvg7e3rQvS4Mw7rSmqbCshJGBUi3YWssFy2IBjrzngiVcD1OZx/0+kN+y
wC+uMWuV6oQlEG7U6f1crKc4FeztTJfMfmw6SHRDObRuFLEGpqtxT2ATqeJRxw1VPAQUmetZkg5R
GJRAgJk8feqih8R+ZwFwXQFA94/WUcj6b9YUCXtqij6N7HSh4gqJVO5yImGKKbXe/M/gxBovEn2/
Obrb4kTy9iSSqqCv3EE9gqjKsDn/zeDvAlxiYc6VeCsNk/kg8IHIzIzt8NJbXhGjtnxGrvapKIeO
Qz6dnLFDdIlNVKJXS19P1kXLld0myypAewv3dJXy2sShv8GB6NCLF/qdh+fPKkkj8RryaBgTuoWz
lxTn5gnubltDTGn52EmkZNj36E0OB1/eRgX245t0Z8oIC5NxLl2WhcubxbZr4qWGnWpD8i/U8zyT
cr9uaqSTFw5H+gd/kyDFEhXKwk9hxCwK7Ewl7cRAGd24suNFcaFBhfH4zUrGdNfFHgkfsLxAwSEP
BXqoo9zRwblMp91WpyZD7ulWEB0uVMg+TjRAIX2+yhDJcFuYgnk2kgSAQrKd5xxPFqQTmzGCU0x8
WVcle70qzQD2F4ukqNweako33a4PzQnx1/ep/GKSXVjymkrDydcvP+ejEjYA4/3u/QSzw46uX+Rq
OnJmR1eXjrP6MZB/K14+xwalL6dInFWowuy5NxqljTOCnDNCPdXmkObi85lSlm5WJPO/PjvzwaWu
b8hCnqbbPy7b/rs1ZyFQhmL9BFwnMiHj7ukdNSsdUO2UB4ifLsMwrSoY2fsg/23KyMZTWblZZNo4
q/VhkVJsXWS6NBkMeRQWxgF3NjgWivg/uyrVOYdvE/1nIw7enSsS/E3UDiAUPQSOcxPIaVK3UGXY
dHMHBv2yNStLV0tu0HKd9LydgJ8q5SgjJEgBpG+NSVRw74I6DuDbeX96zjF5LszsTqIoI1mFjhRy
qy4CfvNA8dLfVwM0vv1S+ZkX3WoE0R0sBH++OcoAL+qKbqd99aXti9L0PY+oA24oXQuxyk8ZHGiE
PV8VQYZPRSrE6IZi3pcv5Zd376eLCiaXl4bKl0zDcbtKf1CLkJDIfKltBrVESMxJuGS9lVN5r1PD
sUxlCgTlSJFR6UefbQM+M2MWyn6E88PMEpAEWc7e3VQzfgwCEpk2Wf4TX6jirdlktkKnMoZeQ0lN
yyHHIwTFjR0U17Z8sLThwEtIGJkqSPIzOkHgp7qm0KmY1rbFAPDDzZbExT+ZiUv6SxFR/ZAH8T20
dtmbAIV05BnFs2NW7l44g0Vy/nZkdyQMiwSis6x6ejC/L/GO3rXWdsAEdYe0sJnGE3Wnwh1bk8G5
dpKwM3ioeLAaSKjCwlNKR0Ntwa0NFQ1zaU5s3otlh7IHJ5o6LsdXg5xAZtoiNrZABdK8r26ip1nI
C2UrE2amGtFJz0B4YE8kpDMRyNdFmXjt5mCfvCTyUxvjNzGWqxpoHtro2pUsrB+j2u02dlCzXUmT
3gHpvnNxzUKI2fEiRUJGvh+Tr8gbMISB3C+f0ubZS1y8cmLIV09FIPqcAkwYwdBasJ1YNv6kOw6S
QSsLooCr2x8fubAm3ONoyrx/lRARhVKn1bAtBRbZsMsG/7tdx5Xb1WneHFH4P5yy/St5DADEUihI
gkcnqozJ6IVOr47Lnv6vn0juBLFGBxaBqtvGUboqFVBL6731Jb7k1QSADfT00FQH/zby94AaIhQu
1O7N5azqDtnZzhDb6j4njZOSW2pU0NTkQF3uYs3+9g+4ixXl7QRjO3nLqOmTSWgD/I6aSIwxQKaw
Uf8+62VohF5OPi+6NW3h14TBLPMs0yufWh9R2ClIHsQcaXLgl89/i5utVRM3w159YqKnHNzSUAXh
/ZiaGhuirp7GUBOeIJVGvjQ0GdK7LCPPMOoMvICclsZb8e9Z+vJJeKjIMS2hhgBZ781Yn2z20fow
PtXBMbqrQeIYWKsJOExDpm8cmfjomgg2LfDlzjNk0JRFD8WIFuNDlwQpfamXywnAp8ceazLAnEA7
WbMsH4y+c0orR/MqXUfNO5pFbVMXEziV2sshKiZUdzyL7Y2K0URxAXXqeN+/9fv4EjjomoAOfA0c
uTiluA3udLl0v1BgoL63RB3CNUHIWvi4LRoIusdPeTHWqHvCoyEujwchddrbXqUV6h+MfKhU9yu9
iumN4TxiVlkGV7lVlG6b40dMz+5XktJIBIQQ+7MG6KGpXpqKgcSjl6IdYqGHKIn/a9s3K3Toz8Ze
JMvqlDqfL8BKaYUnfKn2HvRIkHpTuqkzfVMb5wRRFpOveEbRr0KnoygKRH0MdOk5bKi6mgLUcxmJ
F6JNpkXODoObkheMyCZJPgy2/iSR/m73AL2Q73nIGEVaYCOnqzM3N8SJ0BfIC7f4+aaK3EMyguuu
+z7yyvelZOsp2r6dN/54hQYxpOW1NJZKKvtzqYEfwi+HPb1vR3asLlF8Iulkw3+kcQw6+F3RIR88
e8NJLuSdYlAEvEoiakmK/UObfWh2xWDhS/N6FbOVYR/5rWWNl3+sz8uvaH6vMj81gXBseewU183A
pGNtY7YSaZKTxy71Qre9q82pWE+BAOFvGmSe2wKGfPEgzKftAzUTJ4+5e7uY8+YunslqRQN6v+pl
lkSmOE92WetndZs15i5E35SgMlA8TdYJtgsB/Z7fwdY9GaTUhU15MeqP5J8oW/m296PnQv7HVG7n
Et3Eld8T4/3sfdlPK4ncmbhZeBcKOHhXF/A4aTzYhR53OTIJCfFwL3It8y/+sC9V9cnm36eDnN1O
q7vkt7l0TiN45oyvwg8E9i/a873CBGHxtnG5pmtQh4lAE7rGwM3PZwHNfYvmVJeBG9LU+/h7T8jH
kIIHAL8SM+kBXdgXkq7RkgO7OvgaY8GIA8Xkj5kE9R5uDbtJ3jQen0r/BC1ikmxyh+wMTy+bAcfr
VwvAzZ+mLqmvv5HfLZkhGTXlrtzUbBFDDquEhtiZXrKrfKzyn3dIu0AHxW+njaDpbDsBY62CZR8N
7+6UQzxBJIaGQLAiD2s19scS31GASCx88t+eYHIDylMGEXF+EmJ9mz+YYRf7MpuiT918yk7nbtXs
7zrKun4fVc7Xe9NHPvkrkHI9XZkj9WSuZw4M9lV1HZvD2lkip2PVulhDRZcqNobkNa0SNLXrz7aJ
Fe+G5cqkewTbrlwu0ttPbmL63ehf9wY+10Eq3o+21WvIVUhA3q6PSaUnlveGC+U9elpIJ6zeDA4E
oiedzFcB04Z0CQl49sSf4fAuZ+D8IxP+0GvBa6zWe+emc8S4k19Bbk1z2YpW3QjQ6GG7zHJUD7zT
wgKKQUsxD+4T2f4Oit025zh2awDccL8GqldP1pz8sOEw1qjNNVFAGYewvkvhIH0vomT+xS4CwOFN
Tcmw323z03B+KJb3isIHDuifVcT49RbCUKvkT/ry7CKSoZAj5A8sbvZbudxn/1vb908F/DKdCC66
hJNiG8TEehNvxj+DnxxpUOubKMrLdQIltygeBsM2QUTzV8Hv8SQmlCwXq7uNdKggFf+YraoCuADk
8MyisNSRR714yKVVueegIg3K6kCPRWlb5YO6a6jxFnhZBoYdlq61ARUg5mdaoSSr9IawgSwAe5tj
Vi1XfWxc3LvLIaMvs2xH3XLu2iGVQObvfixEEoe4cbCOimSYCusTKNcAziX0IYobfzy0wYdubxkK
pn4edzoi8v2B0qtZW88TnK+Mbr6rlCm6Z0THAiYcDTHK6B2DF8yG88ajC4lOZ7TrDLoauQx4+xtJ
vUPmtGSZ+mrC7gPjar5QQ0CwTtS2DPuDqI+yFNmAYD2mrYfsxtthU2uyRL4Hsf+aDqtPjj2tVCn5
FIjxKlsbNhTOg2A9A02giGL81ygQ43hlhD4HvbeSfqyD3byMrVt4k+kcEZptKHqprR5BCaqTw3Qk
x1qco9JhSiB/r9pwVutGotycSUrnbEiSanCG3+usApLoB2Ru80G/NmX5VrF5Q1sSlC/rX6Os5KE/
PBI5TQBhEkPzcoUzIcvRmqUXxXjRri+SE+k6peFj/GNXdN0SzMwXtKe3hhmcp20FWvwINTjemqg5
IcxFxNp90BZE6mo1qcfhZvfgMpYjgflCSraDSXQ9vuvC2cOgLqKD+MB1i8TxEoFgG5M+RKLAIikY
ZNavYGcRd1xI8ydGiOZOmCJu5w4z8IUWB2hdPph7jvCJsztcP7Q+8L8xQVybbzopmMH81osUH8Fm
pt6BNAZ4bcQdCrhLuLzUjUuFc0tUM1MIegXK+OZ93bcrqbiAdpE2qHvIpD9Qut7eVl4t1OXH25PR
2Z/VnPxiW58s2Ph8gTgOBXAtoV+FQpdBaUfx3ems8ov7nhSdR3Qw328IjVgqR9YRyk6dQh34sas8
t81pI22k4lLSA46MYxtQxc352GgWxyREERmAM5swkk8yXzLh7457yHGddI/YS4GD+q5XA3zwepNa
WO70yeb6Q0p1Xch9/Zb2MUe1qdj2eOGcVR+VoIwvyxSCVxszBCh3Fx6dSApBUBGfs9dblp//wR8m
V0wv69MTU2kq4ISB6qx5o2ZhLT39vdxLQW73kb3M2YgtLyDHkE0vUQ7Mbh6IXyC2CotHeqS+z5v9
z8+U1LceFYxhVHcAf07UQWCtaPuqjiUpAEw6f9DlliVxJhdhzvbibeNLLaCaud0En3pRmrvodZN+
H2IHkZ9x7yHRdGLs/7rO38oAh8vDI/PeTFmdniShWf371ehHubMC3cIMa/uW2jexkT1I8gRnGpV5
01lblk89lFCdeGdYga9eskrDrHALuKIyi5IJq+uHSE0YdzYOUzVXzxVo803ShddHriLLdLFhChZe
erksd+vx9UBG0DdBTM0/69taE5GudyH/c9ZNd8UIP2RrxDk7YSIk52ytcn2rJIWtnTDoLtFJIA2T
mRU/VCktGcR/U/3wTw7C/uRDHes4DOf9YdylCeciR+1tbWs09yHMhbO/m8mqdCwZE3LCseYRbLSF
jxyuakTVp32FSD69VyalG6E8LyCB7qDCaxNS9F8ht0E866qiGF9Bgh6bSq+gCGx+dJ/Xcr138NMh
+JL7cPBzIrqeAStSx5MEJjRNdCArW8FpbOdkbRZ5pWnYW/D4jkbsSRG39mlafKzHdMfU+DSec3z7
R9tVSvWwp9ShGV4IdKeeY2kCzvXWVUknhXCGfzaLGVi1RbkutsHTcNfadNHF4AJaD0uphpAdSxyG
8HXAjOdJEgCCXulcq+C7s5uHb285EAdaoIqdQp0r/XskfURCDwt12kDqa32ZYIOb9YrnFrqmwsJ+
jnR6EE1+4ptOXlcJ1Q3vb+y/qxOc2OjJwS1cqlmeoSDA+c4cCwhc3XDgNWR6Iajzx9SloqWy7tep
7Y9/I9OYkq4iTgyN+nRErUTCyFB724I5eKdqyNC7CNXmW/ZqE289u9ai97MfVnRdFffcOC6GzOsY
3GrFD7fqF05ZH7+j8tdRDQaP+CDQJDqPGwOEuZclBRXBpwByNSNFnURBkDX1iWAqYd5MzRlt85k1
gL6Ug7Ji2wi+gyxNbL1gRDMBvgLNjJ3OLC8QaTxwa9HA4yFts9rfYYxYmo/EzdBQ44TQlfLEi7r4
77f3StNxguedAJgMoYvbvD+BIoN6mOw8zvileNIAB+ELeDWKyVd/DtHa+EQ1Y67xw5Gqq8P4CwlY
bLiuBlUEYdxoa/4vNlYjUTjGHktuTsgDwqEGi/nDioeyq3E9sMg5Up5ADjsFIyOm8rZ3bkd+LXRw
oShTxAYBY92kOcvViV0rze/88mtCIF3WDMwM9W1OHv9yWlXmoQ0srhPjcGg4NEZQ3INy4GkIBmmn
S2wCX13ts7lG2r3FHXjGHXyWWrKv2Ra+WFJMmenZhaSg3TPJJop1TEtqBBV+KvEu+Ske8VBuliqC
4t2CNbxyztZcxj47PbXZpFfN+r+f9bZA4CR4WDlnGIsJc5lnvhwLpKGIsHqCTvqcWIK2UK5a0xw6
sNlu+NpwqsPeC0jjppX/zqD/QambKoHpwb2OW/YoVgMBTeMX3QyHesV9aki3XVPVNQkpPbfhkLTH
nY7We6yRy0aS8vV9A+J6mWc+j9tSfupb5hl8sh7UvNV28/0HQivUmPjk+5xnl/+bIVMHkJzHFi11
Zn/0VdQTieHStmlMGHa9PafGzxF5R1rbIuNKUHsufQ0h05BaAJek5SLRIzOSHpZqoTXhv6B+3Ou7
+XOCnDbXysiFQRVFTIPrMz4ipEcVdRLkgMY1i/j62qXz4rtU/1SISm7nmJSGykPjP1z8wOy8FCaD
b7kEarAW3pFjtJ8SJ6dkoA4QZM6sswL5u4sIxQ4GlIzvLN6cidStCN+egXiPAfls/lZfoUKpx7jy
MdqAUKg2dVG7jnZlM3/r+ZD0qtAqL2suJDa7vyxMM5XgSKX6AUQDLILh1IKu2wJV23DUsaeh0df7
pg76aBw9ehs8gGjFrCPZwAHxjzGzRQCoF/dhiwm2SU30VELlOQUOUWr543JBH5eLFmqnmHCMf0ZC
Y8zMN8OI5wjsZdJS5TSKnJuikXo5SqsUb0bvY92a59HRqYAxslOw+uU4xBEHMQeMbscAR4ZPxru6
hn/IGHfoIOhJ460B3RQHAabshoe6JegS3IXfgAPokMTaQXyZkfT9qaeB+BvTA4A0+aI1d/c5ARCe
ChSuQFwr4dXzMpP0zYpAFIueZg22oy/+KwFvs/7dAaAVuGcoR8JDou1gmdnG2M6R8A/4NdsqsgKg
GmV6ZQMutLdE5kiw5CMtkkp8sIQH55ReV43IhegvRazzAwMZGEOUNR6o3kzkid0gAu6YHgODmW25
J/kPGY65g/2iX1LhEJdiuBOQXP7LWx9Ymhpl6hI3cgiMhoPB5oBOscNNy30704L8d5xMvz3Mj+oS
k8+1JHWftjsrivbPka/tC0JaAMPFqNSneUE4Td4fKS8jF1mG94Ox+lelhuuM32pjuoaRwEFoG5yl
FMyQnu4Rdsvfbl0L0Q46MS9cE+CHu8I7jvz4pHOrkysdco0z5bXTXjFTAa81M2djVLorsgAglTEV
O0XMr4CSjCDHzc5dAatmgRTnX7Y+O23cWNKMYlBeusFvdJgN/kkZ+zfhMeqB4tUEOdFeRDAhP4v7
XrGou9eU/O76roB/hx8Q4R3zyhIodaAIKMg8RKxTWkVlxDV19HFSDTd7TqOx1J3ThQItdmLv3Wmd
T/19SeDT0ybX+vNUpnhwsishAjzMdIwqiqUiY1OnbHz8fqS5a1360hmbdx67xoDpwDDsWVOPmlEv
80KKjc7/zZM+7T+JlyTE6oW4eUPH77nYKdiaVaV8B4ba+aMBFt/GSk+ArhgBzmlq3GL2/O5VtCzA
pCQBsje6F0I/vYDjKSn47kE5LuuPMSuMK8fjGOMhI7W/K0iz7L0wAPzVid7kpsa5YlSFjAd6qXYP
sfeah0yb6AWXhrl5gxiQLJfZBqq21kfCX/J/g5rBqJOaycAs/pRwVPH9JDu0P9xH2Jj9igceodF7
rV5nkvOoQtwI+dfUCwo1u/D59jcoCHDx0SFn7fyviRx/rDe649kv57jvt+OIp2L7QM0RFcFTCzzB
PtO4IT/dDkqBCkdvldfLjMDYrcQmIbNNH1Ics7X4K3trw+BXoOVpX52Vbu52exCrm64PA/z9EtpZ
RFJO4R9CQjkaRjIPOYImyG7xDSTx30i66L1xXfJIPqKxqcIw0v57btFXpLZW8+VsYIUya4ZXh+p3
ib+uSsjTcLpksy2yHIPJtLT1BXUQ3v5/XzToFt6dWBOgjOqlY8OeUl2It6xAWXdC6eMIQg6YAkLo
nl0a3YPTPdpoJROyS1Bzsn57F/IjIB2Z6MjE6s81qmnt+MUoa5ItGilfUZpreYcZxtHVTDL7+1bH
FYl3a1t8hcZA3L5crBuY6ZNSIZdKlU5x80Yh9t0gL1LqSmSo7V8N5qgR0WyIZ8nUrJYDVe1vsaRj
CreiKKeLoWAOrlLrbLN105GuHLi3BunzzfHZEHVBrF9/DqsgKbFmiCUFq1S2RMdnCEyruzUXATj0
TFrQmmLW0jYV/ijm3DWM/dRKjh1+SlD9MxQQRXY9acyparvKTV7Ek84GzISxdZjltQb6Q2nh78G0
NGXyFh09pcDGCM4S5UfdEBdAkaYiIWdZFg3VWbp45r2gcuFLpeWJWBw/98zNAoUCqGEXKpKMdT1O
d+KCOGINfpsCt9EsYIS7uAXOdUQg+Gqu+FS1H6QacTo366eMnva2rfVss50rZop7t2n6+xR6KZI7
9uvxnRfHx2oHp7PgRfCo1qs/7ghza8DR56ahsZgeE+MKDyvDe2AljcuAJeVx34q+tnZNeXWEqQ4k
3YOsq99XfyiGfHc+6+ladbKPpaOqtfD+MzBjhYCVDr083kj7S93+d9Qhc3BqwsIsE9AAUGXUkXkB
jYiNzyQCAjMyDKjcezqmT8ykUByTrFgRT0NgeVnT+D3BB9SSwW0SRnlLFtxAj0gLKZd2L2UMu0J6
kgYOrV7fTFasBvvDErsxKz+i1NW9rZ7Fq5sBLEC5X06z2kEeiysi9/MxM/cT4wy86snYRUCBEc7l
v1Z2vBfcHc/vFLtcFfl0CN3HeDbgthb7lmYrEBwLD4asB9El73dxNrs/NT5u5LeMRQkJV/aXBB1Z
hjd0o/K44W0PcN7wY0bhj3d49aWzEJAlXEhKjfSo1gA+JX7Gou8Z+AMpggrjWLJlE/kGBb0Wuydj
4Jx6KRv+gI7dEP0XjspBSiuSpUFKNdGfZOLM0uoGA5/q2JpXSAegClLCDf3PD8yEpGRh8O79NdvF
R26rLuM9Idh2+aS5arZXStSl8k+iYK758yL4QLR1V4YhfZoCzUTZCMLTWcvnON9LLv+yeOAeOZJ+
cD+Zf785uPETVbyB11qwEKNGCx446pA8BrE0tsEQXbN/A1XiRLerbxznyQIq6mr2+V/J3TXP78cb
StIWFSBdi5XKwwzWpGQeveiKJqYAu90oAkLy7/Dd7eOIxdLf+g0c6GqcB2dJC9/rpRks9P5B6/w6
6GIL73tTUxR4QPNUKyuNHBuxZaY8i+gMwi+BvK5joFstZuqzRguQ6tRyDCCFeOgne9+dHGUV1ytv
M1fY3+x31AKvnOj+uuNLLTIavk77/zEi6iGQ4pO+r1XduTp7nxS4qcoBIdr9hra8JZiTGQCq8vwh
N8CAiIcmzTxMRHN8Sp59VdpeUXCznY6SL/wDju59aLvUsBS+qJGeqxVzvK7uwVubd7gMXuzTftQp
CK/sVd6TAnyQG16/FvdOY9iltvKWvOvBOfDwAJZbabfNB1cMA6v0rODEGFAsCXFVeqzIJKj0kzXA
MhgTlLD8B/WoVOPxOBCSxwbNdHPvkxs3i1bWaOaRU4OdB53V2BEJblZ/x1J2G5WS0UURbT1Fipv3
1l6OCtYhMajUHWYUezL5qV/F+iOZDh6K6PoFI+g1nrLJz2Ej/hb4b6umspJ37YeEzsVeP15W6Tk7
yNp1a0D2EC5QvZuZFEdv5qCnySFppIxI6KwA2hDQE5/AOHIpMRrJjLRDUkmpgpdCLjCqJzW0RGW+
d32CJmkPDnfujYLaQykmoyf1WJFfhR5eAkYz4ZXblZNip/dqFqDNRLX52t9deTor1fyGrp0D74pi
1MSVkuCFp1e0dENWpOL3trGlzwGn+ac7IMYRi/PCZOFcqNZ44c/A/2LKVceqfa5Zo5IPc/9JHeuf
w2hG75cX92RqcS9CJEbUGPrCJACapTab9Lztg/RShx45grn6gN+IWN5hMt8r4iMt3Dzfs3zx7kFo
gUaG6TGcKFSZcWQAp5B78f1oBmsw//r9Ko15BdnFySqvnKKWxIExOaWx9oiowGSk2zsMNV2hZpco
NvKzlJmix4NPMZ0CB72ckJ24NABd6PrcLkpRQ/gm8ovKxDs6osci5RZS3DqlllvfS0BEZOupbAn8
PXLLAIhyttU5oy4gqENC3hb3cTQuBvmqvgAsuG+50jeMBfB2tLscLQ7osRmMTnsMqTnv2NwVaFAW
w2XkBwSthFhGr8Jt91eG2nXJgo4Ulcsnyavel3f14uKr1h+HOlCJl3CnvwN29vTVL8f2JdtYQnhz
1mdVJSChxC1QJYcQvMItg28mMN9F1fJCHueDXfZ71ul4i1FjKETu9gaaUB079skDFwlZulaGSDZw
K9w7rbBYBp/dh803G0WMwVsMJM0psOPhZlgkErYX0z4CmgHJBd8hdHHuboNDsryKn0GypNWRyJbL
kD2nIN933qsa2HYKdFtR1/2twSamr/m8y2d5be3bhMGw/3A4p7jZOxD2PbRvEmPlIgvfj3sjvvEl
WVEU2J4NcbOx6kgF8ZGHi2a6YZKzQZmHOPlW2/ESkQTZUjhlUroB26LZEGCjw7Vms6qM/0GVvkBa
mmD8eroVwevfdT/cuC9TTMs8x21KcLqRJYzTq57pHMPZOyteEDO37hht0s4Rxa9FvOWWQp3AxY5C
2KdSVZwtDAeXjxfe+0ptNDjYaloszoGJos4hUnnQfArlS6tk6DkyMSYaYsYDBZ/UJf9KFQ1I+hPD
VgKI3D3HAhmlglsDLzFVqechu63mukXXrsGc/KZ+LuH+uBnaVZfWAxm6+W7SgdjYUeKtsu/ipz0w
d1qSnQzBbK5K+AxmkQ9PLCm0egNZFk7LxOOAOV7fIpf2mSauzsyfJUtAHpEbpzmpJ4IEi/0P3QqA
KjcmgjBoFQ1F4F9SywRkPGJpFcN5Wa4dgn8Ed8+PgV2uooWe67Y5W0qx8RK2vPcysHStU0jV03p/
KCYVd6lD3h5CZpMpIbMunC5AtV+305gngktorGbADCamMhzqoBOXXNjqGvcLLTcz7k+pf6f0+iKz
NSY84cmUVJU9b6PJQMHw3QIcj4CwbZ0msv+tWEv7VOALvtcLnOTcFkFTE3GhxjYI2Jqecv7Pa3vA
lo4ZlUKoIWkpVAPt8U1kv1H2TIUloeDP8y9TAYP/1R2nsVghzXgDXFgHPmViJvFWG2MoM389KQTI
JhkimihkC74L8eZdLgbRW4P2Vnge2Xwk/NESMOdsZ5UrPJDBp9ssQW5wJ47k2wZtng6AghlJ8XvJ
vnvGS1mCETcw/UG37RO9aKqj7GvbvxEHK//uN1wKIJHMQTnQLzN3F8JlHI+mfXuSwVZXrlKTQRjB
VK/PWKCWa+Y/HV7rAk49hM8Hoq1f78p2dHpJ0RC0EIVWLtMlgTW/Cse/0Bp5rCkjMAAIHXG69bCg
dFkTaTqMmuBAtO/yQUfFKW7RDjRco/VE/vXUsS3Fnfjbm5McHwo9n+hjZ+Zmw1qd3ggBXgXcDbzQ
nxdsegnekiLQAdf8uhv0of2EhrH38MqwPJAsmdy9muE0muCxT0EARadQ3mLJKhE7QJRgFBqcheLP
yEvMxWFW5vd/Jfr7l3mWcvFbxcr61hqvQpBv4Y1NCtd3C8UQx3+JHkMVaIsuKGcjuW9smKXnnrLK
GUEt185lH7Wz8yO/GY0c18f960J1t8h5PjJzqa7vXjTlcfJ3GL21xButH5D6ca5fcc1qZoyzTDeQ
tUYboiTvEUAxFe4dIRpQEqY/UrRRiVW5S88r7sGUp9PcMLFFt6lVAbJeqIsvPVnILTDA/rzKtmkk
HfyWL3UQg6Pywh45OripvotAd4TVcy3X+1PfYeDVuJvW12H6J9DB77bMi/IQvCJexFukf+lEPMrm
o7HjSMNsiu5R8IEsUl8KRdkI/KBtHmj4QzMINY+uI/PKyZl5j66Fs0X0HzVMIVtsQcHLFH/8DKTK
tcUUE1qsvnZyMMVom01uDbHebUHHkq5Y5CrHi6I5jSs2maY0quc7ob0Vv9nWNfZGrtgT3fa3F/Sk
06SGb5WwnIXg57ynBUdmZMOI4PWAEW64eJkI+npGILu6IRRHQAbgVQfA/caK/l6RYqY6VLERxESK
O0mW+MwmN3yyylzgQHjypBXpa5E36LMzmz/fKsXeSZyUsOT5ah46Yc7ucD3Re5WLguQZPNCSS6AC
irByWsxut+gzWku81saW2F32b62/m5LDEdiny9gnI+WQHGs3azxWNDOzBGLQ9Zt4v524kZBVP6FU
2hWqRFT4al2+eJeOtdXv5/BZpO8/NzsqolygmacifI6afrfSwm4KXV7psiTEmaQXtmsigIsBeKLy
AQeketSvcYJuNPogfCMJobBfJYUXnsaTkqQmHZki/gOwvBQJ97M3sPqOlB+7KZ5HwjDQ+r4L6Wh3
xK18o7wsnQ8gO97a59Fwtgl764/sPHQC+7LAmNyUAvEbOOTNZNwu4umRW4nu6/x+NkeicK3dWpit
Oj/NR0azu3HEUb4EwSK/QewoGIQrq06qCWs0aoz63HDtt1WyKngHR9GUxU/63k71Xur1q2jqGqTN
ZUwkuxL0niC0yNsf6IXoQr4dWPQ2BvuSw/teT/iV6Vyuh1aFe3ktIHfIj1cYfJd6c+YFnh6QFZ/t
afViUg22d43aaHAaVkjcsb/EdmF4CdpjlkNEfMU78CP4y3Rbiu0vjUrYZ4U2JCYqLLvmP21LBxRZ
hRaR/TKRxomWA72J+wyZJyDnoY8de06yQw9Zqzm/CV8Rv0Fub/AUlLOR2p0GAZDYHReb5ByvVjUc
zg+1epQHemD41mqmAnWgJGggHSqDpQ9J2P6ONLfQmGPQfTtKGdDNTYEaA5kD2ZIZomm+3+9Dm2E8
RPk61EZCQod8PbZFOxU4myFdY6f6C8iccodVMLSE4/JIwk6ulSxjoQssI+LLBfa6njFSPhGyIvRj
Toq99OsGthfzhMBQC5/sm+dve8fzvdQUuMreYkiqbV6xiyzHjgdZkISdoG/mJzjE2+zYHFyB+as2
itc8b16erhczuP0e8qDGZpEY7qnhJZC2xck9xIGfOGknNoYKp77k1pJv7UmJEFI8T6Q0A66q1RPd
EzC/vSbbxSS7YAmvG4oROcOr7wkt53pnunj15jIYJPuFkLQy6d9IPIRLS6e+aWGAsEV3SZgKLbvY
pqPgWl227tbX4u8zMPKXdCFrJheaw2UTgAJXRmpoSk8RvHyu8OV9RTIP71SFuZr0jp1zyTfUfJPJ
f/BANTYzFsJCKM8a/NnyJn8ORXgBEWa1bSfRUWIJhCI7klwYvOeJ9dV6fPvxKXPnF/7Hk1nZVYMw
imDC4sxIriIHqvk7Y6gT48PdZuQ8DyKTWuHsoNZRIC/k/X81znSYxQXN5Cw3DP0Rf9pDNmsLkez0
xb+MTF8jYIWJDgUYny+sLbQD/fiqQK3iWsFQKdT+HzJccoIpCiUc96lOXtaW1uOx+pKsECXXK91v
q6i5Td42Db6rvPigZ+0yROGFVR1Fhn96NJpN0YdW4giehKvaVJTEu5f7UmJsdMFuxK/GcJKaqRfz
n7F348UAgPSMm+0JMn/itFl0nSBmXZg3dy7ktXa6GoelSl3WHr+QpeThuQVl83C6NWskii/dVeNs
Y578pHXvplPfsuMWaqiD7VTZ3D5iZyIGlSeSOWqdWgXFEkn2fDyHRmQ752tOm85oWOs4szj7ax8d
63jYTD4sGddzkZmY6/HGO5MFnCBrORhsCzyBd+QUiLa1nmbElDGPDluWUZrUXYx7rt2t4Dm+s1sw
98nzVFw/TI1iHb3seHwX3wT2TPxfsDRNiFXBsVU8OFrt4z2I0vwLDw03/NQw0LF6TJ+rdn+/sjx/
31j6a8QhdVtS7xfn/+l72mkMASLf/yDoRc1iVZlDy0qmDn8qll35M90G7yNb8ovNeGSLYx383ELw
gZbrrNSGMcIVzu/z/kFtlOO+O8jMVbTXUiTqhuGI+UknD+rICd2U8lDfWwKttKguJQK5rj0FecHY
RZMlv8S9YfF+WPpbS4AXxgLM59k/ighqkozexm7m7enHtbkR/iTE15iTOWaKYsJRAphGzX4QJVKg
e2knF4JMYiIPX6uldM/D2ew5hgv3T8y7fTeKjF3Y1W/Guhkkekc3PjrU5V+7FF0MHKLil/dShlvY
cEo1wEdcJM0SJUOmjjkWexnJ6QRNDsvtrxlg5hAtx59zbm6M7BQmNexKUIb5Dm/Xw9JSQvQjHeF1
QY6Wxolk4lVZ/rrBocsN8QJctf5wqtcehZF0bFjvkXd0nm++z9piEAV4Ex+vhoDPBwuBYxPt7Mho
fjC9dwPRgEuxcy7c+xOwmAe0Pc1S8mVgrArf43aLCmVuAIlqW0f5VdvuAMMBCwyoN4F1QBMxnPgM
ZwrCqdXjyQ3pInP/9XJJF5xjcLmH9CTfaEcOIYbNYq9chrOgDC1VRTCpnjN6c4L4j/Kg5lM/CMtU
77ObY6gD3pzQtQ4WYIYLAeDwETQwOThua9iaAN4nSXjYgHhyytWRpgrS+JJ5Wze81eRAl5LMVbn3
6Opo5HZDiW/5kqRBWfMYsgXWM2eHTbmqGcEP510Uqf5LR6RfYDU+dqS5lzeBWG2g0USqdIA5p8Gi
pLpaEI9TqwphDsNvlAvypXrYhSwBq90TJUJXlfRnCDv6X74r2osDf54usUuqcFZRoutiki8FbH/u
0Yya3/H/R08QAVRw2qRIzNYhsJXcflrLEfya3pdt8bVC/ALzI0LOgr2ksNpDRt0MosVJLR3RJEje
bvcOdQe9u8g0ZFOkPkZAg6Fj0T3uT+AkBvsLz3qL5XM7MV5s4MwnACWRlzHzYJshyXhsVR+iQbND
swTY3YvHz5cFELAC1YWFXcQMW3BiDSQSBRYCwQKLlh5xGLG+3ybPbq3BzLSZXz1KDVqsgA8evjFE
jHfbnCdR6dQPyHm7wj1uV7+tWkKjJztV3Ue72liiov4o9s4Yv2JyJaURivwUAqKIFtCJlc+GtIgA
4tk++KjoID2cQMr+M+xKW7bPSo5OKQ9mvNJsMvXU9LXcZb0koN6e21NAJP395cYgC/PB4KFEovlL
Zy+AYnNwS3wUPKb4zO2Z2mS/H3a99FDFbWNUCMU6YdmnJ1y57PiIrAT/kF8YHrmbnvE2wMfQmlY5
j3ql/RJ7eY5RMamoSIx9immFblb3HOp87KNW9pIxJmogY+mFVG8hhis1nYv5q1PeS92lSBsL59jM
t1NO46GoNqRBjsYtE05diWeHHHMKuXx+cFGWyNTcjLzq59oEXZJzjRsy7ByDdRbhXyKBiguRv5el
f0mYSiLog+ODQNwMu8Nwb2HolQcoo/wshPGzNhWuvHmDxr5lWgFelvcyGbFgiGuA+mH1s93RVtb8
d8efLnw3MpG7B20iV6XncQh12N39aKfJx36lo/k9Qaa63+XpHIxZC8bw0znNdqIO9iz+oJvyq/RY
DDVkY3oKdyACd9zTR4XlkUGip6TwNAKIIfsmGSt3F1MraPRqHFnlRxoWbh7Y2S0FeXVi9KJHNsCg
9tkfqhVYPOy3fFVNuYX/aIJQ25pLUmwYA0vVdIJ1MPwSnHqPHvn+yCzuLmGDYCJfkR1+CtRUqd6w
e1rQexqQZWHhAy5yo+e4S3wtnYr2QKQxeU/ecugDtdmFU94zvzr2mRJwrJi8yKECl7A3vlL0xKws
uydV26BwupL+Nb+gmGVTmawc/yNwOw0mzemB1/uf/UYUd/SL0Hx1/UO6DtEDJ38sSrh6irn3eFN6
pdc/t3jOjxNQmgoIa3FTusseoc6BXh4OvyZCdu2jarMLOS9sDYsnkkvcHaqvvYcSN+sdMJbAJ5jD
zYCZX4GNL0YyVx6QZRy7TKZDBcXugxVrjCQ08AUlDpXI4VycIU+WpyoKxb3I80NlG+AGlNDztZ+L
BpyX12qGsxumMj4b3iS8AB4DQkm0slEPYsxhYV5EMu1lbPmFKX90Res9JWcSjP9WFvJO/OeG1ZRw
Am2nt3zM6HJghXkOZqcRQ+gz1McJtXGt6LOwMm26k/qbT3dXNkrvulluKPu9DI2XLk9AHZDLR1l2
5gIvRTI3jSZENS3/xR0lPSounq66Q+RdUsen92gAl8hY68/4l3Ks1J1kdW0MIcIF5JIDbYGMEKJZ
WxZF6RwIdQkRQgkulPHRC127lohge6vI7RmxNyXKjtczyrjwEqKg+IOBfWlSb0W0miheZGk6ggZ9
zl/dY+yqd+d4ZrYdnfAWLSq4vex5n8mmmlsPhExJFT6fm4hP4/aMG/Ph8GRdV9BNDBbrt3LHZPdu
nOhB5jV7M8opGS7sB8RiXQcrxgTsWoOxRiTGLtV+J4izF1jCoejROsiW/QM9b1utUCh/Hg/ZVKVG
xPgxo7rNbqUIIa1h4mmyUqiT9aKovsoVGsOUgzW22XUf8EJJrRzhFn07glRhnp834gKHs3IzEUUE
U9nKVS+Z+9OlsYpsbjiefTC3i1CMWCXz7k/C4+/4no2/q2hBA32iCph7h0vkfd1zx6NVMM0ja71A
DKcsijPlCvF5M4nr3LpYAJK22uOBy1OA80DtQrR8/j/2oipHEjKPdVnRrr5bRWQWu0tAonZLvhuU
UtqE3k2EbdofuHPkvNcwFO9HCoIUdTcn/5Kq9dkHxjhqClCWGn2qiaYnVkWAMNaSh6q8ZE/VYpNa
wq+y
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
J8hsXOmRB+1guZQ2Nk0FZtLfh0P7QqEmRQcydlibT4v+ngXD7jsvCIEtJxcHigapAHqwoJaC2icx
wq4NBXaaQasGuZhuyNe/PPpECB8ZuNqGrDCrJk0bbg9Xn1D8rIa7c+APa4oE8vr1M9Hu1SP/ZhDR
lHpqyiE4WDAnEzbwQyM=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
i63XFcrth7UMoNjIDtJFdvGg204MKqP2xKW7VwmSMHfeqk2BaemK2RTrTWPOn7C3AVjA+hTK4rOe
unOr54b81VJDRu8VjCOcuyAVp7FwHRazyh6O+w0+2qZ/ITwpiQMvYN5PSAxZXf4otGqTguW6o/3u
BF159CigMrxWBpLAfCMh8HhjAcZFlKq8BDFWpRTS32VnqkUHr5zaovcuetRE9KYUPdi2iipUJzL3
c2YeEdGBNrXlLXJkUm35AJr+p7hYldueR7RTJJ0zcjyoUAElJTrIpLxxZI3OK2sEsPlq4hySV/3l
QcBbYMfwy09MlwTkU/pvtJsRxhQV6WxHq7SXxw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RDQmlpcaT+HCd+1tYKm37UnwpPYv6X4YlDG2Ak6rJB9BafLB1qbTwItkV4W6M/1mgHOFS6ktffjn
cSIQt2i2Q5GzjNDarglbRP52NDHA7eaWQpIiPXnsDVSHZuYgzVLhrNz7LJ34j8xHOTsmdkLVjLlQ
EtV7DyiCqgJB2DKS5mI=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
K55/ElY2fz8rbuXXIoWjQxQ3b+VjopLPosX7f21HYlq1rpUzdKgjFt7ObQAbQx1YiOc8f9jXuM/m
zJBJTpngc6Qx1jpk4EUDFi2XNY9sAl30rz3CSjmOHJSQD3p8Ie3KdFgq/XSfxovcLGUavr7d1kOz
oWVSfP5Zufwy00wMgQpmlNFjD45ej6YaDWVZCCWEqSFAXFk+blS+0sfi50w7tcCEKgUwIU7mL2P7
AH+EdKUOqod5a7gdOIL71g23WA48QA1IzP2AcZYi1tWYwqm7jk4wiwxBEebeRZq9G+iOoKy1OCZe
WXQJke+ZnUGrSPhYdOreFVUfDPVT1ZUz6Qtvcw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jG1/RLqdb6ZvCa0CQPtlVwccI9kxjY1dGK59oHdEH2FJRkgAHZdDHNNysttliSit2WVZoA+z+WUK
sK8H2np17aGy97E/8N3IEQT06O5HUOlFY2gIeHRxwH5w/Hti8yl4Rk7Qi+uSLSCczFYOj8Yf18xA
VhHKm+k5wH81YevXTNvuT2x61PlfoPXX5n9mpGMFk0YLHucSW5y7GzkhGi/KXUhMA6QyFcLEaKjK
dMSB/BjkyqmL8sRXNdUeMVtBtOEtRBJd9RQ12yOExNLJ5uZ1dIZP8nS92kBezXuJ0E+bj3ty9TK6
63fhd0isCmFhFvYcYgABurHjoSJfzekRFPwSLg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WuqFbvQ9JrQcMxwtdgJ4DcdxQwbZGq3I7qgQS3edaltTAODYFwstPsyO7J7LQlFdCuZQKRlSgqHf
+DqlZ+vyt1eprUTgGrdUkhClGjO07AFu9v9qANT+vXY9YYtit9bByGCkJW0CYCuLK+MiuJTu/S0k
EW5iu9/nFRQFbESR5a75+S4IdJucZmOQTCwx0mnyJ4zK8Gg5amcBzq6p8L3hulVbD6Lo43Pg/LJ2
EVV7wrcR0F2PkSawbHqsUiV9IaLKZSUIoo2evpKc0kY2gJfHuIOxM91wfaReDgElF29R0+PBs85g
ssYxK1G97T5zcY367N/1Z+pIwB4ASTJaGG89BA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f/nmh0AZcA7x/XphJkLLgcY29zKD6ZcVJTCGpuke4IS7QD6Io+BjDIo2sZo1kgLDhTmr2XhaMLyn
UQtXksvxeDmxIvyehpLc8qOSAI7nk2+s1WcZNgI/+KEt6CKoabIZMn+OjKoUb/aD/Z/9h6uVN62q
KGZ5a5e46ZiWZFZcP3QsA1zRSI7c+pdglcBUa71VnIy0dY3S0wR66do9hB5ugToJvKEjRQJfn1LP
O6B/pVN4JjMoE6KQmEvu8dRlgw7igp+Lv/htZRh12MpFiZFyg6VeG2gasx48sWZ1SjTxhJCr6TbB
2rnDn9kJh9LMhRl+GO24cmbKWTfRx4bGAuBDDw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
sB6M6khQ/uuS2NXGvtnXy3EqGL5kDxMyFTIXCggphxKpYAWUro0jIYE0zHbgjn1Oct40Ig68YDad
1/V7bzQ+cBlwR7S37v9BtBy/XCeiqDOkr2QvhfPPcXMkS2tUSeY1pbXzETna8BNNh3jHRd8rBdvq
PKRBKnsuhBk7Aeawcj1VK+2KiKefeW1RIRlsU6sSoXcLSQK0vDLokJRdB6ysAvTYfCg5fy6LvCVu
kTYDOfyUkwr2VDOehRUVEKOsypqWQ0uzDy5jIk1KWUZ6LbQVB4/sBdO738X/rYpnlFJxFEXKPXWY
OdzxooePGEqXl8oI95pJyjzk94PgF2cXC+2t8kLSl/8gofQdLJhQzznjV3aVZeh27pQm97IPpNB/
lF1jGZZZAEMpQIn+NTtdBkMJyupUZjgJ2RK6Ai4UO1dr5p8Vm2eVv+3mYuW7+tJnOo6TZeGFasai
HeL5+WGyyKwOFKquEzu3cGlfqdX+W8lE6mFnAkA66KSxjPZjhilqNlya

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BkAOY1vsnAkqmm0eEA/wQWzBEMMfBuZMsoF+54mHrqGjQXAgVNcmruXtKEro44M5oTDZxv6OdWjd
/GPH3KDONusMi+v/6s8ivcJRYiXRnRWRCzR9FrCXFZON3/nDr9uMpjWgeR3DLXkKYguZTSq/RYdz
bJMZr+/CcNTfonh40oBQ6/qIjs5F262qKazE06lqRXaW7VVP9+rFFsNxl+aRzUHgTNxWmcaE6G4S
/l34hKNV24LrDcCdi/9klL38F1Z/GHc7ATT/zRxvtRCVdH4zoRX6M0ECVj4217qw40D0Z4TwLIK1
MX6ReYydDMgr/U1JEiIbYwmpUWTHUyRjMLNnHA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QEw/0/xhteu9TssoDElm66gUloAgiCJvDezwNuv7k0sJQid8NncR0r1l6ZxkychYUoQIgIrzJ43F
dpAaEVEPuPAU7Vq1wwItP/+9hLDTifthzGvPGAu/ZgT9hSLYRGE6iQXWJPzeX0k2g5TAsSIpft2C
q1it5dV4LlvRhQgKaGbvvldvsN81h+1AMIa32VghTOVVcq+HbmJ44kls36GWHHIFum24yLChQBZ/
zZ15NSFj75cAhUIUb5UNr/83yqSPVUaPfD9g6ORatQ4NSFIyZsTr9HeAxrUTtnARutR5xmKGHqIC
xY5TcEzmIEjRP+tyEwyLp0WPR46X6OAE315aig==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PBU3IOumauHboJhMX6n/GgGMXEfI5zagnBupJTzHvLesjYPgWCo3FASzjBVtdeFbc01Y5F/hDtQ1
yIiq29KUYhA/aseKQFDG7y3wJDjBKh6aiZxQVth9NhQGR3AvYd5DYqTzTYnjOt6I5FXdP4IkH34J
HPbX5LBU/CoIf7kavZbOku9NXdbwzcjTTa/bYERzbK6EzyaLEhiM7tfYB5h2V2wjueV/wHZCjbno
Q5jN/Wdhu3obwAwJFSXqzAsXGTp1rrDaY0n7tEVw4iExQCW4e5XBAZ7yumgJRwG5kgDCZOtyFHh7
TF4a5WXuz3ZYpsHWbndE1aBvu+24baZZ5mrZ9w==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 25376)
`protect data_block
2LI1gct92FwSH6k+Xh3uAxXpksw8yIbXkOyIhfWapS+nnsnwBMup2tz4mmix/jASBIdqaIHR3nRk
hfawIK5wyyto8tTwgrw6YbkSst0l2Pi+YqMojsidBez4b9MlHDAwzWjC5+Hbb1/q7MofUwtwEH7N
DwyeovbBvLH5nROXa+SOnXzNeftTZ/Zxp273qDnFCIIX6fNcVDmznNy/Q2JT/H7qIpTurlTwwZUG
gonhy607kqY7lJ8rSuZzkClm6ETOoIYkEhgSIznPOx4QICATzHsuw9BKUx84Irr0EHeGwGk88Jcw
8LoahjdHQjAlZFAUpGdv4a3I8MXyLdkhCPoemsKRlZeRlGsNVeQf/32fOdB/w0fcvm2WEC2rM4y7
OUSJNOi5lH4PxEdlCB5WeKSWypDH1aXfzpyJZoj6U8HnrxhMQBo5Ihu/Z9+2tjn/+OzOgio0dHoE
VMZeiC/2XhHpifgy6q3Plwt0ybGvoJQfJAppL7vGpsZBSi1Llys1poGTK9jeSgEMkJv8DBYCc0vX
RfzLFSDV0zcq8bBey2CicYhrK7SOB3JUzB5sFtmoP5WlyfHiRAMZ9S6k/7+pHMB1k5MW+6IzR2ja
UL/9HgT5ZcR347wcpuV610GIM2xHijuRk0idGrxU1gwZF2SfZw1pKWQObyhmpcaJBMCD+stN+KgC
/tjV3iCvaq8msWJYt3j8qHxY29K6U2etnVV/1V93uED34QzWURqke334QvYZppMXKoxt7+cuCvnE
it2U1diQxggGh6dohyGj0wVBc4kPmiej52Ib7Fj0a/NbKVA+vQCsy1u/y2lm1/ZB3WxcarlmUBeA
4Ysfyl9C4iyCzt8VLkCCniJUQDW5W9Q+wmQo42YttYZ1ZQsvlCbOy3kDrG2fiJ9J2Ki7uAqtbhgi
Dsuy4ZimwGr277GSfkDxKDWS9J707k4cpsACh27lbSaiJ4Ye0mOeS40e6GJxJH0gwHq96/xTHU1h
iMzjBVqpNdt1hKY5WOpVLOBqdA40uqCXqiEoF0i/bKNjobxukN4ZWk4qsR81U68Sm5qXkU0x/AQW
cAVI2m7rB0VLu18DiQwMVGn+dRxSDYGAGs9SmhJMdOewBPrYC45bJEz4Z3OHPC3JB25ZegaE7Svv
AYnhOUzgH6bOCgJu7rvnaUHiuS18yn4mXhzmL9LQPA9XJIYd9UfsRMcSzPnlFZfWUTt0GmkCZB72
UCSUahT+LQko2MqJtskrXh9LWLCYcQlRkS8jc8bBck/1PDd1ymrafkOzFX532M96K9E8c/5yjUty
msCVyD9cLoUdM7Ef75DvrYeFharIG1H8/3NCzkdGUWSyODaV/kQd2L0Mu5FbGaXh15i1wmv8Zsg8
eswgd7LFx44BGPlULxkzPhDPHSJlsAqPgCm7XtRIj1+pSdUakY0Cemdw193yI5CrGw+bf8vPJezC
BJG3QMLhpPuPv/dATsxkjUECDTtvSFVbY//DkifgYFhr6T0mTEtWkkZc1CWIf9WqZzbrJ23jZzhz
An4gxy/cc1OPHOfsR4ESPAHqsm8+xrG0+lpB6HAjHaCiIyYsf7vANtdcs48adG8ieLOjviTNwcpz
hncYjmbDR4cSDY+I4X+XdV0RegXPTZTLwBaEvsniSK5mA74PiSLWOdvk8LYdnoZsJsq04xNlIwZ9
oTPHeLgyjJK8AKWjJaDBiP5GLR/TwX9+tJuf3KUyjVfst0jN6VgAjy4LYFJLWg0KIJ5i2IHAbWVf
U4uLpm4N1b8c6CAROrPCwjlfTyiUkohAJdQC+q4IKnv1RVwLBxKJcFT1wc8D1o56PvTBonvOszHx
pNh9tRS400bzv8ZJgJrRZH8RqIxWrGg9VfJtPB6kF6TXVNf6vGBFJ7CshSOHLFgSoxtsRxU864GZ
f5aGyIHKw6XCGsS/aL19hhMDdS9/qFRGR4ip0YEtAwYHUXP6x/VoTrFu5HScCE43cz58Ze+0oqFD
zMT4BYBpbLs6mzJhnx/EE3kIaFVRvthLGjyY84dCSDqieAH7uAG8HGHthPu9vPFnn/WkLtWjjGXD
+j9hx1F5PWZFOEFgS9BiZc1088Hi99RzQYYOVmnzkcLVOEkBcpYTcCgpggjSlIAbcqqm7z/2H+93
eCY4OJqtGlD2XvM4QNSTEelRHrPB4yARB6N3TFWBNCYD4TAG79oGRmspx37sgPosRPUc0U82XI1O
O7BqkNotYNDjOvOuG9aTwY8UjyeOhE39Bi/uJ/cIfoIkwiuqY1mH6Hreu3kn4lvbIuk0urTqSyir
U8ANHJ+9o+3TJUEfUfkv0WNSi5Pk+gSFUyngjDLdpoF3TZOA3T5TlOftV3tfUDz+aGPmK5CvM6O4
yXygd9ExrlVe1uURjQtv9nnErKAvSE+0RV6jcpkMHVg+SSqNLcyDesan7bXN339hGMypDAJwSxg5
DEHbH+8H0RQoh5sECyDEE/vjbUUeqs2djFC0hOlHyWRuuPRHq/XFybRCNEwkYudeBLInpSlsyGvj
wEdFVu7AggLU+iaR8bGXIycdxVYTsEJMeMf2Cf6t8DU2PKMtRdolVKIZhYaIJsVdg49Hxx0CxMpX
2y+Q7oKIdpOvq22BVkzXba/tcEJlZOg/eRfytYlNHycTNFzvrS3O/NikHO4oBAAxr9OcdO8TrcgC
JEpfXmC7qf4abeaCmM+3vBvFEesCzH08wYQw87T75ZEqemjxQhMW9K+Jb+9BsvitXTLKxpXvIARa
8BVdmUfN0sFFAg8bLiW5NFjlydtFA9Z6rptSmvROrk4CEjAndRaPeN4xSJLLdAMxqtKgH5eO8cXc
gk42MWUQ8iM3CmOntLNOXWL0bBkOoh/Bk8NnL1x3vH6e2RKUUactYU3i7p4YFZzmdUoAvVVQo40T
JbsBAWtftNTE56XaZWpaY814IAzii9aibeC7uWMy4WlvYEvCLbls0etCoW9SHH1pv46VtFwBm8Jg
c5nEkt3sX8gSEyQYD7C9j3Ntt744nzxPJWMVXfsncez23APWv/l2YyiT9f5jsqQstVjvPbyguf62
EXeIKwXgOQl2cBvwoqCZ1lAKIl0T9YQVYlCZDCGdRYTmiWqplQNGHUirhfhpFog6CUFss4J7C3YI
grExclFG0y4Dpu00ORmD3YXQ8Q+I9MFUdqrbtXYGg4Efk1fUNKgvvMrYjOWn6SrYh4MKcQ0EqgaX
mvZcOnJB9M2j0iWTm7FnAFfPMZO2O9weclnD023YHq2Q/zL9i1tgUzWej8Fv1VbYAe+4LbZ3032L
AGCoyqfZ1+5sDOixHbD082P9zlqufI22naG1EJjaMPae/Gw8dsry2I+gwVO56GRy1PujJo53BVop
JUckFfKX1JvQ3gOMuRX6DdwbZZ7vY1ybMXfRZcTkFlA/GF8cg1xupgs5rxLQr2iVYpZC5b5KcM8O
D8oKZXDaJkVDP6ec2tGN+Rcwrv3uZmA+Q1pQqAJGM2abKopiMrk+JjTF0bN8jZqpWK/vt8oFyNW5
mKovbpSD7tK4NPwyicXvE1LG5saqWgUbSqqBtXBjsfHjA3zMGZFxUda0JuGOUgvucdt9PB7TixOg
fZ6IfnXU7xJbAmTu5DqN5ZPAuxiF8dQW2XGYbRfU0V2jxTLbIwMhPrEhFqAqt8f8lL1WixVe8LnG
+DTfuVOwCWAPq7pdtB9/lmbOmQBDZTaL6IrP+1JTTP1rrFAvX1A88BWeiUVxOTzcIxR+0Ecifah7
qpwRQo+hH7zW3TJN9YjLNwup9wavWDIcht1dsSZm4rr8OrX3OiucDYU1EW8tqfRYbSgzsF1CXPK3
ScplGgqwnjTRYZ9YoMw4w9dlqDtkDBAHz0SU4Ta91++of+6htTOCQy8cbh3KK2VoecgnU6x0HM2e
f2O1/qM8eywFM2/H2KHLWasenpkf4v+oakBR0h9dsDBQNNsCZ7vvtDnuPeoDFFO9pMekC/Vdtb8S
+CTeeWl7d2M4MpGHpytKohagwKRWR0nPwu47RoCi0+fxphHrSK5hzj35ihGj5a1GhXLT7GdfmorG
k455TiDpifESQ/pFR97yChTUUCYIenpcmEZSuBPxZtJd6CrBnRcy7VCg0IrAnyJXfL9V4uVrm9EE
Bnj9ZSOEq/LmV+A5pR5W251REFQMwDhX9pMk4INjf+T5tqTHz3s7gyFe2QdWkwQ89RYZQLfI2BO2
91svnFrHaAsBD8SBhliNbnUOLKsgvkRX4KgpxpuY6HgWTKdNEmRhfmo6V4dqdLiJUFijbD9S3kG0
CXYGHwopJoBOh3GG+h6jjxIDtQmZeDB7jG6RA6u5+4x+Ledovx5f6/qp2afeXuEnoa7e9EMrYH2F
fNrMiIGToKacYT8RY3K/xbVhOb+PO7faeJ1OHrVuh7QcYL9iLnWYoKIRdgZY29pcGnuiAFnbY/HK
4K/oG+9e5LdxDQ2/fnpAcBgaJN4Dr4q4tsdMidfVuJMkgYRhwaakM4Eb9T5kAOzeshA5ODeKNHqQ
z1nn34z3sPa6CUfDIP4ADZ+CHfiHWnQMI6Yh44UKeuve1mR+l11HW1PkHGQycc6mDz2PFES6ANG3
AGuT96yT7o0D1e021UymTMtK54KYu0Fl8+KecPlvh8Hecb9u1+j8m0YGyUyBqUgmfVeC+VplmFaQ
UzlyvybMo/4CZ2gOtk7iHLnc/H4fxThAJOD6IQbMbViKMUyaxyY2HBT0A2m5eXfGfNgBn0URuutF
OwUDMlMme/4bZNMg4pb+0aClcSV4wD5Fu82p9fKbJBNqjpzwjftzrF/PXppmfZzP4xaQ9/sZNnT3
/+1H3OnHjkTiqX1G0i+U5ewxiNLeR5uRWTTEmCUWneOJbsG2ho4/OEwQEw+/3wUj8Bes6cGq0PIm
2Fb2LARtZh9bCoIJ1li+t+DBDngFhuH9KKp3BJtpbBkijPIEz+fD8VORNkXK/mozzz8UMvrqux6o
YWBhpCMPDmuD2px7bwpAmeikKT5R9TDzJAUGedHW+Jw1nu9LTLpoTe1QSy75CbFV2+ZHL1uGBkEf
QN+S3apQmozVODBUFWQCjceSJLwJMT0KHnXAy0/kY+Vhl1a8Oqtt86F+soDG05sQMGAgjOFZWgSm
nftGgNVIsMtF6bLlwG4V7DwRYU69TwfpB/fvTNERD5++VReGEkdEJRCexynUIuS5UwRRibRuBl+C
VDnIRj3bbZsPL0GOxVjLEFWLTYr26ZGZ9to+MC2q4BPx52zdrLhHxCMXRBNnaGuMP+dkjbgh5gUF
NeHbmhVrBNMAaXNiQ0yBHiqOGIsD5MEe8yxCij9LWr104gvNSRowuDCncUmoqtl+ZAd+9MnMjhUt
KHzqQneJouiIpsVIJj5m9xdv1QfWPaFknt+T0wB9fDOfkAZFZZf9diTWkTwo6Qc9K1b4gpXGhE5t
sXvxSJz8t7nu7WiSzadsKXjN1OricIABFsjRTsDV+5HThrN0eWeqZZyVcm8cjbxnziLiVtZHndhy
VtBS9836l/AfkNa44rifCmwlaO9bmWtE/XGCVcOKPN5aGh5ywYQUYVy8/zG+L5dbLiGATxpTkq12
4s3f4ikozZp+rDW2RomtRlN1WxxoqMuXt/7jibc7yDkCckgs7eiO9xAtPxRmQODzbODsgl+58PAs
gAReKsLJusQmQxizxKY1p6zBGnGbGPvkdYUQhZSNvJorDC+xtv++CkmT6qQ0eb8TDnldjh7zhp+i
+gdke7/WjY4YtNGi2WPWvbt41NNSA9oYFz+l3vxJ8//0yfOXsj6WO5kZQYEdXkgyWx1IdWXLIxMj
SL47UoCQYgJEG6+YK5xNfDK4nM8zhUh1peHF1IGcv1l1y22WlLKj37xL+kk8DhsLXQb2Zf/KQlAo
vo1oWElQCfVAYDLdRLt0YGXLzVsYIvkzM2fFe2B1JQLgOAuC1HIb0HRvPCLL5PdEasOQeWnmkx09
hIlb/NZ6glxZ2l5OrWd+0ronTxH48Oyn9ICBsOFWsR8wMQh5ULoVLnolJwW9VT1s1oBHgx25FecU
TGG8h75Jlp3Rq9boT2ZAqbYsC45R2BAxyk3pMw4pkxIwW+5RngAizXE+w758kYWp0vG52iIwGpvN
agnEcmkKOB7h9cZApaa6CpwPeBFGzCYb4Q8NA+yksM2UkKSso6ANls0Qh067pVa1JYmTxvErGjmk
LL5tgRWQkW9QuqQekHgJSuOkZ9jVRMDB6Hk0f56hZ5E/S1r744i0jijNzLi/Vm05C9h7Wde9fmGY
k2tk+kps1uHe0Rkgnq/fiR0TIW2JbIv73dxCJRqO5LcV2MEw2nWrEZIIukgvSvEzYvLeERZdPeAY
mIJ5apBtd3cbRVpXTUqiyzAOg5O/wn8LG87jtWkqI+EO4SpNYQBWjfnYj2WRz053Jy3Ysvh5uTEX
0xsjWIpSlaMYB35Fe29hiMf4g4wQIpj4CsrGtpPAkkrhLZxaAGk76WhqsraSdU7xBivRgp37NQmo
l0XnYfurtzB5IKHjmsejdnqheKjgfM2xVYCwhYiXy7GAzhP3StyukZtSGVu7goAcYQJ1Rmw/NCZQ
zaojAcrDKoUNvLqYbUWv07Dv53ThoCaPfRo4aJ8DrvvC6dM7NfAlSdnr++qwFbkkGFjrS4aWbZGw
7GX8oRLERs9IURgVK1Zl9zkpLsETqkV8/XWcV0MUyJ9quGUU4hy4zu1fheduDDs4JkgjYsnZ9CfK
tmpLqBTcvJ8w5WD0Vt18ESXgOyLxYGaGlXg2iLqtARYe/x51eMDMZm4Bpjbr7NQkxWoDJ0a0v37d
oIuRcjyduTwVrUJOSKXpvRQr+qVWyTlCV/l4YLMRJR/TtiNWgP7iqxwwVlBvV3ohLPg30L5IAzzi
luzvxoLgZfJt4eXd2+pnSo/rfyqJZRGfSEoniM6ZMz4OYnLWrLEdY6VTtjKVUJA9c/zsX2rIppqZ
dWXkei4NdKt+QlKdUq4X2IOxKa1zBIPTm24gNegHECuIalND1M4Ru7EqgtI2x4USesjy2QP99cXY
T4+tcLG87LWtz+LDSS2xtShcZSTSOg9ilGqGYwN1RjBXzLEG2OxzH680tuAqS0ox7q1rO2vVk75S
Jw+U1+URxnn1y+FJNPKTpddVXjPhQ+GjMjupnTjYJr5ij73mTwIWZiSOHZc2sdi3Q0IQfdJir3Zh
/EeoYwJ6ZwQ3gO7CkuC39lpPnw0d0xRgGvMbeL6P6KZb4Ps2sR+yLaciObAaAbLIwejIWHNM/7Gy
8RTkbYBsHU1ReCEf5uEXQEpG5O10CKsi/Okds261cZkRk9KAQzaFtqkWlcn7AGepZ6KdvUWfozeW
0gOjE3NTO8Snp88yzcch3ICpGf5zjT7CpPsOyd0Bg8tMvn49B4qoTCJoIHTw07X/sE0SGWKEa0G1
rtxsqUTHg6Lugild8lf7vbxbJBmtF8lw+etzj6bZ6QBjsk64F4qhsOQxATJQxdAkYJK3RHEjJ/U9
9ZMWpMYRdAwRnNDTvHklW9rlWH1A5wbuOPRJ2NpnITkA74yQenW24MMN/GiJvzIyW8AUwH1ijeBJ
cTIrR3lzJNKyTetna0Ibf2IwqRroHmdQu4JU6WGF/7qJAKKOGyp7f+0ZmoBGW9zGpgzeK0K7g0bH
y+cjg5KCS0zw7utf+/6hp+lRFxEIrzNkbph2yz7bgXDZC4ks/mS5t16NOyY9aFbhMWXs50v4RRcS
Y8OGo33lAUkgNN7Y1Y6EiQxKzO2phx8xSwJCGhq+3ob6weWT2JSLYz2tJUupqWouUjB0cz5SDM7a
cWTOWU2X3vqPsj8v0zEW96H70kXbRu5XZ/Iw4QT50b3xEcFfbp5RRxmjxjyHsrYy0uKRtww+JTIg
ILtw+otza5CTk/bMvv/Qk2yViiuRZlNej+zURZAmnIgjH0drnurG27afqZXkCu011mo8XtJnSCQp
BJaM7uGPTYzxzwaF2JVHyY3yKhm+kyEB+hZQyG9+k0TEmggQhvXvVGa/IGZnYambwjsRVaVcNSu0
bBUHe+gQaovNfWevi+wnOTpFQFse9DnOfjTvfqLpo9W1rwQS6GQgC8bgrteGZbbjxoWrhh4aNRo9
WlG8QK6vIA4BTATB6OoSgUoNr5S7kN0hlt/qzGhfrjdk5sIjwAHM99aVjmuO1RvmBdaKJZoDX+8Q
+w2ME/qLIHNT2vEIv6epo6S7oHjxvEQI1c4F8pbsuen7nrrzuY47YzsGDFU7CKCAPtYeG1HvoMjq
vywhe35ZmQNBcU1tLe9T0T/08DPJd+KFyJSrjia36pw1Z7A8yAGqGFxZ7Hs0l1UTbXZ1Ko0RSouU
DghL7TJQKDiUigKZbU/+KOKDmS+e1TCAWqYGaVUvphpkq47oU3C+qcHlaJHgbQ1Nb7jV9MlqTgyu
0EoedT7Cc2Xm6dXvgA+nIskAM5yoMfT17+hLHjnnf3pySLo1RZDA1jtwGcrm1rGDZTKzjJ6PXv/I
i8O0LpZU+KEy0wRJ3OMFhDgQuLeGVZvj1OTX+V5N9FYYi+a34wsTRKt1gkMF9qKGWW5fhZC7W88u
BrWKjmvbzG6B24ZbZNBwbi4xqjMUtp0g/VHwdDMOHExxfOwwfB3DNhOS7XoZRYC//bH0x5DSc9nE
mBkTS9AV38b0r0/mzmiBNvU1IaSG0erq7SXHmBpjm8ZW54SkoZoKOUPeEvbpS7Q/07UGVt7WbcoD
PWQGgWRSc+4eYQBD66pAxCbkJQZUdxzqd0Y4mQ2KsQPWOJYmF/mmltCwLQBJdHYCWYJg1q+TwoXh
1bPzTpfBSwHxLia5sexfu53S4KtSGdRjBINQwTsEHfj9x2zPP2QPP2WEh/4GBfas/DbduZaIijQe
t7j1ZyJRMN5num6Rkei1p+1JSTVOQf2Fj/tsPWZige9CRR1ClN6wCP6KyAZwGR/WDssskGvZH/Jf
7Q/TghGOoi8jeDKGH9Xx7K0x3S4rzrzvjzZW5D3gojOFltXBXD7mZZxkdQpHvyIs+1b589Jy29oL
CxZ7ph35GR1v5B/AdFnIlCabh9tCk51xBLH2UlTGAxZ8X/Mc+mN3Ug+u7RGoPSnimH9tLVjJXNpu
Iel7FUJaaz8igAZ6aq07rE6Yhnd5nk+qzRcv7HtLqpSlowBvHLF1mwsaZSLQxxQJJq0vF9pFWpFM
/8I2n1SCu7eqnk2tHj0mHd/QNO0IqW0wp7cejmR9+O780rzpS9JKAcPNYKhgpOzzr0F1IRTbfmmt
lIH50F9FbmsxO7SJXD5HpmAg8TqqNvrmk5OWH06xlClBpNGhyL++/x4vwbdoH2sAad7/mdpGs7d4
StwcH88BmBaRqJYd2qpAnBkYokeVGuWUMD16nawH7tTthVjzbSX+aW+K4i347xvl3jzLHEVXYdKQ
i3454F1yvRMr7rCrk9sKfyoEXpFC5PiTPwjcZdxrEMmUGkujwGNS50y+ZVrpcnnvN386DxvprVJV
gk6XuY2IJ186vPGSueglRnxjV3qeqoeqxP+LgZTa5uWnaTRgPzEdLb6moD/HRQIDtR3SrOVAwRKb
rm0aPxlk4gtzhX6hK4nZ4kI6YR2M/FE0hmUvEYBK1UmjR7HWVZGJrB6OckyGAObVtdRyZUBzJY/j
FzguSP+OCwnJ+ka/yr+yLfs6D6pfb65r85ZtEVvCeZnY0556sLFWwh1Y6J9PoCEQjnZuHxMfNwZ8
E87vbVXWE4FXGsfCplZyC2PtvB2FYMMPP9rRU/qiDk0HDvr1w8NBPrDpNbXZkuKBGb98Ci2STKod
WlnlXUS/xk2z7ZPxLRjcWt/FOWL+EjnqR1yXBTjq3NitnLyDt89I4MTiKO01UQ+uZoyfWDwpjWbO
uP7C11CNGwNa2SOKf/S6cCDvb4r1CByQxPaoOBAbGgGwRqDMmrTNRizR1Pox3Cq6TzoLhAG+U69I
aDEEYlj2x8emUDRxSI4BeK5fCBN5wioiS6ujdEGML+0cjqpMhav1rqWB4dwNCakPO+AuAPfL7K2y
mu6yQyxz9Jcp1pn2FUnhwthMCIesDKwbh/T+JK7p3cGioeTjoHOs2KmBoOYDbg1ZY9kRy53vaXL4
YBlcHle8bdHSqVqZVdhJQYuGizMU7+yjeEftsCOrCcVcUgPbxFQj+ylLhjOcR7yR6+1qFa8BXvqR
xuMgHS9WyUwJPkHPpTs9koTgEc2ZVlkZGZO5tosno2JDUdJ5J824dRt07Ne/JHdajjtYnBWjcKOR
DOd5pRdgNnLIyNqVoaILGz562xSFgXn4Q5CIgka3QxSqD4qw118bPw6P+Wy98vIs+nJYHviWhssF
a/zukzftmOhtfK0OJksF9Hdbesp6MrfR5S2a6MNTJL9jN6hnbDZ+6Bjzrh5dXRnkSKiWygPv/Gnw
yePBy6orI7aNnghRzg474tuZCUMqi/oMZG1ah+txNjl+roImvaUpZyrAP4JjzJijBQrWAuNnBDAn
JnmFtG63OxAbZG2zGhyf+QPRmdqCMGYhkwxqTriOC3H1OPWukXhzqUzaZJVv0RRRDw7oONGnkmhJ
bTb/hosHVxUGilZ44ATln1ksxSwXveLDZg7LmQTokdWO2SHcxzBRv0RE8G1zBSz61hnB5WhSTwqa
74V/HU/Njc7fmwJlj6LsBdQBXmQOkemYG+XqQMxweG6UE3ICQ+EzSJ8ijjLTuyOp61GfTEBwP451
DeGOrn+scCbf3JiDCgxuZf+mpv6qUHjXrYiCnYoe40mDe1/wBRJjN+XsAHrJgEi42WD9KTclUGLX
V2v3qAPySjg9kTnBGIf7vHvwzeTB7CH/5uvkbj0ExSYiWGH7k+dhpPtcavl/XTAXzxT3EQIPlyDJ
vLqukqKT0Fkhc6hyZn1eAARgFj0ITW0Zg9dlqIiJ5+jEMQTwvQV/qjXXiqKZUqyHgo5OirK58BlJ
FKKLJGNElVbpA6QYEpwH/lmN6wZCRHIPk0mmrk4el2gxRfWA3rjJX8yPHUHvaoAZEdaTFMFxnOqP
4eFTGeI3VnsDTjHzCGz0pZ5reY/2q46MjXg7BTy1KXVdhKz6QfhBk6VlpUm4ZSThxc+GIiZGuOx0
d7JIk5df6GdWNRqkn1uTddbFDx0jgCc49BLU63ZocFXyUHpvzfOgCPrG64wzOcdIcyM2VbsrXPUF
d3YgCme5HuxxEcnHRYToLJRxZ/E4RRbN0Lqjg4H3MunmS5nKR6C8gQREBBHW3NVBF8pPxk+9z1HB
RH8ep7H1JdCWEhoIlNPbKxg3Uq03usm/40VRwjFRMsMfHUXhnTZecqs96r5OJmSjhMEM32L0qHxV
KgYFQSIX5KIuYECD5J29Sb/Zyman2YICN4nCYpHzlHjPvaXXsPNEa4h0PGqN1HYWICMp9WYpuIvo
GPIEk8h2YP5dGFe2Nnqslqs8oJhsvcY3k6W8NIP7hMEnYIl+rq3gU2tOPK11ugOpRHMo6ONIvFgk
M2QQdaQDduO9RMTRJn6TkCtIlFVzrJNhToKAbSr6Cgo9e2oLR/1vaO2zjjqWwVZQgyXUM8M95PX6
39XGs30TLmwWkX241U3NY3yLzYg0ObExVvyt5+whf/XtUfGhdsW9xMlsiSpCbX1pZucuB3tcxpCP
9E70N5HV2pmc27ig3XLT5zdnFnaR2SH+I4erW9zWniFEcG2xVvtM5zmogUHKamG3Z64Np7ca8yG2
OUWa2mWla7ATRH43JMNl50LwZT48k+Dh5Ipfpqi63s66GAxPKeJZ1CkUtwND7EhkWNfSEp2NTRRL
D2cTPRMyYUDrXCS4y6VYnqPJ+/q9zJ6tryn1D3Sofxfj3gT+blXkloiMHSf/fobb2gBL31voBKlc
WyMgyGTnAUeMx7vX9cfMzcgX2VMd7EGlZREVeSK+J3fIAX2416MCZi8TSa2O02Da6Qt6X40h3CWY
pYVFF/wsxfnhFNU9khXhnh9AetwD8ipLybPI+2BQygyTNrhFCyhf9twy8izkDFox/w9AOA9kkLya
eomcHHL5V+mvt+IgPS1cz7/cFD5t0kKAhiKM/rbUJP7CTwK089wSk8B120EaO434lE561mpuPXM0
D9zaFWnAp/MfxQG4ulaGTTsZOcXWXcPjE/Sek30d/XmfBrK2Ddv9Z2wZhjbETIMoPOPbDPCHHbMj
lCHjFgcxRnElupVw1bXZMZvrtOOeoOo/dbQT3wxvCZ/U93VJNmh2g6lDOiXBxwrA3M5c5Ro3YeZc
aEpPflyEM2n3+qtCb37oSZgmExc3ooLm+5llqRmEYwfMs40LiHAjWw+ROOZG9pvNowPyEJyo7gsJ
JoO5G8QC7X5TiLgPZh4vaBIzBIbuDb1Nd7x75tiDxCBLMT+2WPyILJvuUe6tPqghlCYk09MEy419
0OSa9XlcF2BPACYJGGDf2E7U72HdGWfPkPHCww1j5TTA5mhTaCZL3tID+WfPlTzvvN71z/h2fWzk
QWrD4CnLRq1ouHwNyrrJVg2NepiVWxenrCfBF1Sc6yq4Ns2cRtPQriARbqIBhe+xPguQTwDe97IL
g+hPLh6voEofamAW5vHjPs62iLNnynp17cEjiyUCvas4KTqrvOc5WKd+sW/g8R0HXUIbUp9PtmId
J68kCK9rg8FOiVvgn5LCT8Mb6QJ1rux/E5X/haEXIz2rGmqmrMExIzboz/hCltp/lOTYJSaXJGwk
bFIMqK2oQrmAOSeR6N/UhqIJhVEKezJCCbxkg/DatJlkIBAM+ZmJemnXlqMfkYwcy7/9Zj2RBWl0
TikkZ5yuFyzU8Oh0gaHiZu9wXzC7DrGgxGxuyVKjtT2IKtGT+1JnwNWa0dwqKtlbUOSyXrdd1Co6
dWLGrIUqtUmtTPUqQwIbEkRUYdvS05erywkeqOZvQz6Celg8c09cdeRT7/VDBY7hpLBSLl02IT0A
VzpJdtyBY13TaP5hXZt28H2VdeWX7UmVsgspaLj2MfEd8hJJxJ3UtSQwflmZQ/GabRaN3y/9EmGm
JFym6/K4r0UBQB5uCYm0NACPn+WDU1xECZlgQPNlTQQxfWbG2W6EbJFuGC10tjM7Vk6yrXi4AHcG
kIvx0AxifmUblxab9u1SLBXZefF6CXmwWOr2BhIHVYqt7QWuegBHl43ZFxZ9lqbb3td1aI7RrqXU
WkqBmkZRYm53EvHUSzjTOuZ5FKVla8/OwzNITFYnyNQ0UzVI9xBm92AWsqL/t3p9SnzL4J2ozYdh
npBnUVVM57XgdUuNPGODqdK3x7/PQyN9ttW1pq8m9bagB9Y4PwmSf8l6cdJI73C4TBf0C801gCPP
H2YhqebvZ9U+GSKkSzVN7zAkPQ/XUZfoWxqcO3V2J9qplO7XRugyXxJesRLEjCwx8JLLUP3Vj9fi
hm4doMe/XrkSlgScd4kVRpJx/SXn98NhjvuoW8a8e8mSoXwz/hIl0xaMXuR0/ikV6tcWsnGk2tv3
EQfBKAArf3twjZpXZYgN0zDHk6xJIASvoeDvs+6dEvEqEsUU2qKEgNhVlNdX9/EJU05ZAGSk4HIL
w7bQ5axhDkYshSdEfwKGaQRFTN4oEM5HlBYCT0aa5h9fki3JjAyLcwYiSxtpoPqNPHVPOZx9Q/09
JE+AVoc5pn1mthykil+R/iCXCWFfxn6nZrX6rNvHfnefpf3bk5/3Sv/yyv3OB+JykVEND6NAnWBi
jrOpTPdvH3hImCJRZyORFrSVWJlEhBYkPEgx4TJYERxxjccOCzJLE0b2MsQwdYR+VzLm9CmGl6xw
GzsVndxJwRupjxWX6ZB2x++glCJXZYzacia4BUtmY8paD+0uBE6/m7anx3EQzvZXKGZLOK0TakhH
mQ8xdcsz2JT6W80z7OkGCAFC7tfSJWRovRvxbNEr6wpucAyIANPOdr+IRcL8qI9DgBJgnO8Yx2J/
EN77mkQOmHr2S1wS1zAR8QNyBfHXcI5Yyy/DOb/BRpXAPfOvsuugck0tzkdOxzgIoRoXD0k03LZr
n3TC4Ifu0B6syqs8ifH0D0Bw1gbYn02AxXmAhSJKab+pMJSs0KQz4myNEIviSdDsKb1Cgt7JOAkT
1yB82l5VIm63kd/9npCuAYwHw3aXM7b8LPYitYskC7uk+TEHsAFqfdWQPrKFltrm6R032EDEth4T
KnfJbkaEB4IYwUPfwTSFIpTY1coSSWZdRK7UXnrKNDqhGP/C88htDC4CuyYvo8wZuTtdakHrS+CA
5LQIqlzmVJwn0hPS3tFSD9K/ZpauePEkFYFLZk1n/FDNz40dW50Vf0Sa9QdkEOeWUiiYjcSNqa8o
MIuK44hVFx4dNizjnlxTkBYlit+xGsw3ao4h/6c0GbwA4vBIBb8/sARMb+AzXi9dGq2whmx2Tb2e
6as0mhZOrlzMwOyrbXqDig4KlKGTgMr9AZgQb+iQMl454MEaxMcBlAeTPYA1kcbrVwE4zqgkzmNx
CnG5+hIjK9lMoGc3Wohje4v2tNPxV5j4P7WvQZAMVzI4xxV7eOySIvr4KazZ06CT8IrDrp0m0OhS
VXjffxxFnFl/FFIOkNaui7iLCykWa/8EOQNts2Ayy7gqyPWNgyr3aGN1RXyxRvZ40lT3J+M0ZMjZ
jmu9CUe+LYbOOQI6fNj1KY2XgNFVxHOzxRyowiz11Yp6dtR5WYlt3k+Punz6vdg80Im8bH4ZiuTp
mE9gAB9yr7VRjpcJXK5dD+4c1T+XSd3AnoiKSNWZBumAW46lr1LczPhpgQ2Vn5od4/0ZRlMJpuxT
//lmISayqvzrf/ZOPqA8/t8CHKgC2N4Xn64OpquRX4W1QruB22OasiMc2exOTrazR+VB47JXgLF1
FDKY8iBbpz3N8gBlpf5Yq6SB4efMWdy5QD1RVRyGEHwZ8ni7V4TGZkaJmCJlvuv7XQVhJhQjGvdf
Gu/trJYfryfzJNNTmjtoDiO4IAlTODkM5aZu3ncbrh9FhS60Dz4XxLJ2KUXHXmIN2RDke1Tw8A5T
nWXP54li1bS3LKRizrSxori+5rOSg+Ben28qy/gpKRTR/39TTnOWFnvPlT6O/AN2CM6IdV4YuBOI
2CRkV8E2U1ode/ZKRtDc1p7xIu6w3ATX6ik+ykZpYafwQ4l7AKime6wsP0L45Tp8Qbrg8g/FxC3j
YIG3LECpDdNKEkPErz13eb04kNszx8tDWI7Nb2MGON2NKOjZzOO9H3icam4frvNVzdHivl+/kaFQ
KcvvrQdbwkd+i+zcEICkmwtzFq78xBanhrd1XafrYEamwlPijr8jOZlkEe+Dvz/53ZGA0EGfmjHl
uTBDEEbftXNUe11sMXmG/HnWfgFKIThInZXLgzeURDqUJwSsA9og/hN2cySiKDrIk6FcBry/4VCh
LYJBGOyE9PaBK4QLVbSzNMwyquDvCjTGo6ZV11+tz3rHLR5R4hheN/r0GJTUUBscDvLmxQCBf3CQ
jHrhgpJltjLzibEEGpbNthAT0eVjeODFF81Nbfx4VCKeY5Xc9FfdR2fqp2jbKXlGFGt+2bwcB9Ms
Zyu45v8fjB5cydrJXANkb2vx6n6sSTR9xuxLgclHPjzqljOrcMuGpD9GiSHNkcjs8jgd9412E+6l
+Z7qJmbmvQ5adIi40psvCBBs7zc5+Itsi0PS3RFD+p7/NsplVe/ZS6AH38c1l3O6MJRbUB/j7giZ
vf5vroiMjBqhgbpYfFPYDxkdDtlehmZuqvmsglx8W3kMl5Y6rLzpXwXHuWYYCMxahS87M7RtQrAp
najsPWOJgQgIWftgDEhmWKxCPkGvML7Uut7nDzhXxReu7O7KJD82aho2aGhykgiznAHgCZZiC9GA
pg0BVLHBvT4tPoqaIVw3liGkLkOx+rLKK/TC4/ryslsuXDnViJOz5k0jG0qfwrk4YaXj9cLtH4lq
/E1HsLlDGuIf+AAVRpz/wZ1JwzPunSCosFH6TDIPE8YHXo3RsIAxXwI1e5BW6ohIXE19eXax5kJu
74TP4Gl1zxrjHQZGVaiiNe23ydSLgqbXQPM7qgQMBTmsQxwNsDach8NKXtwL0kBPuAB0UVjug89k
ejMK5YIwU5UQGj2or7oW4O5VZ4MI3umNS/iKPNvDHETUWx2BXIjZy0LIMkHe+kDAZkc1O6YsMwQa
bCdSUtlSH1n9k8j2FBnwKxEcXc4MYJ0k91c6FGQVzZuPg6DRVx/pE/u04QNZUzQlotE2hNGO+fuk
7w6J6/N7M8HhmGPnuuadjF7/dNV7wK2z7Vd5xCcKNnX7I/a7ZtcMWlKk/tla+Mkjhb76CfSnpqvq
KAnYm2DLc3i9f9oYhXg/6mZbQ5PtKmnaqDaxHaEWWPZ6CXyoBp6WRPrVLca2jsdvZDH1rl5QELc9
3/ZkAtAMo2lJwkb9aJwRissShXPzHUwm9iBM2fwnD5cnm0e/Dml/OxS3FsivUqbSuOzBmIANFsSR
tSHP7A9YR9e0BBtfayWrVC3b6hF0BUsQvAJnEn9/pR/s7WZYdbldG/OIA4KV6Et0yCUD0A0ileYG
S7NiSSslzVRakibhXT7qrnPm2Yo5q60OpsLbbaBX7GOqRrynes5NaLPR8TZ/pOSfJ8yz2o/M3Oog
RWfG5bUwrjMHgDGYBhC7VLg8l6cHH8orxFLNV9rOV12q/Y7LP00gmIihiTD9K/ylcXlJmiX6vMT+
fE30XcAkKFpGpvopgCi9MHKkUN1D9qngtWJLN1fXSHwcsZaFWDfWlCxtibtPvrRvsHS2r8lCSlVv
KRxD1RXX8u/qDE8l2HF/shKvuovf0Xc33Ys61r1R9r6BiUJ077aNiPkXt6oFNdIwKWtx1zCSS2NV
XfV1HaVK/4yqbHSaPmif7x2k4B7icyEto9NuixMifZX0tiJXlSlsfGAdT9SNt3FA4GY4DHbJmIwk
CrA6fnEBhAUJA3ByzxzJg6U4EMyqy3UR1gCZmFS25VZ+U2eqvxih3aSUW3nDOGXf+akIxS5TykqQ
wuRkktarv38/IHDPX83FcxfYqqBRkdnvOUqKax5pPQ92nZC0K1UdnzZnJBmu4pC8DJGOws/XJMmR
85v5FeoiX8XIIp1ordWoizrLBmQ074rWTq/vmMaw23XS6pjTzvFycAM3XpJRKcdXSiPTC4hmgh6+
aGXxVjBgblfH2IG4eadbTeMf86bAjdXTnZ1qdj2MareHrYHoZJEEJgPyp0XlclAJ7eWS+tPrF5Wh
HRhssc8ADdYn6x0du+nBX82dJfDuIRpN6byKbTHLDsYng0Jat7El3Wg3rgUGb1sOrrMsT1D0682b
GRC7MbfYiq7BUxOVExgNPHozmiUeOwhC3xvS3D24QBOKwQ4a5DooeuakFfTnLTTe0FZmHaxWDPwn
C2Nq1Z6ztCR1UYw9ukLuXEv8iKdqIAnj1GKmdAOeyuI8j5A0VgSH3583wLl+tHSediCOtHDjCCKi
5Trr6oB42doy5Zh3GXpw4gKMmE9W33Of9+MxxhbApOrqaJdrQUg2sMVrF6scYPnqQscYuN7X0YkR
df7QlzhujL5MrjqHcFbz3cGOy0PHVqkgHV6hRTEeGkRaPS3szGzsbemfBGXg38NdwDSzUBS/J625
Y2bdUYfNfsm5lxQff4ytbmwJ1JFiBz2P5sdYa1kjPvFHwkF8kGwTVY4Y5wcZNjZat/ZSt14wWxyv
302Wd/2iwFxaxjycdGpc0JAqj4aGODlk5w/Kkqqk9in0iwYpmSLMFyJYq7fGSxknhWzmJKnEgGOV
UWtqkrj4e98OkNyifig6lrndFGZC1/8bZJKRLM0II2EQIF4V7esPw50+wc1ozSCZ3V8liEr/HI1G
EMWqyF7XfgtYDZQopjJgXcx0au7b6TAzzVKwItd+DKw0PwhaNFoJZdsxCuOZDl7rQhbbupLZZLk1
Tp0nqVRYF07YZZ1yQ/BjjyWHzjDAwuBFvdHD5P+wBrt5kTHcTg9KSxsECBqsJj20CSVf5Kig/K4e
jEsvtJgp/C3Z9b1Q0zUAlnHxe7xCQDTQI/MT9TAL6miPIIiCqYSOq3qw383n+adAspaAp7ZUIn/m
nkEnFPj5WchQWUhJlBxrFWuk01c9uLcXMBdxnbhLhjMVnJO21nRF1o/KhXkS7gl745saHwkeGGgD
P2mcivqadDMMyc4x6M7wsy/94esxDyEQUVuvG6mt4yg9lKlIVCfgChIKAi05ihnjKspcRuAH42pg
XjeBJkPEHt8vwLkh/P9mXczxw6jjJ2aeXlZ4pW0darc6RqKWG+Mzwg4fWE/1hNE08GJv8gkRdIh/
WPH/ihRBvLBttdv7Ffut7rstGPBy0NADnouo+jAKHmFj/2pBFr42WXrJUQ9NHs4Q+Q3ExLnWqO7x
DFo8CSL1MG0aJf99NomFgAkycGsh6dw8kswAJeFAi0tygle0brH4L/8xzXAbM8ryxu8Bz623dzH9
e7XhoU6lj/dsKcgAafsaCMgniQ4nxT5RBYW2KBt67VDy/nisLTeEG+3UFhFr/M8C+dEoMJc9ytKj
fA89w8a158OnadM4HNEJC4I4aVkAqYbaYyHQSCDUhC5Bb11q5QzR2io6TYoU+CRbEtfLR6wA8XcO
7Hs7wtDLes4rG7uS7sRMvn8e5IHxaiS/np8oZICM0N4yzU1dykNzBLWLI03xVtMJoEOGUfQP6vTy
al9h+0coEPctTbXUWC7S4XyPz5buvL19vgEQ/PXy4mqEj9AKz6rIBIAsDCcY4cuPyf8HZtCBkboa
w5SmRKndi5Are7+mpCXvhDA5zJa9Imhk0yIT470rruMmPxUH5QejzStsMU3O9lhDP8qQMVCLn2yy
QN05UEjqgYszhiU6B/PvI99xvqghdhpJqgszq/dtioMSUHugAzOP7eQ2zZupTqWfq1BjG0WLVfeZ
1j6nLZLFgZmhv0RXbG3WueylH4TF+R/I7ZCWrsVtd5Iqu77JQdsPQ12kDRZSY4YEb/9yVKevwCCF
ho/fHT2YXnEnpYhFIF/HCd4r1urKnWgWgJArxGiU3LQUzuJIFAcX4OudKw+Y6igPW+D3pxVYGeMd
2YCl1oIbW1NXF7RqDs5gPmkxPWiR0CPabxPDXOFJx5YxJg66BL6jdsum8FWG6sjQx5kzfNgJB3Pl
1zwH9iJPOqLDtMEt832wqIHyd6ACBbHuQaXg3Lq9LMpqe4DfApdKkQ/fZdxwS9YKxFbLi226+m6z
nJNXL/qTw7+ck0x7EPRJE9d23V+zGAfO25WovOhsZL4sKp9PyFmIX005cR83k8P1cSpgvGKymCD6
Wt6Vxs84uMedUyG+YPlpGdycauD9FOVw4DddgF+eMfjGaIj+/OhZ/VV25ETUMCukCkIIwiItNGsw
Me2Px8l1Ns8uU8ccNTrF7wWEYwkMkE/FWAkZqRdB+rkFTqaywLfZPtjLUfZZ+cbFTU9U4MSGjPiH
57MoYzHTWn6PLklEQhz3UIoRVrRW+XuJ/mgqW+Fi+b84UXcwUJaW5MTNYE9nD5G+gg9OZ7mhYRGi
X1BGr4JzpTMHoWImMiHjGSSy/Y1ZPZ/2YXGFL7eAM5k/fCqjhhPgZ+vLkUeq+Q0PI4AqFFzP0IJE
8FptvTzebxCs6PhXEbeHZZA5uQD3MFylt1J6FXgXQ96Plxpl/QVsBtL01djjL9PGpFyrzlVZGHwU
t97qmQONVfYSOdtNgewCTmhNsmrf3Skrm9VV72WXAKt/rSpWO4aXYkdvPruXNIDM9D9UaODAEsav
piz3ZSnII7XECjCCsuUPRawimaQpEhOrw2JPO3IMKUEtiG4PKalPPc/+L/uleny4RSpuM6VsIQn6
JhujeRf2K5e8cydk9jFHyIwRsvNCvdcaAzAuBTUU/LgNZqYPQnMggYXsBkH9NlFuG+Of5E/0bmMM
QeBenygrxuYuj6weo93DKgKw9c6uzmnZX/jU1qeO6ESJZIA+gZnl+SszcPnwpFTdapDViW214+8i
O9ETeFlHiBI40DPwuSjraEZvd+zlc4ZQsf+kMJFZJf4yngakyOgxKXtkfW+kP8H6mTO/pf+LOOX5
58VPnVVuSdK9as5tF9SzVtJUrx2BaVJoMlzakRB6LptjueLqoAYa2SeFjpNZw1wwvo/kbzcj54D2
Zw5qtrQSKZKnwSPwlFukBkXTZ2F2K4aCaqWa26nQYOizdDILykRcOF+qTDdduJuIfAE7tVrpQGdA
VUekWx6X47i+FmyTyuyLXhyTinu3jXS2Crj76JBuklUTSwequlJCsk51gOAbGENgGHWokrtnS9Kd
3iKSl1soEK0qt3H4h43BTdt9EXmh5CM9w31ISBwCh3G3UybBvbD7IGoNKwC5moeezM+YQNvIAB22
1jDopqt8dNZetzGKoALSpxu7gH4q2+4eJqX9Ow26HfjQOZs3MKWIXypcdioj/i8U/DxAaeC3ObwW
Nl/fOWpIwDaxCxnCIO7vCK7dx2esbcpPuK5YLMowRyFkWTFXmJXMNX0mcS93SgAB9UdXqil9R9jy
tOpuFPLWOdN6talPbJ0T/7nDCo4fRb2xb6wvJkoVI0Glsw3yFjCfOwhUOzcYbfMSWcKSGxahsNnH
OcInTpgw4gVnkEeR6VyQwtuk9NmtKRjV9E80hJ3JmmKi8BB1bZ1w/ZutEFuDMCSPUfcSolsfsDYn
mYSns0Hub2VK3DA8iz8a3nkYpDiTjB5/wf3nrXO81LLSKVXjFk8P/JDTDrWxD3ev/9IjcAb7EhMs
l+QeArP0zz2ACdQPZv6fx46N5/wu/HdkjoO1tK6C7m04SFYMYJD3RS0C0q13D/KI0iN1PI81lhS/
tTeEhNEfQkVFtSVxUGjgOfEfoUCkRWeOHCj59LqJmSVjdsYuPGMM+pGExSkIGaUk/kg2LWZ/tnmz
fFbiK7gIbGUyO4UD0EZ0C1LJODUuIXORuMnvWvtiszRlgU0xFQ0N0UkE/mw1G71SgwZLsyKldnR9
dJbhShKPD8hmsBXgLS5jw4dO0KSBhLCIRD2Tny4TgzuIcAU6fWNgA6utWFDOc3m/eZ4wJx5W4loC
RnUVTh8McphGjI6MUYYBD+d85Aa6d3+NG43Zx6TnCdyRM5s6ErFLFhNZN+RHWsdUExoCLdy/BaAu
ZuSLH9lFrt0xXPVdOMuy/h9qISpoATarPbe1Z1E79/lda/AqCbyG/IlVrwM1zbz4aZpo5e6dTWpM
txy7ZN8ESRzJ9/MjKshXtgKrnxThnNf02etTU1OD9KpgNCZI3ZYoYdQpxaSohn3cLG/WvgfelnOM
2QMAMVf7nHK4JHeaRi8RCC91rvQ7l6GZbKjKxObNhm5SJJiGVhEY+jLMCXkOfuK253lEU3tiumbC
lx7WDTdJlh/cgvQFgSRWwlf8h0JC9rz8cMRKJR/hqeVoywgxYndpXmr31pYos2NbptQ8aOFr1hxP
qXZ0hNvOhAf2/XIXFP69tb7Y4o8evPqCfiC6Ngq/LtzmxXNH7gMbwDJf1KLxig/Wnw3tUt1g7Fgz
BV5RNBoBj2mAsvhBkruvbObOv2kFkIRogAatU91MYq4fpHz7KVC3bcPuPh/qzoewK3z4N2SNcALt
no7r9qpESSbefT8fMbtvaPGRH7AxvNfZCK5f4gssgQWDuFY7LH5lBtlvM1+wxsINPWGs6ShwRtaf
+za764hlo89dn+FRe6r0Ok8AOeoA4M3Rct1Sus15R7Avu5z4HY83WBYtNvk6I+D3ScAay2xFr0HA
7iDJxb9b5GeRZepnAFd7D6QEsTVF2sgMA2Cv1npLORZL7HIoccqvofaxg5EnU8LST1G6SQhb+LoS
79yB84hYY2oqN0CNy1pKQsjSrPAdqm2+uLk+A0PIiqMS0XSWklF+QlxR1epnXrgrta2z3rjcS8Dl
16eobUGoJ8TIGvxf2KtsTW8Mij2cVa6xQ9otEWqmU/+wHzVfDip73/i9154xd8uuM6R+Dh9Fekhw
A1vUejUEac7/DcnSGmkcYVe0Mp8mdHYMbnBq6EYfEzMSw98t+AUD7HD4iuVhIy5UpvPziG9qSkrY
hq59RQxjGTescvA0pX/dYtgwUHxlDWoi8aHyCriURYh+2xpIRFNxkbYnJJQwXRjv5Oz+gsC7I0Lq
tbO0yg3Ka1mCqmYdj2LKr3EIZ5kE+Wee6lnS7AN59IqwsFOOb37rMqC1GeSPrpwxued2mJftIDks
S1OXHx3xg9ZafQwQeUdppLUov2Ey5hPMNhN/s6U3vzNjF5y3n339f1Z6yTDDTip0t1DXGMVrGi6a
5WQot+FTTk+M6EV0Xn+MHwXHhPwand7K0Wsr0J11swfdzht3NAzQNkrYkCBcF4EdQcvEkEEKuPYF
ivpcAH481zPtjRUt+MvN9+oWBwXPcrygt816aJ0og4g80GSsBdtj1vad5T4QBmoP/URBbmtgnH8Q
fXxzjw/hZC8G7hfAqg1f3rll88OzzVBbKyq9h4B/Yhb579da5x1xlry6U+QCS2fsm7NiVseWcVou
x8rWTVdqWN0Z6/DDvuUrOVYQGJmkh6aHHb6zCwcBqXjS76rUAntJTU5YKrE2i+0x767l3h8yd4Qj
5dGAbn/OGUHmUkTRFSXkr56TSrVHtDQHiykYvGhBer7Ye8ugJyQr6ehALgzuGhjmuoQidtYaOdfz
z+ZBRCVABM0cgTtQDv9bX7Sjzm6nUNAGKEVHLFpUNhWam1n8d2k2Mcvk388mZtmelXw0qjPiaIIQ
jQn9EkwtMR72x4vP96OAm2+TBjozPVGE8MqyBwCTcfHf7/5Ro5LQuKJjxNoqJMUkK/UnvzAUSEmr
4SvXSCUhSBhgUnA9t6St9LNIcyxoRWInCe4YQNezeA7Qc9vnVLKcZ0yzPJT7OkJQxCNlLBgFBiNs
uxDvB/m2IUqOBF4m/KvRXFoYc9g0OSl+0r5uFsS5UkxCByqtBpyHNP2q/VO5qUZ7lb7jhClr3x1k
icCeTnFB6cUz4QV3A2b2T34P9uANHtC4Y1I9l+wmOiMe2YDqmoiLCt6URamPqc38RFu2V046bVTW
M4Zhki4zn3PalfjZIVW5SqV6vCf/oUeDL/kJZnX7L8Xx6n/jn3vryBw+uAflUnRZnoMwRiOW31ze
rEh5pEfpyDWLI3M+vlujl2fxtD1y0V/JvecjZZzKC5PtIuwb1LC8G0HNav+rG2qnVnDXqDXcmQIe
AiCYT2tXrON8TZOYR8B+FLEZenakAjR1IqYj7IjYlKZ9tn+7u3uXF79KzZgEUJtDVEyjyB1Hirbh
iPfc8nRhy+1dniOWHT5CBiUCoOqpWSBnJr35FhxMIj41KPK1oqHvPTD2XLTiK2e35LJrQr14iIhV
rDsU1VCZWiBjfXYRNz/l63JmkuRgJEuoh/zWRmU8LAqWPZmmIQxHsOjIJQPhnZlnPX+zGCDh6mbe
lqxz5pOFKrIImOpaU6oyFhMHA4JkgBOoK8kxlXpl8o6BnaPTp3C6QCfIhzEsZTWefur5z9NdspTp
ZhRyR+YvbdDX3jzdWCABCNBIr6QwHsIAgDzU6SbpAD+h3h+fRAIiYe2x4VVExFfndeM1zjytPjyH
pFshCW3wtWdBQZjLvDtREl7O2hyDx+/srrY4CTPjuLDsd9qwp0NOiivnVaEzmVroSRHK6TqO+bYc
1749g3WY+RY4d8cMNoHAEimyK2V5qWNjG55HZbmMuyWV/GbuSMeDOuTvLm1iCS/CJiQNn0osM4oO
X4bin/R8CO9wp5JYzpFyR8sPlF9qqyOSNf0CL+n3Z4v9YNQ8xSkMfABxcnv/YcYXIuPyWayVsRt4
jKZF/MQ6HuXTEmp/+q1PHwSwwsEo/MxKZdB1KWJBhARAh1tmtT50aZHMHE+lgCBbGa+h/rnATymE
ztWmKeZV3SWA1zEdFkl1oQSHQe1/t3Z2v7uSl06jkzHenP4XK9TZnx0clTufzr47Thlm7ZTSLtLj
Ikp9UVN7IRLnUvgoeeFTrMPCekViA7Y0q5POI6L5kVsoeFVH+sLVIWS/fCxZPiGf4sK+gbsxJG/L
Ez5r2JuTelJHAgVX57diqgCjKsVv2m1dxbD2SzmIc/Zvxja218tly/U+7sXhBPvidG6ueoC2zKo3
CG99BrOHnL+5V6OfdRScwg47QihPzLErIocZd7crKrKc7PVGze0DnyIeSvEYsAsQChxoZpoBoAfD
oMJwVzFWQDM3AcOpAkeQPLvpoBI2OztH0zxENzBfGInfb1DFygfS8BmH0OV90SlamWHOBqK2+6Wq
IRohU/gHgx51CLEqsL8P7wSVaKQK5PS+5By8Hx9L+R84C77oyCo//gEqzPDg4JNyShy7VDiAsi+O
5b2n0hqSJR9liA4oCf+iKi0oulWr124knhY7+7dJpQ+HrBttXqa49Ha2UaPD3KogNvFD5CBH8Kd5
2cvT/3wA02qXL6HI7OwNaZyqaccJZe5mCaoyKYYxO1nTSfo5gE/aC7PCV2SJkbIJpEsUE3mEMZvJ
tx5eQ2JhhUX+7zTWgEzEp9Re/8bvLuZr2JRrU6EjkRYXyZCmsMQOtxqr8yxUSZivh40L31UvRhyb
HPoEs170glMytKN9BBbMxHJvJCssq3MI3Jh2O9FvWdONZNRlMTF9rWd3rzDGurh/Gi1BQCr3d1b/
HcJ8qs3Rhb6qLY+64OZPo9570Bo3i310p1xv93CudItoBM+smrI1Gf2MvhuA9pySWVOcmI/8zvja
QgO0ddIpMbrCUrfRyA7vZBowEVh6qtyigvxqIMgQpN+s2pkRim79SiNNLKH0310VLvVpmdQ5jmBX
gP9i6L8jmwG/7IwEu/45KOet7f8TNlm5yam4bbribF1cJDfHZUvE5OO7Tj8omo4znl35viz4f+B1
B615XRdr9cXvwwjS6fGNnz89U16H10MmAba6ERH6RFuUvag2HPKmQiXyy8nMEt2kL6d45+TlRcR+
GUZUlTA8/sZzypOML6gn1lTPcrHTzbxqwAEY40iDM7BJa9b7kcCvCZVKE29MILGp//LivGJnWpdJ
8bawcrhq58yQtyF/fSdj4hd5IN3V32h6iPFzndSqZzWBmkFknIJ1+JJdTFfzg9Ot+psKbzaxOWnM
F46Q4c3wGFu2rmdLBv5VoRyf+Dr0BckH/1rXnGBvVxd/dHDeHLzg4kQa/YMFKE6+0NfHQPggOf0F
HXqn+iNEqKXpsFlFwTV82o26qca5TCaxHOfbV3V1/jlomBFjVCVsYGjNn5JqQ8XRJQxuZmp8Qxra
TNepj2nPIcPXAw8Bjm5a7G1CW0M6/86os3pSWo8BAsqxvN785BLBKAhU0BPT5nrHdcdPxZlU2mml
6OKoYSccWHs6hO5e8jx6ufY99cjXGdv1TxwtgBhXbJMKqeUSg1xT7F4BvyCnLY3uik/FFaBHdL6w
UmsLXU1dknpRa8JFegKevbgRaG103daYcXdNNMM2qq1DwudPtstFzPwSbFrCYUhZQLhB0EnYS33X
GinRBh1f1oWZJwaH1GRmCws3ij2JMm0FTfFEv7RBKc2R3kZROIxxmnytNwjzC17rWTvFnlt9FZBw
9pCkR/Wa7xJBDbaC/wx/QIqKZmY0lEKyCw7yvd0tAOKubzO9+23kOXYchK9dRM2r10FPos3vZgPL
pGAeNy1Qodq/TfO+hmo2iuOVm7xB0f1zzRQPxMQnO1tIQ/SGvAqUpvPG0T0EQYWLdhqMvJAyQzMb
3vf+yGU7o/+KCZBGLiP/jUBZBjEnTnrRS+IDwWVIXXIjrHRrowvj2XEbYX6sk1/wnTHsikkHZahG
paw8MZSrpbptVPNZ9FSlj4RCUeSwAdMqpT2ppSIU+q3EtWAW+iuVxDJocXqL1A8PrlNHOa5bjCou
cDuEltzq0YqH8THarbmE37QHqS6pYu7OT6X7O1vl1YfAT7HEpXPHaf6YIWhXoEiL9PAzumdaCw1h
M/wgt+1/thudYPARB4ljWPjLwZleCtjcbKBht5yKTzgDalXXQXGRzOKaCKodOMRg7+Mvy2KDpp9a
VhTYyu1pZutLU1yioPL6VPhujqY6aGO43l2XY1Ufmbh4lcIA2coTzEbMM7CEsRjZDCDR2pPLOumX
9osd+J1DWZ0g22T4N+bR9ByZolypZS2k4Lc2ZGRB2LvcvW1pGGv5Vjn/mCNNKExgdSVtv10fVDya
MyIYqiyQsVqWdGGGXfnDpZ+bt536d/RhhvyMhX7QIH00TxbSz8lu2JNcwq7cU3lb97L0TnKZiSZd
HqR3jrE7cuOBRyIWlG8PkBD3gmdru+L2X2d1VrsCU4x/eL0k0g8yLHNBle1F3aZLDN5/5KzRySAq
F2k5jjn/IktBs4Z/h/57FIc6xobXz5Kvcy7ScCnJkCVCYasGgtsYXAVx70LAdCYFNnJua8Fm8xDJ
AMsUiG5mVeia9XkGrqfuIWB6H2gi02CG0nZkON8YyZRchHYpOlx/HFBpAwCc7V79ZQwJtNLfeVxR
65Qd4S9LlMuoCSDg2ELR5mCfW70AdC4WexruHdMHOzw6cGNil+nwF23IwzW1aiOFd6voigJtT2K8
hzhw6PXUea0VLItAThkWOHYza5tGHZLouYpT08DLV+zDr6tKsY4Ubfn5SYnDr1bt1XdqRB3Aysdm
5+oDfS5sh1EUb+Q02t3r9KNwTFcO0taLKAsXjmn1prFmiAH0wwixwSZ9SKZjEqeWEBJ4lO6SGu2c
Gqf7MNd1Zfy4eMbc2coNyMzLivljyvV33MEofJ9o1yXHPFz3cONsxxNVzkr1RF35KvWAtWL5cxHw
o8s4wGFHYphtGFa/Q2Ai55+stqFCBYBZ7BhOwa7lFYCyp7Z3PYHng+XtQN+N9WYfYCXb6YUX/shf
L1gSiRJC17owBUh++7oOMN045gd0x2gxipmRQj/15v7aXhWSxJ5ZOXO56fsQoNCx/NVayp092mnA
tJBFi62O0sEpyXcE/ih4CDJ2cuziTXRHJ2yUZ/AB3QeezRuWu+aWJWo+vjWLBK9MszgQ2JiDjtiA
cENaSq9pofQYWp0+snhDHxCAZUTQrhrlSl7RmhxCRO2DYdVcdW+6rf48Ri/xWq9yINg66givkpkT
DVGFHogRuYYXCFpx7Eb0BX0PykGsduZB/L+Jw8J/UNAkQNE8aRfxLzE8IZtlkaoVYbpqXWV6uhy/
jSaJCTzVqrx3Zp+k81YwOXSYjlDZ3ubFj7W5oAtSG3FzWtkF+5XBeXkBBFCO0KrZdrXp5QazW2d4
2GlP2GmM5xlZRxTIjkHZ3SoMh8LSkfHosw6xey2CWmVtcDV3vOwB01v7S/Eln2VvBZqPLHgdpEJf
JRRaW6k5cP2IvuqiE0YR0BJZh8JXZEq1LVgwAGul6lSQpPVEGKun90XlYhWU+SYoWhVE6WAUM94f
Sq1RzkFvabTvmE9MeuPZaF63HABjrsvnBrhIeVCA+qcLNyvGbOyettBl7vhxeBJ119bKIuKUvEW1
RcJoRCTbEf9hApg5Oea9u+ZpHaWXvoxWmqR66Vn+nwOKjPzY+LVi5x49TqDTeRk9XMDxn5z7PF33
SiYQzwA1p1sDoDcG+G3S08aULWjjAaJookAptkES2AMnKkxBxPHhGhDn4zM6rNL6weGfw7RpCKvL
tMt4iJLnhOll0z2H3A7X70/MuV+hpRqBaPNxnFezKw9xtIAjg6YF+ja4Nj0js/9d+c/H1yTJsUnH
rRvdJTjsDcrbaO1k096vZB0h2q1vCc120A3dWQD/soYc9GFGw7BCkh6vJs729PdhNkdn+EEGDw/k
8NLMKIUCM6eA7VPIuAPrejil4yOv82+jJArac8Duu2kPU6z4VamvZufDegUocHmJ4rNBRZMsVB1o
sKsHsus5F/fpgjF4XL5WrnOBAPIfyqeeelCI0lpElfFQveQZKYThcOojCVvooAb70e56sprxTwaf
E7dmfuIbamDbeOhIDb4v5lN2DylO6ZAxFb3dPWMnQgO9P19UIsexEVarMZoHy62PG0UCGW8tppmD
WE8s05JVv1scWH345pD+nHxtNekYXy3ZI22UYU9Tr0ZE+q4gu4WKxL4LzGS9upKSic4MvJURJtoj
cQx+SRoDg1O4Bvhf9yFVWqzUAn2m2u0h7mdlshD80nN4aQFrjdjg5/yJYi4n0xb77s87MeOwE5eY
01lcf0VA7HcLVoY/g4DR5K1Ce0pPY8fb5Rhgk7v/RDNb9P2AzAAJRBjn3qX3HQJytqRnaWFari3B
v2asQ1Nx32Lkz1FB85yUCa76cXAqUPR/rR5SJd5ZeUhcI7e5NPsPxwLx8Op4HasBTD6dOV5G3LcZ
jDkxsI2VfEanSvGq1CrVn3OvoytcFtdHuUGYh1liViFqVRKfHx2dxT+QzRbsFaEUgjzJtlYtRn7F
a161W8GAg15Ef9H4nhGKK5UXkHaSrEHrcO1UeW+HDjPLf3ZG9Sv4yqHltrTMjDsBnh4yAOU1JVM9
n0gPBIETLQSXkCyA6prncIHlhxO9JM3VJujo86BK4EcRn/DVnGjbHdORxBdgvTn3GonxUDOBMS3V
bvOVFtEjH4b35muhCasHr54uvo+4idQi4ECIVdwRCYnAMcrmDyn+O8q5SOTb+KGmgNz27XVcC3t6
q3jto7YB9f+DdpyPuogW44Mpfz0QmsGqme9LbXddSuubNvoshd6c2QO0ikAGaVtGrb3pDRbSw2EO
Phj2VzC3MWraIjRG/Z591wT8Mk34te5rGoh22VBa5QGIZr5jvOD8kSCXHgRc9Xfw76oT3D7KIOo8
lXw8wyFrWmXXeK+1asaY77bZBSty90D0vRcTA6rrxT0h0kK68qBb4IPY00cP1OMMftbBoeNxU22x
UO1bPeRomC9ilZnOiihvgxmU0hjOxuXGBDZWy5sK6QziWOOl21PZ4lQLxTJdSW6TDJhNyzuY5aLc
HJveXwawiZchGYOe0lR0WbDMjUHyNM/7Re0WWc1zBhBQNvgs3F9JtYgBfejCZtcNovA+g/+U5AbX
AQJgG7db9p+YnuQaVl1+NKdK3fMeH98kf/3r+mbEpsgqdsTfQsMHXL8mRfQ2uNeR/hH4T1TGSMyT
BErAgUM2/Ns+dSaHWc+h+6aL4EnFAtV/W/KcjRcK7f6uWzf1gv2BFYMZdf2QA2xmc7VqPWSwP7in
H+GKqZzlgccBKL9vxhBXSRcSYBlKTQfAVQ64xurvIfaC3DJztAbcy0LqnbdI+D5M1q0TBrH+ONa1
7k+3lLAKOEt5ELEjMIxccoFi7EdJcRTncFP05ZzBsxk+p8uhf7RxssRlrXGC3Os7gZ5K0/5q3VI5
6zaoqxTsiRnfoRq6yk4qvAZQGFUjsmDn5EUcaKYzuVQyW+cXDLOghsgGUk+iOmajtOkui6kWJLJ4
xiN88Hxlty9JYFsYldxwN3IUmKH4wf5Q4uNb8N/ISee4txB8C/F6QgSpcjAIqSwzcRWKfctXwR6f
cTZ1WbslhHgSANP8wcEevI5QjiSN4PIjw15QVMD9VEfV9CKBy7/AvjcxTVtNXtYe+7Ywy/XVuc7n
tQizeH6PY126sovfwiTXe8o+pzzDzz9uqP509Ex6PJyinb4TyMLauudPN3LBrsGKlCGYRUuxatz5
K7Kb1wKGPgoMenetBeJTjBLDdGfHp1b2bsMveWuO/h0v8Rb6QrrVKRvSRcMrtzows95pty5a4WiX
0y3338bhuRJ9Dj63Qz4+a1eJ5QTUVw0eEOchyoRIdW4pFH1GVKbXheo3dNIWAQbKsZ9MdM/KuMgd
7mJHxSGA3bczsMbJ2MylR7STnrZfrz5+es/ZuV++qB3lRGLd0B5KWN00yBjwtD7dyr3F4Xa+ZgGZ
bh4EIjDqYGRLDbjLw+Y0M1y6PGVem1gCzfC6K0Xia4jRIHmoFfaerupxqhET0XyeGiCb7H6zKyWA
CE1lJO5V6vkbWqRrGhEoy55EIpsbC71C6NmMo4J8Z2myxV4/5AKrL2KVVHFG1+JVx5FSCCnE9boP
VpobmANcDIwJlhWc30yl54A/VYFZzC7e2v4DycQMsJWvfvH1gdFNq5nb//lfaQQO2q/0zDpU/PEV
vNg78J6Xpb4TFZkHn24U12oJwkVOtdKbBksgpmk1sFnbzHrlaswjifN6tp+Ibha5UzAuCtJxzv4d
gXl+lnp2xYSYME94VLQ+72y0/nHAF+35e5tkJjeP12eZlr2FLcpHuQLf3TK0ZsFXSG/Kr1yx128R
mu1d1IFvq1XS+wfuZp7vVi/u1oowlCHYAmnAsnwbjTNQai2I2tey72+Q2PW5d0zGM1RQLeYaQviw
OIxPswIFdLb1XhJS8JKo5fKGsmXqHeV+o6Rxe7iE8C6kpHieyZoq5iXXAnRSIGe7sqs5XH1LCzcl
XX7YQLYArfmrCWPNoysx/NnMwLG278m+ix5rJhHcZ6ryuGC8MHdYJRqr4i+E+tPC/SmmEUx8eDwX
szLy38rEydxO3BsxtqrwazKegHy5fPLUA+PUR0kTsDxQadzC3TfOObIIOxHThyL7/st4lmBsw1hn
Uw+naxzRkJsJ53E4Dbqko/MXi7ARWDS58uuETcGFQ8R+txh2suJvzEVPuPmkUDZ4oxf8ddwYTecm
jdFe9a8UXF7C7253WYxX6OfSD2uaArFqWUqkhl79LM/n/tJ9jt3+0XZW7l2vC81V+5TxkpgmncQN
AMH4s5OlmxbqhxfW3m8kJS9/nz1SbQdl4HxkICaiMTkLgpL4vY4j+Yb0MBEZYbFfAlkp+u60CDGO
fovYiuX8gMpDjSUYZv9rLDWFYUGQONKovshoFzEsFIAvCFxVCfa6LHsb0QjB1BoQNVCj4bOzmYQw
hbPugjoYMW/AUL3bB6kzMuM/1i9HnBwf/b5CuNXUwjpGooj3VVhUdT8GcVTMV/WrMcazFCpkbBHY
Yw4PXJfCF8FkTr4SpCxGhTTo6S7Q0viOrMRdDPUn9BWxTnvJxEcFit4SA8wBOPBLNe/Rgmx3BY0D
g10xg7tLXbg6zF7SgX/Ypsm8a1udsB+PFL9p99MFKocftp/YEtbGUAl+Ml+cGjCZQwqNeUGnjA6p
Agr24uAx9BcYDPh0+MpROHmBMOPwbodukmgB/T8t5NE2JCDn4vxxmJ0GAsuSdCGNw/3LwsRzUM8c
Jb7e5PhX/KDywFzsnIv68/2XHrRRTGSCodnw/0SLZ+ImtXmTjelUnRp7DxdYNfiWMqN7bWD9913B
sFK7CtEH5umWevHi0ijlJMB+/pItEz41IF9VxdP69l24KoQBVnjPYHSClSRr/Q/rRGgLi58UCg7z
BjGGQaCXVi/l4iLokBmfWPdwMwydNnfaDb8eybUdhm4eXTNt7GTTAA0PCGBz5DLkjuDx6GnEfznm
6iFW4csATw7W1GFUfQzTYY8/91DsHf90RkUF3lUmVI5wrfJ/53cVaKEwltScp5qdB1RK+8bLYDCP
BYhNRsO3KY4atbaO4JUWr0bO5uPlSbAVoFHAFijqGwA31mPQ97Vvqth/EjIdJ0N7C7/gpO8W4a0F
G5zwgu24FlykjpVp9KY5gGsfqNeQFJSL2lgAzxszMOCIfuGxeIgikPifbe9rkFE7kXT2dLT2rTyQ
TxJGro25u4ONMfiXyIu7bZoB6C/2vPGcRcFjYVN0tMdZ1+VHJ/PaQPhqd3Ql3wpP5idG2QL46ioN
8WQm2XUEGkBf3uXBXlyUYHxD66J8P3PgDXFaFVflvcYM6K9Fg31qnsqm/3nIWQEq0uqil2LbEcvJ
BjL8Bdvhfb7g1butkBfdChHRkNplxRSkyPpK5N8TnS0yWbhIERBAlrKtjFPgPbPjAL7M+Tx6QRam
DlIJbDTzoo2/+xX0jNMAClU6EVd4etPUvuZI8ajszyTFqPIhrPlSquVTcc0CemKkzenXKYOxUUg5
S5AepmHK6GD6Fe1FBGdnPGlsYZSGOfV++yNPc3P4kK90M653buiVFm2zVd64qbnvzbjdEXN0f8Cj
EpnHFymevG+1JLpqc6eiuGbzkkVIBLTDQDG2Feu8oZNqBM1PShDYSHX1G9/0WLtZobJS2Vx6BfMj
tRCa6OyrM8nuEpCjtVpc4qHwqYOg1pMWbaSxOx3QXukBzSeNu4n6LDXj6mAF61C1WzHJxI6mUE73
WUxP1FoqqISseRqZwWEg75nchIsLUxcqM8d0UBOYPXPOThh7u6OiCcD5viWBFSQ7p36Fh1ARrnKm
6iji2aEdFKOqlc1mh5fVtm+pB7lYbBKUNifZmF4zvW7g8E0sE44f2aJx9Npnp2Y/TEwopIUldaet
RrnLc5M8eYefw20A+CGC5o4CRXfz91mNptvLCSgwsd7OQWWMScBuX/5XKIg6XBsKn9NjaEZhMQrY
wnTn3n6U6yBsB8D526kkPktej6vedSH8XbN8SjTQ3MyUyoG2GLYRLa1fCoDXi6KDH+TfiNbgeNPu
fs3ByvLUjj4+xEE4oxqVyjWBlSOxnnupfTza57tjIk6AXtRl6+EzuyYqndaE76D0psfE5glsFvxX
T1ipgzjmhbaMJeKXkXwImoeZCJWf39rzxmIFZ0nL8t9M/+aicXLsN+9Hew35WdxwWFo0wabXpenn
94hzuURfqXd1iKxMHqwLYaGz4fCiXeFsLc7c71ax9aDycb+413yB85CilnmfmLv7fEMJ3JX8fchg
YzfBiy4WLfDiHlnN5KKxK/5TmWVEqk5sqGEgd0i8EyACbsD/kLlJ4bRDYW/ABThJQcYNA6IpYxV9
dFKmaeUb+bZ7cOFxVybg/A54MDIiwrmxE7UAKsHaDn8Sl5D2iJV1cp4U3wZlrMuGt5Qi5oeZ0WZO
aqinW6aKuXQRuJoVtZddg9SjAITMumvdbejN0y+nTrZL23Zu4C3VY0ZTBZcXscTDkf6Mq5NLJpeN
9e1ga7h4IsxIhTNDsDt1+qNGleMs1ngOtjZMmKrS0n14X0Hh8vL2J+xOiAEZCKkIZLAMIfpNbWhn
Hah0TE4yiJcPcx6Xc++RLeD/8fd7UZIHdd1FR4jeSSI9zd7vvTid6Wru5d2W+Z90xN4hb4n+g07l
Ayhybso9IbN/B8ZayC9etRPfEwr8SLy/rILy/TgcTUYm21FcUbYQlPAtNf8zY5jd5BOgUsRSDflu
rI+ZVYRPWEQpTYIUqxdlFMaQKS7YlgwRb03SQSuK7HwZugN2whyzVVtlwnj55rZfiudw3FueLn0e
XUJCWHe24lW0odPt4nBce6Cty34x1ce+3HSi/xO6ieI+LiXgENdZSZXH1prZzSCkG70WMisPKlb8
GaWH0eaTA1Ab8hdyVaKDvpyY5tdbGxysp6d3p9j0bhrzH/8PK/LxyORINW0Ch5LWU8pABFu2QEOp
3DVvx6Ri5M4R/YmbbOK/cPSebuE5mS2gpnKiWPJ0urqbdplzPgN5QrjL66Jgp5Z60OF84fUvSVnH
NA40L53zMZbMegIORpHx9rHYNZyvnP9XyHKxf+rTTMyljQ+ebnQo0TzeGcpGLxC1gzyFZ5p7S/Mp
A30u7kM2g/gwI74Ef/I6ncr+NtV/jDNJIgwihQDRhnYZi6zGx04IEMbLZRRvEEHWkMss02R12H/v
D4wQ+oF/90kmjau+X+ZYJlsMSJrvPbMY0RkPDObfxbHQWYxhn7IPJr+xzChPzYupvDcHOKWO64FI
p/ng3Fd4Al6ffHUasgBPlGKZslDr0yBgz0s+SwYTiwGkl6F/D1D/9aRjon/H9CUYOs/F53Ez2LAl
JWVogxMZVtqznwOH50uLWw2NURzRuWlAR96r9tCbLIO2FsEYpEp1g72IcaUNwPFnlO7ClSJVbuoA
8sbaFylcr0lNZnuAMqe+dsI0MwkaKDe5o7SMM+X603kEf9zUiU/nLjCoDAV2I4Ch1xcN5iiIsaa8
NnD5IvPet9mxcxTQN+FVW44FCHE9LZ3bDJEcC/tWhkFXGG2+VIKiZfcjX4Txi2GMUDWDKuO9Zih6
JcvD9Avvea+gl32PCRe4Az5HSnIe7M1OAnsgTkHVFr/P2TLcTUWkdJY7p9Nida90B6G+krTJHuZo
skH86/OidqaGfoo=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_controller is
  port (
    BREADY_reg : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    RREADY_reg : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \AWADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ARADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_data_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \timeout_reg[13]_0\ : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wr_ack : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    empty : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_controller : entity is "axi_controller";
end zxnexys_zxrtc_0_0_axi_controller;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_controller is
  signal \FSM_sequential_cState[0]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_8_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal in18 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal p_1_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^rd_en\ : STD_LOGIC;
  signal rd_en_i_1_n_0 : STD_LOGIC;
  signal rd_en_i_2_n_0 : STD_LOGIC;
  signal read_n_12 : STD_LOGIC;
  signal read_n_2 : STD_LOGIC;
  signal rtc_addro : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \rtc_addro[8]_i_1_n_0\ : STD_LOGIC;
  signal rtc_addro_1 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \rtc_data[7]_i_2_n_0\ : STD_LOGIC;
  signal rtc_dato : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rtc_dato[0]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[1]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[1]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[2]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[2]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[3]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[3]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[4]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[5]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[5]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[6]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[6]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[9]_i_1_n_0\ : STD_LOGIC;
  signal rtc_dato_0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rtc_rd_ack : STD_LOGIC;
  signal rtc_rd_en_i_1_n_0 : STD_LOGIC;
  signal rtc_rd_en_i_2_n_0 : STD_LOGIC;
  signal rtc_rd_en_i_3_n_0 : STD_LOGIC;
  signal rtc_rd_en_reg_n_0 : STD_LOGIC;
  signal rtc_ready_i_3_n_0 : STD_LOGIC;
  signal rtc_ready_reg_n_0 : STD_LOGIC;
  signal rtc_rw : STD_LOGIC;
  signal rtc_rw_reg_n_0 : STD_LOGIC;
  signal rtc_wr_ack : STD_LOGIC;
  signal rtc_wr_en_i_1_n_0 : STD_LOGIC;
  signal rtc_wr_en_i_2_n_0 : STD_LOGIC;
  signal rtc_wr_en_i_3_n_0 : STD_LOGIC;
  signal rtc_wr_en_reg_n_0 : STD_LOGIC;
  signal timeout : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \timeout0_carry__0_n_0\ : STD_LOGIC;
  signal \timeout0_carry__0_n_1\ : STD_LOGIC;
  signal \timeout0_carry__0_n_2\ : STD_LOGIC;
  signal \timeout0_carry__0_n_3\ : STD_LOGIC;
  signal \timeout0_carry__1_n_0\ : STD_LOGIC;
  signal \timeout0_carry__1_n_1\ : STD_LOGIC;
  signal \timeout0_carry__1_n_2\ : STD_LOGIC;
  signal \timeout0_carry__1_n_3\ : STD_LOGIC;
  signal timeout0_carry_n_0 : STD_LOGIC;
  signal timeout0_carry_n_1 : STD_LOGIC;
  signal timeout0_carry_n_2 : STD_LOGIC;
  signal timeout0_carry_n_3 : STD_LOGIC;
  signal \timeout[0]_i_1_n_0\ : STD_LOGIC;
  signal \timeout[13]_i_2_n_0\ : STD_LOGIC;
  signal wr_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \wr_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_3_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_4_n_0\ : STD_LOGIC;
  signal \wr_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \^wr_en\ : STD_LOGIC;
  signal wr_en_i_1_n_0 : STD_LOGIC;
  signal wr_en_i_2_n_0 : STD_LOGIC;
  signal write_n_10 : STD_LOGIC;
  signal write_n_11 : STD_LOGIC;
  signal write_n_4 : STD_LOGIC;
  signal write_n_5 : STD_LOGIC;
  signal write_n_6 : STD_LOGIC;
  signal write_n_7 : STD_LOGIC;
  signal write_n_8 : STD_LOGIC;
  signal write_n_9 : STD_LOGIC;
  signal \NLW_timeout0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_timeout0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_10\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_14\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_9\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_6\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_7\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_8\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_9\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[3]_i_6\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[4]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[4]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[5]_i_5\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[5]_i_6\ : label is "soft_lutpair83";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[0]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[1]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[2]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[3]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[4]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[5]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute SOFT_HLUTNM of rd_en_i_2 : label is "soft_lutpair90";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of rd_en_reg : label is "xilinx.com:interface:fifo_read:1.0 fifo_read RD_EN";
  attribute SOFT_HLUTNM of \rtc_addro[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rtc_addro[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rtc_addro[5]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rtc_addro[6]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rtc_addro[8]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rtc_dato[0]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rtc_dato[2]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rtc_dato[2]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \rtc_dato[3]_i_3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rtc_dato[4]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rtc_dato[5]_i_3\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rtc_dato[6]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rtc_dato[6]_i_3\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \rtc_dato[8]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rtc_dato[9]_i_2\ : label is "soft_lutpair77";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of timeout0_carry : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \wr_data[5]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wr_data[6]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wr_data[7]_i_2\ : label is "soft_lutpair78";
  attribute X_INTERFACE_INFO of \wr_data_reg[0]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of \wr_data_reg[0]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[10]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[10]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[11]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[11]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[12]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[12]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[13]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[13]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[1]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[1]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[2]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[2]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[3]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[3]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[4]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[4]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[5]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[5]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[6]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[6]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[7]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[7]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[8]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[8]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[9]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[9]\ : label is "MASTER";
  attribute SOFT_HLUTNM of wr_en_i_1 : label is "soft_lutpair86";
  attribute X_INTERFACE_INFO of wr_en_reg : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  rd_en <= \^rd_en\;
  wr_en <= \^wr_en\;
\FSM_sequential_cState[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      O => \FSM_sequential_cState[0]_i_10_n_0\
    );
\FSM_sequential_cState[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \FSM_sequential_cState[0]_i_14_n_0\
    );
\FSM_sequential_cState[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => rtc_rw_reg_n_0,
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \FSM_sequential_cState[0]_i_2_n_0\
    );
\FSM_sequential_cState[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0DFF0DFF0DFFFF"
    )
        port map (
      I0 => \FSM_sequential_cState[0]_i_6_n_0\,
      I1 => \FSM_sequential_cState[0]_i_7_n_0\,
      I2 => \^q\(4),
      I3 => \FSM_sequential_cState[0]_i_8_n_0\,
      I4 => rtc_wr_en_reg_n_0,
      I5 => \FSM_sequential_cState[0]_i_9_n_0\,
      O => \FSM_sequential_cState[0]_i_3_n_0\
    );
\FSM_sequential_cState[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFA3FFEFFFA0"
    )
        port map (
      I0 => rtc_wr_en_reg_n_0,
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(2),
      I5 => empty,
      O => \FSM_sequential_cState[0]_i_6_n_0\
    );
\FSM_sequential_cState[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0535503053330030"
    )
        port map (
      I0 => rtc_rd_en_reg_n_0,
      I1 => rtc_wr_en_reg_n_0,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(1),
      O => \FSM_sequential_cState[0]_i_7_n_0\
    );
\FSM_sequential_cState[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000550D5555"
    )
        port map (
      I0 => rtc_wr_en_reg_n_0,
      I1 => \^q\(3),
      I2 => rtc_rd_en_reg_n_0,
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \FSM_sequential_cState[0]_i_14_n_0\,
      O => \FSM_sequential_cState[0]_i_8_n_0\
    );
\FSM_sequential_cState[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      O => \FSM_sequential_cState[0]_i_9_n_0\
    );
\FSM_sequential_cState[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070F0F00068D070"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \FSM_sequential_cState[2]_i_8_n_0\,
      O => \FSM_sequential_cState[1]_i_3_n_0\
    );
\FSM_sequential_cState[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9FFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(2),
      O => \FSM_sequential_cState[1]_i_7_n_0\
    );
\FSM_sequential_cState[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF04FF00FF00FF"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_8_n_0\,
      I1 => \^q\(3),
      I2 => \FSM_sequential_cState[2]_i_9_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \FSM_sequential_cState[2]_i_4_n_0\
    );
\FSM_sequential_cState[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      O => \FSM_sequential_cState[2]_i_6_n_0\
    );
\FSM_sequential_cState[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      O => \FSM_sequential_cState[2]_i_7_n_0\
    );
\FSM_sequential_cState[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rtc_rd_en_reg_n_0,
      I1 => rtc_ready_reg_n_0,
      O => \FSM_sequential_cState[2]_i_8_n_0\
    );
\FSM_sequential_cState[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \FSM_sequential_cState[2]_i_9_n_0\
    );
\FSM_sequential_cState[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \FSM_sequential_cState[3]_i_6_n_0\
    );
\FSM_sequential_cState[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => wr_ack,
      O => \FSM_sequential_cState[4]_i_2_n_0\
    );
\FSM_sequential_cState[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      O => \FSM_sequential_cState[4]_i_3_n_0\
    );
\FSM_sequential_cState[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155555555555555"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => wr_ack,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \FSM_sequential_cState[5]_i_3_n_0\
    );
\FSM_sequential_cState[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_7_n_0\,
      I1 => \FSM_sequential_cState[5]_i_8_n_0\,
      I2 => timeout(7),
      I3 => timeout(0),
      I4 => timeout(1),
      I5 => timeout(10),
      O => \FSM_sequential_cState[5]_i_4_n_0\
    );
\FSM_sequential_cState[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \FSM_sequential_cState[5]_i_5_n_0\
    );
\FSM_sequential_cState[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(5),
      I2 => rtc_ready_reg_n_0,
      I3 => rtc_rd_en_reg_n_0,
      O => \FSM_sequential_cState[5]_i_6_n_0\
    );
\FSM_sequential_cState[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => timeout(2),
      I1 => timeout(5),
      I2 => timeout(13),
      I3 => timeout(8),
      I4 => timeout(12),
      I5 => timeout(11),
      O => \FSM_sequential_cState[5]_i_7_n_0\
    );
\FSM_sequential_cState[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => timeout(3),
      I1 => timeout(4),
      I2 => timeout(6),
      I3 => timeout(9),
      O => \FSM_sequential_cState[5]_i_8_n_0\
    );
\FSM_sequential_cState_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_8,
      Q => \^q\(0)
    );
\FSM_sequential_cState_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => read_n_12,
      Q => \^q\(1)
    );
\FSM_sequential_cState_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_7,
      Q => \^q\(2)
    );
\FSM_sequential_cState_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_6,
      Q => \^q\(3)
    );
\FSM_sequential_cState_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_5,
      Q => \^q\(4)
    );
\FSM_sequential_cState_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_4,
      Q => \^q\(5)
    );
rd_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEE200000002"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => rd_en_i_2_n_0,
      I5 => \^rd_en\,
      O => rd_en_i_1_n_0
    );
rd_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      O => rd_en_i_2_n_0
    );
rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_en_i_1_n_0,
      Q => \^rd_en\,
      R => '0'
    );
read: entity work.zxnexys_zxrtc_0_0_read
     port map (
      \ARADDR_reg[8]_0\(4 downto 0) => \ARADDR_reg[8]\(4 downto 0),
      \ARADDR_reg[8]_1\(4) => rtc_addro(8),
      \ARADDR_reg[8]_1\(3 downto 2) => rtc_addro(6 downto 5),
      \ARADDR_reg[8]_1\(1 downto 0) => rtc_addro(3 downto 2),
      D(7 downto 0) => wr_data(7 downto 0),
      \FSM_onehot_cState_reg[4]_0\(0) => rtc_rd_ack,
      \FSM_onehot_cState_reg[4]_1\ => rtc_rd_en_reg_n_0,
      \FSM_sequential_cState[1]_i_2_0\ => rtc_rw_reg_n_0,
      \FSM_sequential_cState[1]_i_5_0\(0) => rtc_wr_ack,
      \FSM_sequential_cState_reg[0]\(0) => read_n_12,
      \FSM_sequential_cState_reg[1]\ => \FSM_sequential_cState[1]_i_3_n_0\,
      \FSM_sequential_cState_reg[1]_0\ => write_n_10,
      \FSM_sequential_cState_reg[1]_1\ => write_n_9,
      \FSM_sequential_cState_reg[1]_2\ => \FSM_sequential_cState[1]_i_7_n_0\,
      \FSM_sequential_cState_reg[1]_3\ => \FSM_sequential_cState[5]_i_4_n_0\,
      \FSM_sequential_cState_reg[1]_4\ => write_n_11,
      Q(5 downto 0) => \^q\(5 downto 0),
      RREADY_reg_0 => RREADY_reg,
      clk_peripheral => clk_peripheral,
      \dato_reg[7]_0\(7 downto 0) => D(7 downto 0),
      p_1_in(10) => p_1_in(13),
      p_1_in(9 downto 8) => p_1_in(10 downto 9),
      p_1_in(7 downto 0) => p_1_in(7 downto 0),
      reset => reset,
      rtc_ready_reg => read_n_2,
      rtc_ready_reg_0 => rtc_ready_i_3_n_0,
      rtc_ready_reg_1 => rtc_ready_reg_n_0,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_rvalid => s_axi_rvalid,
      wr_ack => wr_ack,
      \wr_data_reg[5]\ => \wr_data[5]_i_2_n_0\,
      \wr_data_reg[6]\ => \wr_data[6]_i_2_n_0\,
      \wr_data_reg[6]_0\ => \wr_data[6]_i_3_n_0\,
      \wr_data_reg[6]_1\ => \wr_data[6]_i_4_n_0\,
      \wr_data_reg[7]\ => \wr_data[7]_i_2_n_0\
    );
\rtc_addro[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A4A84"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(2),
      O => rtc_addro_1(2)
    );
\rtc_addro[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCF0F860"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => \^q\(1),
      O => rtc_addro_1(3)
    );
\rtc_addro[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B01011"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(2),
      O => rtc_addro_1(5)
    );
\rtc_addro[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000110"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \^q\(5),
      O => rtc_addro_1(6)
    );
\rtc_addro[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"335F33FC00000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \rtc_addro[8]_i_1_n_0\
    );
\rtc_addro[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEB"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => rtc_addro_1(8)
    );
\rtc_addro_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(2),
      Q => rtc_addro(2),
      R => '0'
    );
\rtc_addro_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(3),
      Q => rtc_addro(3),
      R => '0'
    );
\rtc_addro_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(5),
      Q => rtc_addro(5),
      R => '0'
    );
\rtc_addro_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(6),
      Q => rtc_addro(6),
      R => '0'
    );
\rtc_addro_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(8),
      Q => rtc_addro(8),
      R => '0'
    );
\rtc_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F4F0"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(9),
      I2 => dout(3),
      I3 => dout(8),
      I4 => dout(10),
      O => p_0_in(3)
    );
\rtc_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF0000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(4),
      O => p_0_in(4)
    );
\rtc_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF1000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(5),
      O => p_0_in(5)
    );
\rtc_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFB0000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(6),
      O => p_0_in(6)
    );
\rtc_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C8888D"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(7),
      I2 => dout(10),
      I3 => dout(8),
      I4 => dout(9),
      O => p_0_in(7)
    );
\rtc_data[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => dout(13),
      I1 => dout(11),
      I2 => dout(12),
      O => \rtc_data[7]_i_2_n_0\
    );
\rtc_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(0),
      Q => p_1_in(0),
      R => '0'
    );
\rtc_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(1),
      Q => p_1_in(1),
      R => '0'
    );
\rtc_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(2),
      Q => p_1_in(2),
      R => '0'
    );
\rtc_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(3),
      Q => p_1_in(3),
      R => '0'
    );
\rtc_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(4),
      Q => p_1_in(4),
      R => '0'
    );
\rtc_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(5),
      Q => p_1_in(5),
      R => '0'
    );
\rtc_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(6),
      Q => p_1_in(6),
      R => '0'
    );
\rtc_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(7),
      Q => p_1_in(7),
      R => '0'
    );
\rtc_dato[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBEBEFFEAAAAA"
    )
        port map (
      I0 => \rtc_dato[0]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => p_1_in(8),
      I5 => \^q\(1),
      O => rtc_dato_0(0)
    );
\rtc_dato[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB888888"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => p_1_in(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \rtc_dato[0]_i_2_n_0\
    );
\rtc_dato[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000022F2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \rtc_dato[1]_i_2_n_0\,
      I4 => \^q\(1),
      I5 => \rtc_dato[1]_i_3_n_0\,
      O => rtc_dato_0(1)
    );
\rtc_dato[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F08F"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_1_in(10),
      I2 => p_1_in(9),
      I3 => p_1_in(13),
      I4 => p_1_in(11),
      I5 => p_1_in(12),
      O => \rtc_dato[1]_i_2_n_0\
    );
\rtc_dato[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8FF00F000FFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => p_1_in(1),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \^q\(1),
      O => \rtc_dato[1]_i_3_n_0\
    );
\rtc_dato[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E680060FFFF0060"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \rtc_dato[2]_i_2_n_0\,
      I5 => \rtc_dato[2]_i_3_n_0\,
      O => rtc_dato_0(2)
    );
\rtc_dato[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1FC0"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \wr_data[6]_i_2_n_0\,
      I2 => p_1_in(9),
      I3 => p_1_in(10),
      I4 => \^q\(1),
      O => \rtc_dato[2]_i_2_n_0\
    );
\rtc_dato[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => p_1_in(2),
      I3 => \^q\(1),
      O => \rtc_dato[2]_i_3_n_0\
    );
\rtc_dato[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14FF14FF14FF1414"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \rtc_dato[3]_i_2_n_0\,
      I4 => \^q\(1),
      I5 => \rtc_dato[3]_i_3_n_0\,
      O => rtc_dato_0(3)
    );
\rtc_dato[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007030000F0F0F"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(5),
      I5 => \^q\(2),
      O => \rtc_dato[3]_i_2_n_0\
    );
\rtc_dato[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88778870"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      O => \rtc_dato[3]_i_3_n_0\
    );
\rtc_dato[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAF3FAF"
    )
        port map (
      I0 => \rtc_dato[4]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => p_1_in(4),
      I5 => \rtc_dato[6]_i_3_n_0\,
      O => rtc_dato_0(4)
    );
\rtc_dato[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF880070"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      O => \rtc_dato[4]_i_2_n_0\
    );
\rtc_dato[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEA0000000000"
    )
        port map (
      I0 => \rtc_dato[5]_i_2_n_0\,
      I1 => p_1_in(5),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(2),
      O => rtc_dato_0(5)
    );
\rtc_dato[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001E0F1E0E"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_1_in(11),
      I2 => p_1_in(13),
      I3 => \rtc_dato[5]_i_3_n_0\,
      I4 => p_1_in(8),
      I5 => \^q\(1),
      O => \rtc_dato[5]_i_2_n_0\
    );
\rtc_dato[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      O => \rtc_dato[5]_i_3_n_0\
    );
\rtc_dato[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CF5FFF5F"
    )
        port map (
      I0 => \rtc_dato[6]_i_2_n_0\,
      I1 => p_1_in(6),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \rtc_dato[6]_i_3_n_0\,
      O => rtc_dato_0(6)
    );
\rtc_dato[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0015FFFF"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_1_in(10),
      I2 => p_1_in(9),
      I3 => p_1_in(11),
      I4 => p_1_in(13),
      O => \rtc_dato[6]_i_2_n_0\
    );
\rtc_dato[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \rtc_dato[6]_i_3_n_0\
    );
\rtc_dato[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8008888A8A88888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => p_1_in(7),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => rtc_dato_0(7)
    );
\rtc_dato[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00AA80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(2),
      O => rtc_dato_0(8)
    );
\rtc_dato[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0B366600000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(0),
      O => \rtc_dato[9]_i_1_n_0\
    );
\rtc_dato[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C888"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => rtc_dato_0(9)
    );
\rtc_dato_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(0),
      Q => rtc_dato(0),
      R => '0'
    );
\rtc_dato_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(1),
      Q => rtc_dato(1),
      R => '0'
    );
\rtc_dato_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(2),
      Q => rtc_dato(2),
      R => '0'
    );
\rtc_dato_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(3),
      Q => rtc_dato(3),
      R => '0'
    );
\rtc_dato_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(4),
      Q => rtc_dato(4),
      R => '0'
    );
\rtc_dato_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(5),
      Q => rtc_dato(5),
      R => '0'
    );
\rtc_dato_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(6),
      Q => rtc_dato(6),
      R => '0'
    );
\rtc_dato_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(7),
      Q => rtc_dato(7),
      R => '0'
    );
\rtc_dato_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(8),
      Q => rtc_dato(8),
      R => '0'
    );
\rtc_dato_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(9),
      Q => rtc_dato(9),
      R => '0'
    );
rtc_rd_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444FFFF04440000"
    )
        port map (
      I0 => rtc_rd_en_i_2_n_0,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => rtc_rd_en_i_3_n_0,
      I5 => rtc_rd_en_reg_n_0,
      O => rtc_rd_en_i_1_n_0
    );
rtc_rd_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => rtc_rd_en_i_2_n_0
    );
rtc_rd_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE04EE45EB08FB8B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(5),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => rtc_rd_en_i_3_n_0
    );
rtc_rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_rd_en_i_1_n_0,
      Q => rtc_rd_en_reg_n_0,
      R => '0'
    );
rtc_ready_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100502000100102"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \^q\(3),
      O => rtc_ready_i_3_n_0
    );
rtc_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => read_n_2,
      Q => rtc_ready_reg_n_0,
      R => '0'
    );
\rtc_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => rtc_rw
    );
\rtc_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(8),
      Q => p_1_in(8),
      R => '0'
    );
\rtc_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(9),
      Q => p_1_in(9),
      R => '0'
    );
\rtc_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(10),
      Q => p_1_in(10),
      R => '0'
    );
\rtc_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(11),
      Q => p_1_in(11),
      R => '0'
    );
\rtc_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(12),
      Q => p_1_in(12),
      R => '0'
    );
\rtc_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(13),
      Q => p_1_in(13),
      R => '0'
    );
rtc_rw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(14),
      Q => rtc_rw_reg_n_0,
      R => '0'
    );
rtc_wr_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E00FFFF2E000000"
    )
        port map (
      I0 => rtc_wr_en_i_2_n_0,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(0),
      I4 => rtc_wr_en_i_3_n_0,
      I5 => rtc_wr_en_reg_n_0,
      O => rtc_wr_en_i_1_n_0
    );
rtc_wr_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => rtc_wr_en_i_2_n_0
    );
rtc_wr_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABBFFFFBDFFEAAF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => rtc_wr_en_i_3_n_0
    );
rtc_wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_wr_en_i_1_n_0,
      Q => rtc_wr_en_reg_n_0,
      R => '0'
    );
timeout0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => timeout0_carry_n_0,
      CO(2) => timeout0_carry_n_1,
      CO(1) => timeout0_carry_n_2,
      CO(0) => timeout0_carry_n_3,
      CYINIT => timeout(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(4 downto 1),
      S(3 downto 0) => timeout(4 downto 1)
    );
\timeout0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => timeout0_carry_n_0,
      CO(3) => \timeout0_carry__0_n_0\,
      CO(2) => \timeout0_carry__0_n_1\,
      CO(1) => \timeout0_carry__0_n_2\,
      CO(0) => \timeout0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(8 downto 5),
      S(3 downto 0) => timeout(8 downto 5)
    );
\timeout0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \timeout0_carry__0_n_0\,
      CO(3) => \timeout0_carry__1_n_0\,
      CO(2) => \timeout0_carry__1_n_1\,
      CO(1) => \timeout0_carry__1_n_2\,
      CO(0) => \timeout0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(12 downto 9),
      S(3 downto 0) => timeout(12 downto 9)
    );
\timeout0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timeout0_carry__1_n_0\,
      CO(3 downto 0) => \NLW_timeout0_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_timeout0_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => in18(13),
      S(3 downto 1) => B"000",
      S(0) => timeout(13)
    );
\timeout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timeout(0),
      O => \timeout[0]_i_1_n_0\
    );
\timeout[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101140010011400"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(1),
      O => \timeout[13]_i_2_n_0\
    );
\timeout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => \timeout[0]_i_1_n_0\,
      Q => timeout(0),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(10),
      Q => timeout(10),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(11),
      Q => timeout(11),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(12),
      Q => timeout(12),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(13),
      Q => timeout(13),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(1),
      Q => timeout(1),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(2),
      Q => timeout(2),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(3),
      Q => timeout(3),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(4),
      Q => timeout(4),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(5),
      Q => timeout(5),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(6),
      Q => timeout(6),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(7),
      Q => timeout(7),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(8),
      Q => timeout(8),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(9),
      Q => timeout(9),
      R => \timeout_reg[13]_0\
    );
\wr_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200020000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(0),
      O => \wr_data[13]_i_1_n_0\
    );
\wr_data[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_1_in(12),
      I2 => p_1_in(11),
      I3 => p_1_in(13),
      O => \wr_data[5]_i_2_n_0\
    );
\wr_data[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_1_in(11),
      I2 => p_1_in(12),
      O => \wr_data[6]_i_2_n_0\
    );
\wr_data[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      O => \wr_data[6]_i_3_n_0\
    );
\wr_data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      I5 => p_1_in(8),
      O => \wr_data[6]_i_4_n_0\
    );
\wr_data[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_1_in(9),
      I2 => p_1_in(10),
      I3 => p_1_in(12),
      O => \wr_data[7]_i_2_n_0\
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(0),
      Q => \wr_data_reg[13]_0\(0),
      R => '0'
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(10),
      Q => \wr_data_reg[13]_0\(10),
      R => '0'
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(11),
      Q => \wr_data_reg[13]_0\(11),
      R => '0'
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(12),
      Q => \wr_data_reg[13]_0\(12),
      R => '0'
    );
\wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(13),
      Q => \wr_data_reg[13]_0\(13),
      R => '0'
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(1),
      Q => \wr_data_reg[13]_0\(1),
      R => '0'
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(2),
      Q => \wr_data_reg[13]_0\(2),
      R => '0'
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(3),
      Q => \wr_data_reg[13]_0\(3),
      R => '0'
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(4),
      Q => \wr_data_reg[13]_0\(4),
      R => '0'
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(5),
      Q => \wr_data_reg[13]_0\(5),
      R => '0'
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(6),
      Q => \wr_data_reg[13]_0\(6),
      R => '0'
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(7),
      Q => \wr_data_reg[13]_0\(7),
      R => '0'
    );
\wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(8),
      Q => \wr_data_reg[13]_0\(8),
      R => '0'
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(9),
      Q => \wr_data_reg[13]_0\(9),
      R => '0'
    );
wr_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en_i_2_n_0,
      I2 => \^wr_en\,
      O => wr_en_i_1_n_0
    );
wr_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000148010001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => wr_en_i_2_n_0
    );
wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => wr_en_i_1_n_0,
      Q => \^wr_en\,
      R => '0'
    );
write: entity work.zxnexys_zxrtc_0_0_write
     port map (
      \AWADDR_reg[8]_0\(4 downto 0) => \AWADDR_reg[8]\(4 downto 0),
      \AWADDR_reg[8]_1\(4) => rtc_addro(8),
      \AWADDR_reg[8]_1\(3 downto 2) => rtc_addro(6 downto 5),
      \AWADDR_reg[8]_1\(1 downto 0) => rtc_addro(3 downto 2),
      BREADY_reg_0 => BREADY_reg,
      D(4) => write_n_4,
      D(3) => write_n_5,
      D(2) => write_n_6,
      D(1) => write_n_7,
      D(0) => write_n_8,
      \FSM_onehot_cState_reg[4]_0\ => write_n_10,
      \FSM_onehot_cState_reg[4]_1\ => rtc_wr_en_reg_n_0,
      \FSM_sequential_cState[1]_i_5\ => rtc_rw_reg_n_0,
      \FSM_sequential_cState[3]_i_2_0\ => \FSM_sequential_cState[3]_i_6_n_0\,
      \FSM_sequential_cState_reg[0]\ => \FSM_sequential_cState[0]_i_2_n_0\,
      \FSM_sequential_cState_reg[0]_0\ => \FSM_sequential_cState[0]_i_3_n_0\,
      \FSM_sequential_cState_reg[0]_1\ => \FSM_sequential_cState[0]_i_10_n_0\,
      \FSM_sequential_cState_reg[1]\(0) => rtc_rd_ack,
      \FSM_sequential_cState_reg[2]\ => \FSM_sequential_cState[2]_i_4_n_0\,
      \FSM_sequential_cState_reg[2]_0\ => \FSM_sequential_cState[5]_i_4_n_0\,
      \FSM_sequential_cState_reg[2]_1\ => \FSM_sequential_cState[2]_i_6_n_0\,
      \FSM_sequential_cState_reg[2]_2\ => \FSM_sequential_cState[2]_i_7_n_0\,
      \FSM_sequential_cState_reg[4]\ => \FSM_sequential_cState[4]_i_2_n_0\,
      \FSM_sequential_cState_reg[4]_0\ => \FSM_sequential_cState[4]_i_3_n_0\,
      \FSM_sequential_cState_reg[5]\ => write_n_9,
      \FSM_sequential_cState_reg[5]_0\(5 downto 0) => \^q\(5 downto 0),
      \FSM_sequential_cState_reg[5]_1\ => \FSM_sequential_cState[5]_i_3_n_0\,
      \FSM_sequential_cState_reg[5]_2\ => \FSM_sequential_cState[5]_i_5_n_0\,
      \FSM_sequential_cState_reg[5]_3\ => \FSM_sequential_cState[5]_i_6_n_0\,
      Q(0) => rtc_wr_ack,
      \WDATA_reg[9]_0\(9 downto 0) => \WDATA_reg[9]\(9 downto 0),
      \WDATA_reg[9]_1\(9 downto 0) => rtc_dato(9 downto 0),
      clk_peripheral => clk_peripheral,
      reset => reset,
      rtc_rw_reg => write_n_11,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      wr_ack => wr_ack
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_debounce is
  port (
    scl_rising_edge0 : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    scl_rin_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_debounce : entity is "debounce";
end zxnexys_zxrtc_0_0_debounce;

architecture STRUCTURE of zxnexys_zxrtc_0_0_debounce is
begin
INPUT_DOUBLE_REGS: entity work.zxnexys_zxrtc_0_0_cdc_sync_10
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scndry_out => scndry_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_debounce_9 is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_debounce_9 : entity is "debounce";
end zxnexys_zxrtc_0_0_debounce_9;

architecture STRUCTURE of zxnexys_zxrtc_0_0_debounce_9 is
begin
INPUT_DOUBLE_REGS: entity work.zxnexys_zxrtc_0_0_cdc_sync
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      s_axi_aclk => s_axi_aclk,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_iic_control is
  port (
    shift_reg_ld : out STD_LOGIC;
    sda_rin_d1 : out STD_LOGIC;
    scl_rin_d1 : out STD_LOGIC;
    Tx_under_prev : out STD_LOGIC;
    Bb : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    New_rcv_dta : out STD_LOGIC;
    earlyAckHdr : out STD_LOGIC;
    earlyAckDataState : out STD_LOGIC;
    ackDataState : out STD_LOGIC;
    \q_int_reg[0]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Abgc : out STD_LOGIC;
    Aas : out STD_LOGIC;
    srw_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Rdy_new_xmt : out STD_LOGIC;
    \WDATA_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_scl_state_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sda_t : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    Rc_fifo_wr0 : out STD_LOGIC;
    \data_i2c_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_int_reg[8]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \data_int_reg[0]\ : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    scl_rising_edge0 : in STD_LOGIC;
    Ro_prev : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Dtre : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state[9]_i_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[5]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[5]\ : in STD_LOGIC;
    \LEVEL_1_GEN.master_sda_reg_0\ : in STD_LOGIC;
    Tx_data_exists_sgl : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[5]_0\ : in STD_LOGIC;
    rxCntDone : in STD_LOGIC;
    Msms_set : in STD_LOGIC;
    \data_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    new_rcv_dta_d1 : in STD_LOGIC;
    detect_stop_reg_0 : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_iic_control : entity is "iic_control";
end zxnexys_zxrtc_0_0_iic_control;

architecture STRUCTURE of zxnexys_zxrtc_0_0_iic_control is
  signal \^aas\ : STD_LOGIC;
  signal \^abgc\ : STD_LOGIC;
  signal AckDataState_i_1_n_0 : STD_LOGIC;
  signal BITCNT_n_0 : STD_LOGIC;
  signal BITCNT_n_1 : STD_LOGIC;
  signal BITCNT_n_2 : STD_LOGIC;
  signal BITCNT_n_3 : STD_LOGIC;
  signal BITCNT_n_4 : STD_LOGIC;
  signal \^bb\ : STD_LOGIC;
  signal CLKCNT_n_10 : STD_LOGIC;
  signal CLKCNT_n_11 : STD_LOGIC;
  signal CLKCNT_n_12 : STD_LOGIC;
  signal CLKCNT_n_13 : STD_LOGIC;
  signal CLKCNT_n_14 : STD_LOGIC;
  signal CLKCNT_n_15 : STD_LOGIC;
  signal CLKCNT_n_16 : STD_LOGIC;
  signal CLKCNT_n_17 : STD_LOGIC;
  signal CLKCNT_n_18 : STD_LOGIC;
  signal CLKCNT_n_19 : STD_LOGIC;
  signal CLKCNT_n_20 : STD_LOGIC;
  signal CLKCNT_n_21 : STD_LOGIC;
  signal CLKCNT_n_22 : STD_LOGIC;
  signal CLKCNT_n_23 : STD_LOGIC;
  signal CLKCNT_n_24 : STD_LOGIC;
  signal CLKCNT_n_25 : STD_LOGIC;
  signal CLKCNT_n_26 : STD_LOGIC;
  signal CLKCNT_n_27 : STD_LOGIC;
  signal CLKCNT_n_28 : STD_LOGIC;
  signal CLKCNT_n_29 : STD_LOGIC;
  signal CLKCNT_n_9 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal EarlyAckDataState_i_2_n_0 : STD_LOGIC;
  signal EarlyAckDataState_i_3_n_0 : STD_LOGIC;
  signal EarlyAckHdr0 : STD_LOGIC;
  signal \FSM_onehot_scl_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[8]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_7_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_scl_state_reg[6]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \FSM_onehot_scl_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_7_n_0\ : STD_LOGIC;
  signal I2CDATA_REG_n_0 : STD_LOGIC;
  signal I2CDATA_REG_n_2 : STD_LOGIC;
  signal I2CDATA_REG_n_3 : STD_LOGIC;
  signal I2CDATA_REG_n_4 : STD_LOGIC;
  signal I2CDATA_REG_n_5 : STD_LOGIC;
  signal I2CDATA_REG_n_6 : STD_LOGIC;
  signal I2CDATA_REG_n_7 : STD_LOGIC;
  signal I2CDATA_REG_n_8 : STD_LOGIC;
  signal I2CDATA_REG_n_9 : STD_LOGIC;
  signal I2CHEADER_REG_n_1 : STD_LOGIC;
  signal I2CHEADER_REG_n_2 : STD_LOGIC;
  signal I2CHEADER_REG_n_3 : STD_LOGIC;
  signal I2CHEADER_REG_n_4 : STD_LOGIC;
  signal I2CHEADER_REG_n_5 : STD_LOGIC;
  signal I2CHEADER_REG_n_6 : STD_LOGIC;
  signal I2CHEADER_REG_n_7 : STD_LOGIC;
  signal \LEVEL_1_GEN.master_sda_reg_n_0\ : STD_LOGIC;
  signal \^new_rcv_dta\ : STD_LOGIC;
  signal \^rdy_new_xmt\ : STD_LOGIC;
  signal SETUP_CNT_n_0 : STD_LOGIC;
  signal SETUP_CNT_n_1 : STD_LOGIC;
  signal SETUP_CNT_n_2 : STD_LOGIC;
  signal SETUP_CNT_n_3 : STD_LOGIC;
  signal \^tx_under_prev\ : STD_LOGIC;
  signal aas_i : STD_LOGIC;
  signal al_i_i_1_n_0 : STD_LOGIC;
  signal al_i_i_2_n_0 : STD_LOGIC;
  signal al_prevent : STD_LOGIC;
  signal al_prevent_i_1_n_0 : STD_LOGIC;
  signal arb_lost : STD_LOGIC;
  signal arb_lost_i_1_n_0 : STD_LOGIC;
  signal bit_cnt_en : STD_LOGIC;
  signal bit_cnt_en0 : STD_LOGIC;
  signal bus_busy_d1 : STD_LOGIC;
  signal bus_busy_i_1_n_0 : STD_LOGIC;
  signal clk_cnt_en1 : STD_LOGIC;
  signal clk_cnt_en11_out : STD_LOGIC;
  signal clk_cnt_en12_out : STD_LOGIC;
  signal clk_cnt_en1_carry_n_2 : STD_LOGIC;
  signal clk_cnt_en1_carry_n_3 : STD_LOGIC;
  signal \clk_cnt_en1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal clk_cnt_en2 : STD_LOGIC;
  signal clk_cnt_en2_carry_n_2 : STD_LOGIC;
  signal clk_cnt_en2_carry_n_3 : STD_LOGIC;
  signal \cr_i[5]_i_3_n_0\ : STD_LOGIC;
  signal data_i2c_i0 : STD_LOGIC;
  signal detect_start : STD_LOGIC;
  signal detect_start_i_1_n_0 : STD_LOGIC;
  signal detect_start_i_2_n_0 : STD_LOGIC;
  signal detect_stop0 : STD_LOGIC;
  signal detect_stop_b : STD_LOGIC;
  signal detect_stop_b_i_1_n_0 : STD_LOGIC;
  signal detect_stop_b_reg_n_0 : STD_LOGIC;
  signal detect_stop_i_1_n_0 : STD_LOGIC;
  signal detect_stop_reg_n_0 : STD_LOGIC;
  signal dtc_i_d1 : STD_LOGIC;
  signal dtc_i_d2 : STD_LOGIC;
  signal dtc_i_reg_n_0 : STD_LOGIC;
  signal dtre_d1 : STD_LOGIC;
  signal gen_start : STD_LOGIC;
  signal gen_start_i_1_n_0 : STD_LOGIC;
  signal gen_stop : STD_LOGIC;
  signal gen_stop_d1 : STD_LOGIC;
  signal gen_stop_i_1_n_0 : STD_LOGIC;
  signal i2c_header_en : STD_LOGIC;
  signal i2c_header_en0 : STD_LOGIC;
  signal master_slave : STD_LOGIC;
  signal master_slave_i_1_n_0 : STD_LOGIC;
  signal msms_d1 : STD_LOGIC;
  signal msms_d10 : STD_LOGIC;
  signal msms_d1_i_2_n_0 : STD_LOGIC;
  signal msms_d2 : STD_LOGIC;
  signal msms_rst_i : STD_LOGIC;
  signal msms_rst_i_i_1_n_0 : STD_LOGIC;
  signal msms_rst_i_i_2_n_0 : STD_LOGIC;
  signal msms_rst_i_i_3_n_0 : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \^q_int_reg[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rdy_new_xmt_i_i_1_n_0 : STD_LOGIC;
  signal rdy_new_xmt_i_i_2_n_0 : STD_LOGIC;
  signal ro_prev_d1 : STD_LOGIC;
  signal rsta_d1 : STD_LOGIC;
  signal rsta_tx_under_prev : STD_LOGIC;
  signal rsta_tx_under_prev_i_1_n_0 : STD_LOGIC;
  signal scl_cout_reg : STD_LOGIC;
  signal scl_cout_reg0 : STD_LOGIC;
  signal scl_f_edg_d1 : STD_LOGIC;
  signal scl_f_edg_d2 : STD_LOGIC;
  signal scl_f_edg_d3 : STD_LOGIC;
  signal scl_falling_edge : STD_LOGIC;
  signal scl_falling_edge0 : STD_LOGIC;
  signal \^scl_rin_d1\ : STD_LOGIC;
  signal scl_rising_edge : STD_LOGIC;
  signal sda_cout : STD_LOGIC;
  signal sda_cout_reg : STD_LOGIC;
  signal sda_cout_reg_i_1_n_0 : STD_LOGIC;
  signal sda_cout_reg_i_2_n_0 : STD_LOGIC;
  signal \^sda_rin_d1\ : STD_LOGIC;
  signal sda_sample : STD_LOGIC;
  signal sda_sample_i_1_n_0 : STD_LOGIC;
  signal sda_setup : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal shift_reg : STD_LOGIC_VECTOR ( 7 to 7 );
  signal shift_reg_en : STD_LOGIC;
  signal shift_reg_en0 : STD_LOGIC;
  signal shift_reg_en_i_2_n_0 : STD_LOGIC;
  signal \^shift_reg_ld\ : STD_LOGIC;
  signal shift_reg_ld0 : STD_LOGIC;
  signal shift_reg_ld_d1 : STD_LOGIC;
  signal slave_sda_reg_n_0 : STD_LOGIC;
  signal sm_stop_i_1_n_0 : STD_LOGIC;
  signal sm_stop_i_2_n_0 : STD_LOGIC;
  signal sm_stop_i_3_n_0 : STD_LOGIC;
  signal sm_stop_reg_n_0 : STD_LOGIC;
  signal \^srw_i_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal state0 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal stop_scl_reg : STD_LOGIC;
  signal stop_scl_reg_i_1_n_0 : STD_LOGIC;
  signal stop_scl_reg_i_2_n_0 : STD_LOGIC;
  signal stop_scl_reg_i_4_n_0 : STD_LOGIC;
  signal stop_start_wait1 : STD_LOGIC;
  signal stop_start_wait1_carry_n_2 : STD_LOGIC;
  signal stop_start_wait1_carry_n_3 : STD_LOGIC;
  signal tx_under_prev_d1 : STD_LOGIC;
  signal tx_under_prev_i0 : STD_LOGIC;
  signal tx_under_prev_i_i_1_n_0 : STD_LOGIC;
  signal txer_edge_i_1_n_0 : STD_LOGIC;
  signal txer_edge_i_2_n_0 : STD_LOGIC;
  signal txer_i_i_1_n_0 : STD_LOGIC;
  signal txer_i_reg_n_0 : STD_LOGIC;
  signal NLW_clk_cnt_en1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_clk_cnt_en1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_clk_cnt_en2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_clk_cnt_en2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_stop_start_wait1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_stop_start_wait1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AckDataState_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of EarlyAckDataState_i_2 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of EarlyAckDataState_i_3 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of EarlyAckHdr_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[0]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[2]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[2]_i_6\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[4]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_6\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_7\ : label is "soft_lutpair18";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[0]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[1]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[2]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[3]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[4]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[5]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[6]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[7]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[8]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[9]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_10\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_5\ : label is "soft_lutpair29";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute SOFT_HLUTNM of \IIC2Bus_IntrEvent[4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of aas_i_i_2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of al_i_i_2 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of bit_cnt_en_i_1 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of bus_busy_i_1 : label is "soft_lutpair29";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \clk_cnt_en1_inferred__2/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \clk_cnt_en1_inferred__2/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of detect_start_i_2 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of detect_stop_i_2 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of gen_stop_i_1 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of i2c_header_en_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of master_slave_i_1 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of msms_rst_i_i_2 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of rdy_new_xmt_i_i_2 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of sm_stop_i_3 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of stop_scl_reg_i_2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of stop_scl_reg_i_4 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of txer_edge_i_2 : label is "soft_lutpair31";
begin
  Aas <= \^aas\;
  Abgc <= \^abgc\;
  Bb <= \^bb\;
  D(3 downto 0) <= \^d\(3 downto 0);
  \FSM_onehot_scl_state_reg[6]_0\(1 downto 0) <= \^fsm_onehot_scl_state_reg[6]_0\(1 downto 0);
  New_rcv_dta <= \^new_rcv_dta\;
  Rdy_new_xmt <= \^rdy_new_xmt\;
  Tx_under_prev <= \^tx_under_prev\;
  \q_int_reg[0]\(8 downto 0) <= \^q_int_reg[0]\(8 downto 0);
  scl_rin_d1 <= \^scl_rin_d1\;
  sda_rin_d1 <= \^sda_rin_d1\;
  shift_reg_ld <= \^shift_reg_ld\;
  srw_i_reg_0(0) <= \^srw_i_reg_0\(0);
AckDataState_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => AckDataState_i_1_n_0
    );
AckDataState_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AckDataState_i_1_n_0,
      Q => ackDataState,
      R => \q_int_reg[8]\
    );
BITCNT: entity work.\zxnexys_zxrtc_0_0_upcnt_n__parameterized0\
     port map (
      EarlyAckDataState_reg => EarlyAckDataState_i_2_n_0,
      EarlyAckDataState_reg_0 => EarlyAckDataState_i_3_n_0,
      \FSM_sequential_state_reg[0]\ => BITCNT_n_4,
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state[2]_i_7_n_0\,
      \FSM_sequential_state_reg[0]_1\ => I2CHEADER_REG_n_3,
      \FSM_sequential_state_reg[1]\ => BITCNT_n_3,
      \FSM_sequential_state_reg[1]_0\ => I2CHEADER_REG_n_1,
      \FSM_sequential_state_reg[1]_1\ => detect_stop_reg_n_0,
      \FSM_sequential_state_reg[2]\ => BITCNT_n_2,
      \FSM_sequential_state_reg[2]_0\ => \FSM_sequential_state[2]_i_3_n_0\,
      \FSM_sequential_state_reg[2]_1\ => I2CHEADER_REG_n_4,
      Q(0) => Q(0),
      bit_cnt_en => bit_cnt_en,
      detect_start => detect_start,
      dtc_i_reg => dtc_i_reg_n_0,
      \q_int_reg[0]_0\ => BITCNT_n_1,
      \q_int_reg[0]_1\ => \q_int_reg[8]\,
      \q_int_reg[2]_0\ => BITCNT_n_0,
      s_axi_aclk => s_axi_aclk,
      scl_falling_edge => scl_falling_edge,
      state0 => state0,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
CLKCNT: entity work.zxnexys_zxrtc_0_0_upcnt_n
     port map (
      CO(0) => stop_start_wait1,
      D(1) => CLKCNT_n_17,
      D(0) => CLKCNT_n_18,
      DI(2) => CLKCNT_n_19,
      DI(1) => CLKCNT_n_20,
      DI(0) => CLKCNT_n_21,
      E(0) => CLKCNT_n_16,
      \FSM_onehot_scl_state_reg[0]\(9) => \FSM_onehot_scl_state_reg_n_0_[9]\,
      \FSM_onehot_scl_state_reg[0]\(8) => \FSM_onehot_scl_state_reg_n_0_[8]\,
      \FSM_onehot_scl_state_reg[0]\(7) => \FSM_onehot_scl_state_reg_n_0_[7]\,
      \FSM_onehot_scl_state_reg[0]\(6) => \^fsm_onehot_scl_state_reg[6]_0\(1),
      \FSM_onehot_scl_state_reg[0]\(5) => \FSM_onehot_scl_state_reg_n_0_[5]\,
      \FSM_onehot_scl_state_reg[0]\(4) => \FSM_onehot_scl_state_reg_n_0_[4]\,
      \FSM_onehot_scl_state_reg[0]\(3) => \^fsm_onehot_scl_state_reg[6]_0\(0),
      \FSM_onehot_scl_state_reg[0]\(2) => detect_stop_b,
      \FSM_onehot_scl_state_reg[0]\(1) => \FSM_onehot_scl_state_reg_n_0_[1]\,
      \FSM_onehot_scl_state_reg[0]\(0) => \FSM_onehot_scl_state_reg_n_0_[0]\,
      \FSM_onehot_scl_state_reg[0]_0\ => \FSM_onehot_scl_state[9]_i_4_n_0\,
      \FSM_onehot_scl_state_reg[1]\ => CLKCNT_n_15,
      \FSM_onehot_scl_state_reg[1]_0\ => \FSM_onehot_scl_state[2]_i_2_n_0\,
      \FSM_onehot_scl_state_reg[1]_1\ => detect_stop_b_reg_n_0,
      \FSM_onehot_scl_state_reg[1]_2\ => \FSM_onehot_scl_state[2]_i_4_n_0\,
      \FSM_onehot_scl_state_reg[2]\ => \FSM_onehot_scl_state[2]_i_5_n_0\,
      \FSM_onehot_scl_state_reg[2]_0\ => \FSM_onehot_scl_state[2]_i_6_n_0\,
      \FSM_onehot_scl_state_reg[2]_1\(0) => \clk_cnt_en1_inferred__2/i__carry__0_n_3\,
      Q(8 downto 0) => \^q_int_reg[0]\(8 downto 0),
      S(2) => CLKCNT_n_9,
      S(1) => CLKCNT_n_10,
      S(0) => CLKCNT_n_11,
      arb_lost => arb_lost,
      \q_int_reg[0]_0\(2) => CLKCNT_n_12,
      \q_int_reg[0]_0\(1) => CLKCNT_n_13,
      \q_int_reg[0]_0\(0) => CLKCNT_n_14,
      \q_int_reg[0]_1\(0) => CLKCNT_n_26,
      \q_int_reg[0]_2\(0) => clk_cnt_en2,
      \q_int_reg[0]_3\(0) => clk_cnt_en1,
      \q_int_reg[0]_4\(0) => clk_cnt_en11_out,
      \q_int_reg[0]_5\(0) => Q(3),
      \q_int_reg[0]_6\(0) => clk_cnt_en12_out,
      \q_int_reg[0]_7\ => \q_int_reg[8]\,
      \q_int_reg[1]_0\(3) => CLKCNT_n_22,
      \q_int_reg[1]_0\(2) => CLKCNT_n_23,
      \q_int_reg[1]_0\(1) => CLKCNT_n_24,
      \q_int_reg[1]_0\(0) => CLKCNT_n_25,
      \q_int_reg[2]_0\(2) => CLKCNT_n_27,
      \q_int_reg[2]_0\(1) => CLKCNT_n_28,
      \q_int_reg[2]_0\(0) => CLKCNT_n_29,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      stop_scl_reg => stop_scl_reg
    );
EarlyAckDataState_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => EarlyAckDataState_i_2_n_0
    );
EarlyAckDataState_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      O => EarlyAckDataState_i_3_n_0
    );
EarlyAckDataState_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_0,
      Q => earlyAckDataState,
      R => \q_int_reg[8]\
    );
EarlyAckHdr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => scl_f_edg_d3,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => EarlyAckHdr0
    );
EarlyAckHdr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => EarlyAckHdr0,
      Q => earlyAckHdr,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \FSM_onehot_scl_state[0]_i_2_n_0\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I3 => stop_start_wait1,
      I4 => arb_lost,
      I5 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      O => \FSM_onehot_scl_state[0]_i_1_n_0\
    );
\FSM_onehot_scl_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^bb\,
      I1 => gen_start,
      I2 => master_slave,
      O => \FSM_onehot_scl_state[0]_i_2_n_0\
    );
\FSM_onehot_scl_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I1 => master_slave,
      I2 => gen_start,
      I3 => \^bb\,
      O => \FSM_onehot_scl_state[2]_i_2_n_0\
    );
\FSM_onehot_scl_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => detect_stop_b,
      I1 => \^fsm_onehot_scl_state_reg[6]_0\(0),
      I2 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      I4 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      O => \FSM_onehot_scl_state[2]_i_4_n_0\
    );
\FSM_onehot_scl_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \FSM_onehot_scl_state[2]_i_7_n_0\,
      I1 => Q(3),
      I2 => stop_start_wait1,
      I3 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I4 => \data_int_reg[0]\,
      I5 => detect_stop_b,
      O => \FSM_onehot_scl_state[2]_i_5_n_0\
    );
\FSM_onehot_scl_state[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      O => \FSM_onehot_scl_state[2]_i_6_n_0\
    );
\FSM_onehot_scl_state[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I1 => arb_lost,
      O => \FSM_onehot_scl_state[2]_i_7_n_0\
    );
\FSM_onehot_scl_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \next_scl_state1_inferred__0/i__carry_n_1\,
      I1 => \^fsm_onehot_scl_state_reg[6]_0\(0),
      I2 => \data_int_reg[0]\,
      I3 => detect_stop_b,
      O => \FSM_onehot_scl_state[3]_i_1_n_0\
    );
\FSM_onehot_scl_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFD0D0D0"
    )
        port map (
      I0 => clk_cnt_en2,
      I1 => scndry_out,
      I2 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      I3 => \^fsm_onehot_scl_state_reg[6]_0\(0),
      I4 => \next_scl_state1_inferred__0/i__carry_n_1\,
      I5 => \FSM_onehot_scl_state[4]_i_2_n_0\,
      O => \FSM_onehot_scl_state[4]_i_1_n_0\
    );
\FSM_onehot_scl_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => arb_lost,
      I1 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I2 => stop_scl_reg,
      I3 => Q(3),
      O => \FSM_onehot_scl_state[4]_i_2_n_0\
    );
\FSM_onehot_scl_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F44444"
    )
        port map (
      I0 => \next_scl_state1_inferred__1/i__carry_n_1\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I2 => clk_cnt_en2,
      I3 => scndry_out,
      I4 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      O => \FSM_onehot_scl_state[5]_i_1_n_0\
    );
\FSM_onehot_scl_state[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => scndry_out,
      I1 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      I2 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I3 => \next_scl_state1_inferred__1/i__carry_n_1\,
      O => \FSM_onehot_scl_state[6]_i_1_n_0\
    );
\FSM_onehot_scl_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \data_int_reg[0]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      I2 => arb_lost,
      I3 => stop_scl_reg,
      I4 => Q(3),
      I5 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      O => \FSM_onehot_scl_state[8]_i_1_n_0\
    );
\FSM_onehot_scl_state[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => stop_start_wait1,
      I1 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      I3 => \data_int_reg[0]\,
      O => \FSM_onehot_scl_state[9]_i_3_n_0\
    );
\FSM_onehot_scl_state[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => detect_stop_b,
      I1 => \^fsm_onehot_scl_state_reg[6]_0\(0),
      I2 => \FSM_onehot_scl_state[9]_i_6_n_0\,
      I3 => arb_lost,
      I4 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I5 => \FSM_onehot_scl_state[9]_i_7_n_0\,
      O => \FSM_onehot_scl_state[9]_i_4_n_0\
    );
\FSM_onehot_scl_state[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      O => \FSM_onehot_scl_state[9]_i_6_n_0\
    );
\FSM_onehot_scl_state[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      I1 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      O => \FSM_onehot_scl_state[9]_i_7_n_0\
    );
\FSM_onehot_scl_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[0]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[0]\,
      S => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => CLKCNT_n_18,
      Q => \FSM_onehot_scl_state_reg_n_0_[1]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => CLKCNT_n_17,
      Q => detect_stop_b,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[3]_i_1_n_0\,
      Q => \^fsm_onehot_scl_state_reg[6]_0\(0),
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[4]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[4]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[5]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[5]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[6]_i_1_n_0\,
      Q => \^fsm_onehot_scl_state_reg[6]_0\(1),
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state_reg[7]_0\(0),
      Q => \FSM_onehot_scl_state_reg_n_0_[7]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[8]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[8]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[9]_i_3_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[9]\,
      R => \q_int_reg[8]\
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBAAAAFFFBFFFB"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => sda_sample,
      I3 => arb_lost,
      I4 => detect_start,
      I5 => \state__0\(2),
      O => \FSM_sequential_state[1]_i_3_n_0\
    );
\FSM_sequential_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C80"
    )
        port map (
      I0 => Ro_prev,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => \FSM_sequential_state[1]_i_4_n_0\
    );
\FSM_sequential_state[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      O => \FSM_sequential_state[2]_i_10_n_0\
    );
\FSM_sequential_state[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => Ro_prev,
      O => \FSM_sequential_state[2]_i_3_n_0\
    );
\FSM_sequential_state[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => detect_stop_reg_n_0,
      I1 => Q(0),
      O => state0
    );
\FSM_sequential_state[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => scl_f_edg_d2,
      I1 => Ro_prev,
      I2 => ro_prev_d1,
      O => \FSM_sequential_state[2]_i_7_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_4,
      Q => \state__0\(0),
      R => '0'
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_3,
      Q => \state__0\(1),
      R => '0'
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_2,
      Q => \state__0\(2),
      R => '0'
    );
I2CDATA_REG: entity work.zxnexys_zxrtc_0_0_shift8
     port map (
      \LEVEL_1_GEN.master_sda_reg\ => \LEVEL_1_GEN.master_sda_reg_0\,
      \LEVEL_1_GEN.master_sda_reg_0\ => \^tx_under_prev\,
      Q(7) => shift_reg(7),
      Q(6) => I2CDATA_REG_n_2,
      Q(5) => I2CDATA_REG_n_3,
      Q(4) => I2CDATA_REG_n_4,
      Q(3) => I2CDATA_REG_n_5,
      Q(2) => I2CDATA_REG_n_6,
      Q(1) => I2CDATA_REG_n_7,
      Q(0) => I2CDATA_REG_n_8,
      Tx_fifo_data_0(6 downto 0) => Tx_fifo_data_0(6 downto 0),
      \data_int_reg[0]_0\(0) => \data_int_reg[0]_0\(0),
      \data_int_reg[1]_0\ => \^shift_reg_ld\,
      \data_int_reg[7]_0\ => I2CDATA_REG_n_0,
      \data_int_reg[7]_1\ => I2CDATA_REG_n_9,
      \data_int_reg[7]_2\ => \q_int_reg[8]\,
      s_axi_aclk => s_axi_aclk,
      shift_reg_en => shift_reg_en,
      slave_sda_reg => I2CHEADER_REG_n_2,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
I2CHEADER_REG: entity work.zxnexys_zxrtc_0_0_shift8_7
     port map (
      E(0) => i2c_header_en,
      \FSM_sequential_state[2]_i_4_0\ => \FSM_sequential_state[2]_i_10_n_0\,
      \FSM_sequential_state_reg[1]\ => I2CHEADER_REG_n_4,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state[1]_i_3_n_0\,
      \FSM_sequential_state_reg[1]_1\ => \FSM_sequential_state[1]_i_4_n_0\,
      Q(2) => Q(4),
      Q(1) => Q(2),
      Q(0) => Q(0),
      Ro_prev => Ro_prev,
      aas_i => aas_i,
      aas_i_reg => I2CHEADER_REG_n_6,
      aas_i_reg_0 => \^aas\,
      abgc_i_reg => I2CHEADER_REG_n_2,
      abgc_i_reg_0 => \^abgc\,
      abgc_i_reg_1 => detect_stop_reg_n_0,
      arb_lost => arb_lost,
      \data_int_reg[0]_0\ => I2CHEADER_REG_n_7,
      \data_int_reg[0]_1\ => \q_int_reg[8]\,
      \data_int_reg[0]_2\ => \data_int_reg[0]\,
      detect_start => detect_start,
      detect_start_reg => I2CHEADER_REG_n_3,
      detect_start_reg_0 => I2CHEADER_REG_n_5,
      master_slave => master_slave,
      master_slave_reg => I2CHEADER_REG_n_1,
      s_axi_aclk => s_axi_aclk,
      sda_sample => sda_sample,
      shift_reg_ld0 => shift_reg_ld0,
      shift_reg_ld_reg => \^tx_under_prev\,
      srw_i_reg(0) => \^srw_i_reg_0\(0),
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
\IIC2Bus_IntrEvent[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^bb\,
      O => \^d\(1)
    );
\IIC2Bus_IntrEvent[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^aas\,
      O => \^d\(0)
    );
\LEVEL_1_GEN.master_sda_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CDATA_REG_n_9,
      Q => \LEVEL_1_GEN.master_sda_reg_n_0\,
      S => \q_int_reg[8]\
    );
\RD_FIFO_CNTRL.Rc_fifo_wr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^new_rcv_dta\,
      I1 => new_rcv_dta_d1,
      O => Rc_fifo_wr0
    );
SETUP_CNT: entity work.zxnexys_zxrtc_0_0_upcnt_n_8
     port map (
      CO(0) => \sda_setup0_inferred__0/i__carry_n_1\,
      Q(0) => Q(3),
      S(2) => SETUP_CNT_n_0,
      S(1) => SETUP_CNT_n_1,
      S(0) => SETUP_CNT_n_2,
      gen_stop => gen_stop,
      gen_stop_d1 => gen_stop_d1,
      \q_int_reg[8]_0\ => \data_int_reg[0]\,
      \q_int_reg[8]_1\ => \q_int_reg[8]\,
      rsta_d1 => rsta_d1,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      sda_rin_d1 => \^sda_rin_d1\,
      sda_setup => sda_setup,
      sda_setup_reg => \^tx_under_prev\,
      tx_under_prev_d1 => tx_under_prev_d1,
      tx_under_prev_i_reg => SETUP_CNT_n_3
    );
aas_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => aas_i
    );
aas_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_6,
      Q => \^aas\,
      R => '0'
    );
abgc_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_5,
      Q => \^abgc\,
      R => '0'
    );
al_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0EEE0E0"
    )
        port map (
      I0 => Q(3),
      I1 => master_slave,
      I2 => al_i_i_2_n_0,
      I3 => al_prevent,
      I4 => detect_stop_reg_n_0,
      I5 => sm_stop_reg_n_0,
      O => al_i_i_1_n_0
    );
al_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => master_slave,
      I1 => arb_lost,
      I2 => bus_busy_d1,
      I3 => gen_start,
      O => al_i_i_2_n_0
    );
al_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => al_i_i_1_n_0,
      Q => \^d\(3),
      R => \q_int_reg[8]\
    );
al_prevent_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => detect_start,
      I1 => gen_stop,
      I2 => sm_stop_reg_n_0,
      I3 => al_prevent,
      O => al_prevent_i_1_n_0
    );
al_prevent_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => al_prevent_i_1_n_0,
      Q => al_prevent,
      R => \q_int_reg[8]\
    );
arb_lost_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => arb_lost,
      I1 => master_slave,
      I2 => msms_rst_i_i_2_n_0,
      I3 => \data_int_reg[0]\,
      I4 => sda_cout_reg,
      I5 => msms_rst_i_i_3_n_0,
      O => arb_lost_i_1_n_0
    );
arb_lost_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => arb_lost_i_1_n_0,
      Q => arb_lost,
      R => '0'
    );
bit_cnt_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0488"
    )
        port map (
      I0 => \state__0\(2),
      I1 => scl_falling_edge,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => bit_cnt_en0
    );
bit_cnt_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bit_cnt_en0,
      Q => bit_cnt_en,
      R => \q_int_reg[8]\
    );
bus_busy_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^bb\,
      Q => bus_busy_d1,
      R => \q_int_reg[8]\
    );
bus_busy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^bb\,
      I1 => detect_start,
      I2 => Q(0),
      I3 => detect_stop_reg_n_0,
      O => bus_busy_i_1_n_0
    );
bus_busy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus_busy_i_1_n_0,
      Q => \^bb\,
      R => '0'
    );
clk_cnt_en1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_clk_cnt_en1_carry_CO_UNCONNECTED(3),
      CO(2) => clk_cnt_en1,
      CO(1) => clk_cnt_en1_carry_n_2,
      CO(0) => clk_cnt_en1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_clk_cnt_en1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_27,
      S(1) => CLKCNT_n_28,
      S(0) => CLKCNT_n_29
    );
\clk_cnt_en1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => clk_cnt_en11_out,
      CO(1) => \clk_cnt_en1_inferred__0/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => S(2 downto 0)
    );
\clk_cnt_en1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => clk_cnt_en12_out,
      CO(1) => \clk_cnt_en1_inferred__1/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state[9]_i_5\(2 downto 0)
    );
\clk_cnt_en1_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \clk_cnt_en1_inferred__2/i__carry_n_0\,
      CO(2) => \clk_cnt_en1_inferred__2/i__carry_n_1\,
      CO(1) => \clk_cnt_en1_inferred__2/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => CLKCNT_n_19,
      DI(2) => CLKCNT_n_20,
      DI(1) => '0',
      DI(0) => CLKCNT_n_21,
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => CLKCNT_n_22,
      S(2) => CLKCNT_n_23,
      S(1) => CLKCNT_n_24,
      S(0) => CLKCNT_n_25
    );
\clk_cnt_en1_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_en1_inferred__2/i__carry_n_0\,
      CO(3 downto 1) => \NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \clk_cnt_en1_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q_int_reg[0]\(8),
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => CLKCNT_n_26
    );
clk_cnt_en2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_clk_cnt_en2_carry_CO_UNCONNECTED(3),
      CO(2) => clk_cnt_en2,
      CO(1) => clk_cnt_en2_carry_n_2,
      CO(0) => clk_cnt_en2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_clk_cnt_en2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state_reg[5]_0\(2 downto 0)
    );
\cr_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBB888B"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => E(0),
      I2 => \^bb\,
      I3 => \cr_i_reg[5]\,
      I4 => Q(1),
      I5 => \cr_i[5]_i_3_n_0\,
      O => \WDATA_reg[2]\(0)
    );
\cr_i[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => Tx_data_exists_sgl,
      I1 => dynamic_MSMS(0),
      I2 => \cr_i_reg[5]_0\,
      I3 => msms_rst_i,
      I4 => rxCntDone,
      I5 => sm_stop_reg_n_0,
      O => \cr_i[5]_i_3_n_0\
    );
\data_i2c_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => Ro_prev,
      I1 => scl_falling_edge,
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      O => data_i2c_i0
    );
\data_i2c_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_8,
      Q => \data_i2c_i_reg[7]_0\(0),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_7,
      Q => \data_i2c_i_reg[7]_0\(1),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_6,
      Q => \data_i2c_i_reg[7]_0\(2),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_5,
      Q => \data_i2c_i_reg[7]_0\(3),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_4,
      Q => \data_i2c_i_reg[7]_0\(4),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_3,
      Q => \data_i2c_i_reg[7]_0\(5),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_2,
      Q => \data_i2c_i_reg[7]_0\(6),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => shift_reg(7),
      Q => \data_i2c_i_reg[7]_0\(7),
      R => \q_int_reg[8]\
    );
detect_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A008000000000"
    )
        port map (
      I0 => detect_start_i_2_n_0,
      I1 => scndry_out,
      I2 => \^sda_rin_d1\,
      I3 => \data_int_reg[0]\,
      I4 => detect_start,
      I5 => Q(0),
      O => detect_start_i_1_n_0
    );
detect_start_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => detect_start_i_2_n_0
    );
detect_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_start_i_1_n_0,
      Q => detect_start,
      R => '0'
    );
detect_stop_b_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CE020000"
    )
        port map (
      I0 => detect_stop_b_reg_n_0,
      I1 => detect_stop_reg_0,
      I2 => detect_stop_b,
      I3 => scndry_out,
      I4 => Q(0),
      I5 => detect_start,
      O => detect_stop_b_i_1_n_0
    );
detect_stop_b_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_stop_b_i_1_n_0,
      Q => detect_stop_b_reg_n_0,
      R => '0'
    );
detect_stop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2020000"
    )
        port map (
      I0 => detect_stop_reg_n_0,
      I1 => detect_stop0,
      I2 => detect_stop_reg_0,
      I3 => scndry_out,
      I4 => Q(0),
      I5 => detect_start,
      O => detect_stop_i_1_n_0
    );
detect_stop_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => msms_d1,
      I1 => msms_d2,
      O => detect_stop0
    );
detect_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_stop_i_1_n_0,
      Q => detect_stop_reg_n_0,
      R => '0'
    );
dtc_i_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dtc_i_reg_n_0,
      Q => dtc_i_d1,
      R => \q_int_reg[8]\
    );
dtc_i_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dtc_i_d1,
      Q => dtc_i_d2,
      R => \q_int_reg[8]\
    );
dtc_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_1,
      Q => dtc_i_reg_n_0,
      R => \q_int_reg[8]\
    );
dtre_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Dtre,
      Q => dtre_d1,
      R => \q_int_reg[8]\
    );
gen_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => detect_start,
      I1 => msms_d2,
      I2 => msms_d1,
      I3 => gen_start,
      O => gen_start_i_1_n_0
    );
gen_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_start_i_1_n_0,
      Q => gen_start,
      R => \q_int_reg[8]\
    );
gen_stop_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_stop,
      Q => gen_stop_d1,
      R => \q_int_reg[8]\
    );
gen_stop_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55750030"
    )
        port map (
      I0 => detect_stop_reg_n_0,
      I1 => msms_d1,
      I2 => msms_d2,
      I3 => arb_lost,
      I4 => gen_stop,
      O => gen_stop_i_1_n_0
    );
gen_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_stop_i_1_n_0,
      Q => gen_stop,
      R => \q_int_reg[8]\
    );
i2c_header_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => scl_rising_edge,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => i2c_header_en0
    );
i2c_header_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i2c_header_en0,
      Q => i2c_header_en,
      R => \q_int_reg[8]\
    );
master_slave_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => arb_lost,
      I1 => master_slave,
      I2 => \^bb\,
      I3 => msms_d1,
      I4 => Q(0),
      O => master_slave_i_1_n_0
    );
master_slave_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => master_slave_i_1_n_0,
      Q => master_slave,
      R => '0'
    );
msms_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => msms_d1_i_2_n_0,
      I1 => msms_rst_i,
      O => msms_d10
    );
msms_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAABAAABA"
    )
        port map (
      I0 => Q(1),
      I1 => txer_i_reg_n_0,
      I2 => msms_d1,
      I3 => Msms_set,
      I4 => dtc_i_d2,
      I5 => dtc_i_d1,
      O => msms_d1_i_2_n_0
    );
msms_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_d10,
      Q => msms_d1,
      R => \q_int_reg[8]\
    );
msms_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_d1,
      Q => msms_d2,
      R => \q_int_reg[8]\
    );
msms_rst_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008FF0800"
    )
        port map (
      I0 => msms_rst_i_i_2_n_0,
      I1 => sda_cout_reg,
      I2 => \data_int_reg[0]\,
      I3 => master_slave,
      I4 => msms_rst_i,
      I5 => msms_rst_i_i_3_n_0,
      O => msms_rst_i_i_1_n_0
    );
msms_rst_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0820"
    )
        port map (
      I0 => scl_rising_edge,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => msms_rst_i_i_2_n_0
    );
msms_rst_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I2 => Q(0),
      O => msms_rst_i_i_3_n_0
    );
msms_rst_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_rst_i_i_1_n_0,
      Q => msms_rst_i,
      R => '0'
    );
new_rcv_dta_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => data_i2c_i0,
      Q => \^new_rcv_dta\,
      R => \q_int_reg[8]\
    );
\next_scl_state1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \next_scl_state1_inferred__0/i__carry_n_1\,
      CO(1) => \next_scl_state1_inferred__0/i__carry_n_2\,
      CO(0) => \next_scl_state1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_12,
      S(1) => CLKCNT_n_13,
      S(0) => CLKCNT_n_14
    );
\next_scl_state1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \next_scl_state1_inferred__1/i__carry_n_1\,
      CO(1) => \next_scl_state1_inferred__1/i__carry_n_2\,
      CO(0) => \next_scl_state1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state_reg[5]_1\(2 downto 0)
    );
rdy_new_xmt_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222F2F20222020"
    )
        port map (
      I0 => shift_reg_ld_d1,
      I1 => \^shift_reg_ld\,
      I2 => rdy_new_xmt_i_i_2_n_0,
      I3 => detect_start_i_2_n_0,
      I4 => Q(1),
      I5 => \^rdy_new_xmt\,
      O => rdy_new_xmt_i_i_1_n_0
    );
rdy_new_xmt_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      O => rdy_new_xmt_i_i_2_n_0
    );
rdy_new_xmt_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rdy_new_xmt_i_i_1_n_0,
      Q => \^rdy_new_xmt\,
      R => \q_int_reg[8]\
    );
ro_prev_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Ro_prev,
      Q => ro_prev_d1,
      R => \q_int_reg[8]\
    );
rsta_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(3),
      Q => rsta_d1,
      R => \q_int_reg[8]\
    );
rsta_tx_under_prev_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FF2020"
    )
        port map (
      I0 => Q(3),
      I1 => rsta_d1,
      I2 => Dtre,
      I3 => dtre_d1,
      I4 => rsta_tx_under_prev,
      O => rsta_tx_under_prev_i_1_n_0
    );
rsta_tx_under_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rsta_tx_under_prev_i_1_n_0,
      Q => rsta_tx_under_prev,
      R => \q_int_reg[8]\
    );
scl_cout_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => \FSM_onehot_scl_state[2]_i_4_n_0\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I4 => Ro_prev,
      O => scl_cout_reg0
    );
scl_cout_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_cout_reg0,
      Q => scl_cout_reg,
      S => \q_int_reg[8]\
    );
scl_f_edg_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_falling_edge,
      Q => scl_f_edg_d1,
      R => \q_int_reg[8]\
    );
scl_f_edg_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_f_edg_d1,
      Q => scl_f_edg_d2,
      R => \q_int_reg[8]\
    );
scl_f_edg_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_f_edg_d2,
      Q => scl_f_edg_d3,
      R => \q_int_reg[8]\
    );
scl_falling_edge_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scl_rin_d1\,
      I1 => scndry_out,
      O => scl_falling_edge0
    );
scl_falling_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_falling_edge0,
      Q => scl_falling_edge,
      R => \q_int_reg[8]\
    );
scl_rin_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scndry_out,
      Q => \^scl_rin_d1\,
      R => '0'
    );
scl_rising_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_rising_edge0,
      Q => scl_rising_edge,
      R => \q_int_reg[8]\
    );
scl_t_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rsta_tx_under_prev,
      I1 => scl_cout_reg,
      I2 => Ro_prev,
      I3 => sda_setup,
      O => scl_t
    );
sda_cout_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => sda_cout_reg_i_2_n_0,
      I1 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I2 => clk_cnt_en11_out,
      I3 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I4 => sda_cout,
      I5 => sda_cout_reg,
      O => sda_cout_reg_i_1_n_0
    );
sda_cout_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A800"
    )
        port map (
      I0 => stop_scl_reg_i_2_n_0,
      I1 => \LEVEL_1_GEN.master_sda_reg_n_0\,
      I2 => Q(3),
      I3 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I4 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      O => sda_cout_reg_i_2_n_0
    );
sda_cout_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_cout_reg_i_1_n_0,
      Q => sda_cout_reg,
      S => \q_int_reg[8]\
    );
sda_rin_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_int_reg[0]\,
      Q => \^sda_rin_d1\,
      R => '0'
    );
sda_sample_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_int_reg[0]\,
      I1 => scl_rising_edge,
      I2 => sda_sample,
      O => sda_sample_i_1_n_0
    );
sda_sample_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_sample_i_1_n_0,
      Q => sda_sample,
      R => \q_int_reg[8]\
    );
\sda_setup0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \sda_setup0_inferred__0/i__carry_n_1\,
      CO(1) => \sda_setup0_inferred__0/i__carry_n_2\,
      CO(0) => \sda_setup0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => SETUP_CNT_n_0,
      S(1) => SETUP_CNT_n_1,
      S(0) => SETUP_CNT_n_2
    );
sda_setup_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => SETUP_CNT_n_3,
      Q => sda_setup,
      R => \q_int_reg[8]\
    );
sda_t_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EFE0"
    )
        port map (
      I0 => arb_lost,
      I1 => sda_cout_reg,
      I2 => master_slave,
      I3 => slave_sda_reg_n_0,
      I4 => stop_scl_reg,
      O => sda_t
    );
shift_reg_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => master_slave,
      I1 => scl_rising_edge,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(2),
      I5 => shift_reg_en_i_2_n_0,
      O => shift_reg_en0
    );
shift_reg_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000045000000400"
    )
        port map (
      I0 => detect_start,
      I1 => scl_rising_edge,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => scl_f_edg_d2,
      O => shift_reg_en_i_2_n_0
    );
shift_reg_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => shift_reg_en0,
      Q => shift_reg_en,
      R => \q_int_reg[8]\
    );
shift_reg_ld_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^shift_reg_ld\,
      Q => shift_reg_ld_d1,
      R => \q_int_reg[8]\
    );
shift_reg_ld_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => shift_reg_ld0,
      Q => \^shift_reg_ld\,
      R => \q_int_reg[8]\
    );
slave_sda_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CDATA_REG_n_0,
      Q => slave_sda_reg_n_0,
      S => \q_int_reg[8]\
    );
sm_stop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BA8A0000"
    )
        port map (
      I0 => sm_stop_reg_n_0,
      I1 => sm_stop_i_2_n_0,
      I2 => sm_stop_i_3_n_0,
      I3 => master_slave,
      I4 => Q(0),
      I5 => detect_stop_reg_n_0,
      O => sm_stop_i_1_n_0
    );
sm_stop_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0DFFFFFFFFFF"
    )
        port map (
      I0 => ro_prev_d1,
      I1 => Ro_prev,
      I2 => scl_f_edg_d2,
      I3 => sda_sample,
      I4 => arb_lost,
      I5 => master_slave,
      O => sm_stop_i_2_n_0
    );
sm_stop_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      O => sm_stop_i_3_n_0
    );
sm_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sm_stop_i_1_n_0,
      Q => sm_stop_reg_n_0,
      R => '0'
    );
srw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_7,
      Q => \^srw_i_reg_0\(0),
      R => \q_int_reg[8]\
    );
stop_scl_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0EFF0E0E0E00"
    )
        port map (
      I0 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      I1 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I2 => stop_scl_reg_i_2_n_0,
      I3 => CLKCNT_n_15,
      I4 => sda_cout,
      I5 => stop_scl_reg,
      O => stop_scl_reg_i_1_n_0
    );
stop_scl_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"626262FF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => gen_stop,
      I4 => sm_stop_reg_n_0,
      O => stop_scl_reg_i_2_n_0
    );
stop_scl_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF40"
    )
        port map (
      I0 => stop_scl_reg_i_4_n_0,
      I1 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I2 => clk_cnt_en11_out,
      I3 => detect_stop_b,
      I4 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      I5 => \FSM_onehot_scl_state[9]_i_6_n_0\,
      O => sda_cout
    );
stop_scl_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => arb_lost,
      I1 => stop_scl_reg,
      I2 => Q(3),
      O => stop_scl_reg_i_4_n_0
    );
stop_scl_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => stop_scl_reg_i_1_n_0,
      Q => stop_scl_reg,
      R => \q_int_reg[8]\
    );
stop_start_wait1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_stop_start_wait1_carry_CO_UNCONNECTED(3),
      CO(2) => stop_start_wait1,
      CO(1) => stop_start_wait1_carry_n_2,
      CO(0) => stop_start_wait1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_stop_start_wait1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_9,
      S(1) => CLKCNT_n_10,
      S(0) => CLKCNT_n_11
    );
tx_under_prev_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^tx_under_prev\,
      Q => tx_under_prev_d1,
      R => \q_int_reg[8]\
    );
tx_under_prev_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAAAA"
    )
        port map (
      I0 => tx_under_prev_i0,
      I1 => Dtre,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \^tx_under_prev\,
      O => tx_under_prev_i_i_1_n_0
    );
tx_under_prev_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000800"
    )
        port map (
      I0 => sm_stop_i_3_n_0,
      I1 => scl_falling_edge,
      I2 => gen_stop,
      I3 => Dtre,
      I4 => \^aas\,
      I5 => \^srw_i_reg_0\(0),
      O => tx_under_prev_i0
    );
tx_under_prev_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tx_under_prev_i_i_1_n_0,
      Q => \^tx_under_prev\,
      R => \q_int_reg[8]\
    );
txer_edge_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF55C00000000000"
    )
        port map (
      I0 => scl_f_edg_d2,
      I1 => sda_sample,
      I2 => txer_edge_i_2_n_0,
      I3 => scl_falling_edge,
      I4 => \^d\(2),
      I5 => Q(0),
      O => txer_edge_i_1_n_0
    );
txer_edge_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      O => txer_edge_i_2_n_0
    );
txer_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => txer_edge_i_1_n_0,
      Q => \^d\(2),
      R => '0'
    );
txer_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBFBFFFF28080000"
    )
        port map (
      I0 => sda_sample,
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => scl_falling_edge,
      I5 => txer_i_reg_n_0,
      O => txer_i_i_1_n_0
    );
txer_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => txer_i_i_1_n_0,
      Q => txer_i_reg_n_0,
      R => \q_int_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_registers_0_0 is
  port (
    update_i_reg : out STD_LOGIC;
    \data_reg[1][6]\ : out STD_LOGIC;
    \data_reg[4][0]\ : out STD_LOGIC;
    \data_reg[4][7]\ : out STD_LOGIC;
    \data_reg[4][6]\ : out STD_LOGIC;
    \data_reg[4][5]\ : out STD_LOGIC;
    \data_reg[4][4]\ : out STD_LOGIC;
    \data_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[1][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[2][0]\ : out STD_LOGIC;
    \data_reg[2][7]\ : out STD_LOGIC;
    \data_reg[2][6]\ : out STD_LOGIC;
    \data_reg[2][5]\ : out STD_LOGIC;
    \data_reg[2][4]\ : out STD_LOGIC;
    \data_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC;
    \data_reg[5][0]\ : out STD_LOGIC;
    \data_reg[5][7]\ : out STD_LOGIC;
    \data_reg[5][6]\ : out STD_LOGIC;
    \data_reg[5][5]\ : out STD_LOGIC;
    \data_reg[5][4]\ : out STD_LOGIC;
    \data_reg[3][2]\ : out STD_LOGIC;
    \data_reg[3][1]\ : out STD_LOGIC;
    \data_reg[3][0]\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    \refresh_reg[6]_inv\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    update_i_reg_0 : out STD_LOGIC;
    update_i_reg_1 : out STD_LOGIC;
    update_i_reg_2 : out STD_LOGIC;
    update_i_reg_3 : out STD_LOGIC;
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_1\ : out STD_LOGIC;
    \refresh_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[5][2]\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC;
    \data_reg[6][4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[5][4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_1\ : out STD_LOGIC;
    update_i_reg_4 : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC;
    \data_reg[0][0]_0\ : out STD_LOGIC;
    \refresh_reg[1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_1\ : out STD_LOGIC;
    update_t_reg : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_2\ : out STD_LOGIC;
    \data_reg[1][5]\ : out STD_LOGIC;
    update_t_reg_0 : out STD_LOGIC;
    update_t_reg_1 : out STD_LOGIC;
    \data_reg[2][4]_0\ : out STD_LOGIC;
    \data_reg[2][2]\ : out STD_LOGIC;
    \data_reg[2][1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[3]\ : out STD_LOGIC;
    \data_reg[5][0]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_5\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_5\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_7\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_8\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_5\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_9\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_5\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_4\ : out STD_LOGIC;
    \cnt_reg[2]\ : out STD_LOGIC;
    \wr_data_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    update_i_reg_5 : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    \data_reg[4][0]_0\ : in STD_LOGIC;
    \data_reg[4][7]_0\ : in STD_LOGIC;
    \data_reg[4][6]_0\ : in STD_LOGIC;
    \data_reg[4][5]_0\ : in STD_LOGIC;
    \data_reg[4][4]_0\ : in STD_LOGIC;
    \data_reg[1][0]_0\ : in STD_LOGIC;
    \data_reg[1][7]_0\ : in STD_LOGIC;
    \data_reg[1][6]_0\ : in STD_LOGIC;
    \data_reg[1][5]_0\ : in STD_LOGIC;
    \data_reg[1][4]\ : in STD_LOGIC;
    \data_reg[2][0]_0\ : in STD_LOGIC;
    \data_reg[2][7]_0\ : in STD_LOGIC;
    \data_reg[2][6]_0\ : in STD_LOGIC;
    \data_reg[2][5]_0\ : in STD_LOGIC;
    \data_reg[2][4]_1\ : in STD_LOGIC;
    \data_reg[0][0]_1\ : in STD_LOGIC;
    \data_reg[0][3]\ : in STD_LOGIC;
    \data_reg[0][0]_2\ : in STD_LOGIC;
    \data_reg[0][7]_0\ : in STD_LOGIC;
    \data_reg[0][6]\ : in STD_LOGIC;
    \data_reg[0][5]\ : in STD_LOGIC;
    \data_reg[0][4]\ : in STD_LOGIC;
    \data_reg[5][0]_1\ : in STD_LOGIC;
    \data_reg[5][7]_0\ : in STD_LOGIC;
    \data_reg[5][6]_0\ : in STD_LOGIC;
    \data_reg[5][5]_0\ : in STD_LOGIC;
    \data_reg[5][4]_1\ : in STD_LOGIC;
    \data_reg[3][5]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_reg[3][2]_0\ : in STD_LOGIC;
    \data_reg[3][1]_0\ : in STD_LOGIC;
    \data_reg[3][0]_0\ : in STD_LOGIC;
    underflow : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rtc_0_rd_reg_o : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[6][6]\ : in STD_LOGIC;
    \data_reg[6][0]\ : in STD_LOGIC;
    \data_reg[5][3]\ : in STD_LOGIC;
    \data_reg[4][2]\ : in STD_LOGIC;
    \data_reg[1][3]\ : in STD_LOGIC;
    \data_reg[4][1]\ : in STD_LOGIC;
    \data_reg[4][4]_1\ : in STD_LOGIC;
    \data_reg[28][0]\ : in STD_LOGIC;
    \data_reg[6][7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[26][0]\ : in STD_LOGIC;
    \data_reg[6][6]_0\ : in STD_LOGIC;
    \data_reg[0][4]_0\ : in STD_LOGIC;
    \data_reg[2][4]_2\ : in STD_LOGIC;
    \data_reg[2][0]_1\ : in STD_LOGIC;
    \data_reg[1][0]_1\ : in STD_LOGIC;
    \data_reg[4][3]\ : in STD_LOGIC;
    sda_o_i_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[6][4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[62][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[61][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[60][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[59][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[58][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[57][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[56][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[55][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[54][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[53][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[52][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[51][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[50][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[49][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[48][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[47][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[46][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[45][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[44][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[43][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[42][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[41][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[40][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[39][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[38][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[37][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[36][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[35][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[34][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[33][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[32][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[31][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[30][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[29][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[27][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[25][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[24][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[23][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[22][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[21][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[20][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[19][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[18][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[17][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[16][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[15][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[14][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[13][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[12][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[11][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[10][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[9][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[8][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[7][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_data_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_registers_0_0 : entity is "rtcc_registers_0_0";
end zxnexys_zxrtc_0_0_rtcc_registers_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_registers_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_registers
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => \refresh_reg[6]_inv\(1 downto 0),
      clk_peripheral => clk_peripheral,
      \cnt_reg[2]\ => \cnt_reg[2]\,
      \data_reg[0][0]_0\ => \data_reg[0][0]\(0),
      \data_reg[0][0]_1\ => \data_reg[0][0]_0\,
      \data_reg[0][0]_2\ => \data_reg[0][0]_1\,
      \data_reg[0][0]_3\ => \data_reg[0][0]_2\,
      \data_reg[0][3]_0\ => \data_reg[0][3]\,
      \data_reg[0][4]_0\ => \data_reg[0][4]\,
      \data_reg[0][4]_1\ => \data_reg[0][4]_0\,
      \data_reg[0][5]_0\ => \data_reg[0][5]\,
      \data_reg[0][6]_0\ => \data_reg[0][6]\,
      \data_reg[0][7]_0\(3 downto 0) => \data_reg[0][7]\(3 downto 0),
      \data_reg[0][7]_1\ => \data_reg[0][7]_0\,
      \data_reg[10][0]_0\(0) => \data_reg[10][0]\(0),
      \data_reg[11][0]_0\(0) => \data_reg[11][0]\(0),
      \data_reg[12][0]_0\(0) => \data_reg[12][0]\(0),
      \data_reg[13][0]_0\(0) => \data_reg[13][0]\(0),
      \data_reg[14][0]_0\(0) => \data_reg[14][0]\(0),
      \data_reg[15][0]_0\(0) => \data_reg[15][0]\(0),
      \data_reg[16][0]_0\(0) => \data_reg[16][0]\(0),
      \data_reg[17][0]_0\(0) => \data_reg[17][0]\(0),
      \data_reg[18][0]_0\(0) => \data_reg[18][0]\(0),
      \data_reg[19][0]_0\(0) => \data_reg[19][0]\(0),
      \data_reg[1][0]_0\ => \data_reg[1][0]\(0),
      \data_reg[1][0]_1\ => \data_reg[1][0]_0\,
      \data_reg[1][0]_2\ => \data_reg[1][0]_1\,
      \data_reg[1][3]_0\ => \data_reg[1][3]\,
      \data_reg[1][4]_0\ => \data_reg[1][4]\,
      \data_reg[1][5]_0\ => \data_reg[1][5]\,
      \data_reg[1][5]_1\ => \data_reg[1][5]_0\,
      \data_reg[1][6]_0\ => \data_reg[1][6]\,
      \data_reg[1][6]_1\ => \data_reg[1][6]_0\,
      \data_reg[1][7]_0\(3 downto 0) => \data_reg[1][7]\(3 downto 0),
      \data_reg[1][7]_1\ => \data_reg[1][7]_0\,
      \data_reg[20][0]_0\(0) => \data_reg[20][0]\(0),
      \data_reg[21][0]_0\(0) => \data_reg[21][0]\(0),
      \data_reg[22][0]_0\(0) => \data_reg[22][0]\(0),
      \data_reg[23][0]_0\(0) => \data_reg[23][0]\(0),
      \data_reg[24][0]_0\(0) => \data_reg[24][0]\(0),
      \data_reg[25][0]_0\(0) => \data_reg[25][0]\(0),
      \data_reg[26][0]_0\ => \data_reg[26][0]\,
      \data_reg[27][0]_0\(0) => \data_reg[27][0]\(0),
      \data_reg[28][0]_0\ => \data_reg[28][0]\,
      \data_reg[29][0]_0\(0) => \data_reg[29][0]\(0),
      \data_reg[2][0]_0\ => \data_reg[2][0]\,
      \data_reg[2][0]_1\ => \data_reg[2][0]_0\,
      \data_reg[2][0]_2\ => \data_reg[2][0]_1\,
      \data_reg[2][1]_0\ => \data_reg[2][1]\,
      \data_reg[2][2]_0\ => \data_reg[2][2]\,
      \data_reg[2][4]_0\ => \data_reg[2][4]\,
      \data_reg[2][4]_1\ => \data_reg[2][4]_0\,
      \data_reg[2][4]_2\ => \data_reg[2][4]_1\,
      \data_reg[2][4]_3\ => \data_reg[2][4]_2\,
      \data_reg[2][5]_0\ => \data_reg[2][5]\,
      \data_reg[2][5]_1\ => \data_reg[2][5]_0\,
      \data_reg[2][6]_0\ => \data_reg[2][6]\,
      \data_reg[2][6]_1\ => \data_reg[2][6]_0\,
      \data_reg[2][7]_0\ => \data_reg[2][7]\,
      \data_reg[2][7]_1\ => \data_reg[2][7]_0\,
      \data_reg[30][0]_0\(0) => \data_reg[30][0]\(0),
      \data_reg[31][0]_0\(0) => \data_reg[31][0]\(0),
      \data_reg[32][0]_0\(0) => \data_reg[32][0]\(0),
      \data_reg[33][0]_0\(0) => \data_reg[33][0]\(0),
      \data_reg[34][0]_0\(0) => \data_reg[34][0]\(0),
      \data_reg[35][0]_0\(0) => \data_reg[35][0]\(0),
      \data_reg[36][0]_0\(0) => \data_reg[36][0]\(0),
      \data_reg[37][0]_0\(0) => \data_reg[37][0]\(0),
      \data_reg[38][0]_0\(0) => \data_reg[38][0]\(0),
      \data_reg[39][0]_0\(0) => \data_reg[39][0]\(0),
      \data_reg[3][0]_0\ => \data_reg[3][0]\,
      \data_reg[3][0]_1\ => \data_reg[3][0]_0\,
      \data_reg[3][1]_0\ => \data_reg[3][1]\,
      \data_reg[3][1]_1\ => \data_reg[3][1]_0\,
      \data_reg[3][2]_0\ => \data_reg[3][2]\,
      \data_reg[3][2]_1\ => \data_reg[3][2]_0\,
      \data_reg[3][5]_0\ => \data_reg[3][5]\,
      \data_reg[40][0]_0\(0) => \data_reg[40][0]\(0),
      \data_reg[41][0]_0\(0) => \data_reg[41][0]\(0),
      \data_reg[42][0]_0\(0) => \data_reg[42][0]\(0),
      \data_reg[43][0]_0\(0) => \data_reg[43][0]\(0),
      \data_reg[44][0]_0\(0) => \data_reg[44][0]\(0),
      \data_reg[45][0]_0\(0) => \data_reg[45][0]\(0),
      \data_reg[46][0]_0\(0) => \data_reg[46][0]\(0),
      \data_reg[47][0]_0\(0) => \data_reg[47][0]\(0),
      \data_reg[48][0]_0\(0) => \data_reg[48][0]\(0),
      \data_reg[49][0]_0\(0) => \data_reg[49][0]\(0),
      \data_reg[4][0]_0\ => \data_reg[4][0]\,
      \data_reg[4][0]_1\ => \data_reg[4][0]_0\,
      \data_reg[4][1]_0\ => \data_reg[4][1]\,
      \data_reg[4][2]_0\ => \data_reg[4][2]\,
      \data_reg[4][3]_0\ => \data_reg[4][3]\,
      \data_reg[4][4]_0\ => \data_reg[4][4]\,
      \data_reg[4][4]_1\ => \data_reg[4][4]_0\,
      \data_reg[4][4]_2\ => \data_reg[4][4]_1\,
      \data_reg[4][5]_0\ => \data_reg[4][5]\,
      \data_reg[4][5]_1\ => \data_reg[4][5]_0\,
      \data_reg[4][6]_0\ => \data_reg[4][6]\,
      \data_reg[4][6]_1\ => \data_reg[4][6]_0\,
      \data_reg[4][7]_0\ => \data_reg[4][7]\,
      \data_reg[4][7]_1\ => \data_reg[4][7]_0\,
      \data_reg[50][0]_0\(0) => \data_reg[50][0]\(0),
      \data_reg[51][0]_0\(0) => \data_reg[51][0]\(0),
      \data_reg[52][0]_0\(0) => \data_reg[52][0]\(0),
      \data_reg[53][0]_0\(0) => \data_reg[53][0]\(0),
      \data_reg[54][0]_0\(0) => \data_reg[54][0]\(0),
      \data_reg[55][0]_0\(0) => \data_reg[55][0]\(0),
      \data_reg[56][0]_0\(0) => \data_reg[56][0]\(0),
      \data_reg[57][0]_0\(0) => \data_reg[57][0]\(0),
      \data_reg[58][0]_0\(0) => \data_reg[58][0]\(0),
      \data_reg[59][0]_0\(0) => \data_reg[59][0]\(0),
      \data_reg[5][0]_0\ => \data_reg[5][0]\,
      \data_reg[5][0]_1\ => \data_reg[5][0]_0\,
      \data_reg[5][0]_2\ => \data_reg[5][0]_1\,
      \data_reg[5][2]_0\ => \data_reg[5][2]\,
      \data_reg[5][3]_0\ => \data_reg[5][3]\,
      \data_reg[5][4]_0\ => \data_reg[5][4]\,
      \data_reg[5][4]_1\ => \data_reg[5][4]_0\,
      \data_reg[5][4]_2\ => \data_reg[5][4]_1\,
      \data_reg[5][5]_0\ => \data_reg[5][5]\,
      \data_reg[5][5]_1\ => \data_reg[5][5]_0\,
      \data_reg[5][6]_0\ => \data_reg[5][6]\,
      \data_reg[5][6]_1\ => \data_reg[5][6]_0\,
      \data_reg[5][7]_0\ => \data_reg[5][7]\,
      \data_reg[5][7]_1\ => \data_reg[5][7]_0\,
      \data_reg[60][0]_0\(0) => \data_reg[60][0]\(0),
      \data_reg[61][0]_0\(0) => \data_reg[61][0]\(0),
      \data_reg[62][0]_0\(0) => \data_reg[62][0]\(0),
      \data_reg[6][0]_0\ => \data_reg[6][0]\,
      \data_reg[6][4]_0\(1 downto 0) => \data_reg[6][4]\(1 downto 0),
      \data_reg[6][4]_1\(1 downto 0) => \data_reg[6][4]_0\(1 downto 0),
      \data_reg[6][6]_0\ => \data_reg[6][6]\,
      \data_reg[6][6]_1\ => \data_reg[6][6]_0\,
      \data_reg[6][7]_0\(2 downto 0) => \data_reg[6][7]\(2 downto 0),
      \data_reg[7][0]_0\(0) => \data_reg[7][0]\(0),
      \data_reg[8][0]_0\(0) => \data_reg[8][0]\(0),
      \data_reg[9][0]_0\(0) => \data_reg[9][0]\(0),
      dout(9 downto 0) => dout(9 downto 0),
      \goreg_bm.dout_i_reg[10]\ => \goreg_bm.dout_i_reg[10]\,
      \goreg_bm.dout_i_reg[10]_0\ => \goreg_bm.dout_i_reg[10]_0\,
      \goreg_bm.dout_i_reg[10]_1\ => \goreg_bm.dout_i_reg[10]_1\,
      \goreg_bm.dout_i_reg[10]_2\ => \goreg_bm.dout_i_reg[10]_2\,
      \goreg_bm.dout_i_reg[10]_3\ => \goreg_bm.dout_i_reg[10]_3\,
      \goreg_bm.dout_i_reg[10]_4\ => \goreg_bm.dout_i_reg[10]_4\,
      \goreg_bm.dout_i_reg[10]_5\ => \goreg_bm.dout_i_reg[10]_5\,
      \goreg_bm.dout_i_reg[10]_6\ => \goreg_bm.dout_i_reg[10]_6\,
      \goreg_bm.dout_i_reg[11]\ => \goreg_bm.dout_i_reg[11]\,
      \goreg_bm.dout_i_reg[11]_0\ => \goreg_bm.dout_i_reg[11]_0\,
      \goreg_bm.dout_i_reg[11]_1\ => \goreg_bm.dout_i_reg[11]_1\,
      \goreg_bm.dout_i_reg[11]_2\ => \goreg_bm.dout_i_reg[11]_2\,
      \goreg_bm.dout_i_reg[11]_3\ => \goreg_bm.dout_i_reg[11]_3\,
      \goreg_bm.dout_i_reg[11]_4\ => \goreg_bm.dout_i_reg[11]_4\,
      \goreg_bm.dout_i_reg[11]_5\ => \goreg_bm.dout_i_reg[11]_5\,
      \goreg_bm.dout_i_reg[12]\ => \goreg_bm.dout_i_reg[12]\,
      \goreg_bm.dout_i_reg[12]_0\ => \goreg_bm.dout_i_reg[12]_0\,
      \goreg_bm.dout_i_reg[12]_1\ => \goreg_bm.dout_i_reg[12]_1\,
      \goreg_bm.dout_i_reg[12]_2\ => \goreg_bm.dout_i_reg[12]_2\,
      \goreg_bm.dout_i_reg[12]_3\ => \goreg_bm.dout_i_reg[12]_3\,
      \goreg_bm.dout_i_reg[12]_4\ => \goreg_bm.dout_i_reg[12]_4\,
      \goreg_bm.dout_i_reg[13]\ => \goreg_bm.dout_i_reg[13]\,
      \goreg_bm.dout_i_reg[13]_0\ => \goreg_bm.dout_i_reg[13]_0\,
      \goreg_bm.dout_i_reg[13]_1\ => \goreg_bm.dout_i_reg[13]_1\,
      \goreg_bm.dout_i_reg[13]_2\ => \goreg_bm.dout_i_reg[13]_2\,
      \goreg_bm.dout_i_reg[3]\ => \goreg_bm.dout_i_reg[3]\,
      \goreg_bm.dout_i_reg[4]\ => \goreg_bm.dout_i_reg[4]\,
      \goreg_bm.dout_i_reg[4]_0\ => \goreg_bm.dout_i_reg[4]_0\,
      \goreg_bm.dout_i_reg[5]\ => \goreg_bm.dout_i_reg[5]\,
      \goreg_bm.dout_i_reg[5]_0\ => \goreg_bm.dout_i_reg[5]_0\,
      \goreg_bm.dout_i_reg[5]_1\ => \goreg_bm.dout_i_reg[5]_1\,
      \goreg_bm.dout_i_reg[8]\ => \goreg_bm.dout_i_reg[8]\,
      \goreg_bm.dout_i_reg[8]_0\ => \goreg_bm.dout_i_reg[8]_0\,
      \goreg_bm.dout_i_reg[8]_1\ => \goreg_bm.dout_i_reg[8]_1\,
      \goreg_bm.dout_i_reg[8]_2\ => \goreg_bm.dout_i_reg[8]_2\,
      \goreg_bm.dout_i_reg[8]_3\ => \goreg_bm.dout_i_reg[8]_3\,
      \goreg_bm.dout_i_reg[8]_4\ => \goreg_bm.dout_i_reg[8]_4\,
      \goreg_bm.dout_i_reg[8]_5\ => \goreg_bm.dout_i_reg[8]_5\,
      \goreg_bm.dout_i_reg[8]_6\ => \goreg_bm.dout_i_reg[8]_6\,
      \goreg_bm.dout_i_reg[8]_7\ => \goreg_bm.dout_i_reg[8]_7\,
      \goreg_bm.dout_i_reg[8]_8\ => \goreg_bm.dout_i_reg[8]_8\,
      \goreg_bm.dout_i_reg[8]_9\ => \goreg_bm.dout_i_reg[8]_9\,
      \goreg_bm.dout_i_reg[9]\ => \goreg_bm.dout_i_reg[9]\,
      \goreg_bm.dout_i_reg[9]_0\ => \goreg_bm.dout_i_reg[9]_0\,
      \goreg_bm.dout_i_reg[9]_1\ => \goreg_bm.dout_i_reg[9]_1\,
      \goreg_bm.dout_i_reg[9]_2\ => \goreg_bm.dout_i_reg[9]_2\,
      \goreg_bm.dout_i_reg[9]_3\ => \goreg_bm.dout_i_reg[9]_3\,
      \goreg_bm.dout_i_reg[9]_4\ => \goreg_bm.dout_i_reg[9]_4\,
      \goreg_bm.dout_i_reg[9]_5\ => \goreg_bm.dout_i_reg[9]_5\,
      \goreg_bm.dout_i_reg[9]_6\ => \goreg_bm.dout_i_reg[9]_6\,
      \guf.guf1.underflow_i_reg\ => \guf.guf1.underflow_i_reg\,
      \guf.guf1.underflow_i_reg_0\ => \guf.guf1.underflow_i_reg_0\,
      \guf.guf1.underflow_i_reg_1\ => \guf.guf1.underflow_i_reg_1\,
      \guf.guf1.underflow_i_reg_2\ => \guf.guf1.underflow_i_reg_2\,
      \guf.guf1.underflow_i_reg_3\ => \guf.guf1.underflow_i_reg_3\,
      \guf.guf1.underflow_i_reg_4\ => \guf.guf1.underflow_i_reg_4\,
      \refresh_reg[1]_0\ => \refresh_reg[1]\,
      \refresh_reg[3]_0\(0) => \refresh_reg[3]\(0),
      \refresh_reg[6]_inv_0\ => \refresh_reg[6]_inv\(2),
      rtc_0_rd_reg_o(5 downto 0) => rtc_0_rd_reg_o(5 downto 0),
      sda_o_i_2(2 downto 0) => sda_o_i_2(2 downto 0),
      underflow => underflow,
      update_i_reg_0 => update_i_reg,
      update_i_reg_1 => update_i_reg_0,
      update_i_reg_2 => update_i_reg_1,
      update_i_reg_3 => update_i_reg_2,
      update_i_reg_4 => update_i_reg_3,
      update_i_reg_5 => update_i_reg_4,
      update_i_reg_6 => update_i_reg_5,
      update_t_reg => update_t_reg,
      update_t_reg_0 => update_t_reg_0,
      update_t_reg_1 => update_t_reg_1,
      \wr_data_reg[11]_0\(10 downto 0) => \wr_data_reg[11]\(10 downto 0),
      \wr_data_reg[13]_0\(2 downto 0) => Q(2 downto 0),
      \wr_data_reg[14]_0\(14 downto 0) => \wr_data_reg[14]\(14 downto 0),
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_rtc_0_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    scl_reg : out STD_LOGIC;
    i2c_rw_reg : out STD_LOGIC;
    update_t_reg : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    rtc_0_rd_reg_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ack_reg : out STD_LOGIC;
    \bcnt_reg[0]\ : out STD_LOGIC;
    \wr_reg_o_reg[3]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    update_t_reg_0 : out STD_LOGIC;
    \data_o_reg[0]\ : out STD_LOGIC;
    \data_o_reg[7]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_reg_o_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_t_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_t_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_6\ : out STD_LOGIC;
    \wr_reg_o_reg[5]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_o_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[6]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_11\ : out STD_LOGIC;
    \data_o_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \goreg_bm.dout_i_reg[11]_3\ : out STD_LOGIC;
    \wr_reg_o_reg[5]_12\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_5\ : out STD_LOGIC;
    \wr_reg_o_reg[3]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_10\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_2\ : out STD_LOGIC;
    \wr_reg_o_reg[4]_11\ : out STD_LOGIC;
    \data_o_reg[3]\ : out STD_LOGIC;
    \wr_reg_o_reg[2]\ : out STD_LOGIC;
    \data_o_reg[4]_0\ : out STD_LOGIC;
    \data_o_reg[0]_0\ : out STD_LOGIC;
    \data_o_reg[0]_1\ : out STD_LOGIC;
    \data_o_reg[0]_2\ : out STD_LOGIC;
    \data_o_reg[3]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_0\ : out STD_LOGIC;
    \data_o_reg[0]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[2]\ : out STD_LOGIC;
    \cnt_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bcnt_reg[1]\ : out STD_LOGIC;
    old_scl_reg : out STD_LOGIC;
    \cnt_reg[1]\ : out STD_LOGIC;
    \bcnt_reg[1]_0\ : out STD_LOGIC;
    ack14_out : out STD_LOGIC;
    \bcnt_reg[0]_0\ : out STD_LOGIC;
    \cnt_reg[0]\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_1\ : out STD_LOGIC;
    \sda_sr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \scl_sr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_peripheral : in STD_LOGIC;
    sda_reg : in STD_LOGIC;
    scl_reg_0 : in STD_LOGIC;
    i2c_rw_reg_0 : in STD_LOGIC;
    update_t_reg_3 : in STD_LOGIC;
    reset : in STD_LOGIC;
    sda_o_reg : in STD_LOGIC;
    \wr_data_reg[11]\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \wr_data_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[4][0]\ : in STD_LOGIC;
    \data_reg[4][0]_0\ : in STD_LOGIC;
    underflow : in STD_LOGIC;
    \data_reg[20][0]\ : in STD_LOGIC;
    \data_reg[62][0]\ : in STD_LOGIC;
    \data_reg[62][0]_0\ : in STD_LOGIC;
    \data_reg[61][0]\ : in STD_LOGIC;
    \data_reg[16][0]\ : in STD_LOGIC;
    \data_reg[40][0]\ : in STD_LOGIC;
    \data_reg[49][0]\ : in STD_LOGIC;
    \data_reg[45][0]\ : in STD_LOGIC;
    \data_reg[58][0]\ : in STD_LOGIC;
    \data_reg[27][0]\ : in STD_LOGIC;
    \data_reg[53][0]\ : in STD_LOGIC;
    \data_reg[30][0]\ : in STD_LOGIC;
    \data_reg[35][0]\ : in STD_LOGIC;
    \data_reg[18][0]\ : in STD_LOGIC;
    \data_reg[17][0]\ : in STD_LOGIC;
    \data_reg[34][0]\ : in STD_LOGIC;
    \data_reg[46][0]\ : in STD_LOGIC;
    \data_reg[39][0]\ : in STD_LOGIC;
    \data_reg[59][0]\ : in STD_LOGIC;
    \data_reg[47][0]\ : in STD_LOGIC;
    \data_reg[37][0]\ : in STD_LOGIC;
    \data_reg[35][0]_0\ : in STD_LOGIC;
    \data_reg[8][0]\ : in STD_LOGIC;
    \data_reg[19][0]\ : in STD_LOGIC;
    \data_reg[19][0]_0\ : in STD_LOGIC;
    \data_reg[14][0]\ : in STD_LOGIC;
    \data_reg[22][0]\ : in STD_LOGIC;
    \data_reg[11][0]\ : in STD_LOGIC;
    \data_reg[14][0]_0\ : in STD_LOGIC;
    \data_reg[47][0]_0\ : in STD_LOGIC;
    \data_reg[21][0]\ : in STD_LOGIC;
    \data_reg[32][0]\ : in STD_LOGIC;
    \data_reg[38][0]\ : in STD_LOGIC;
    \data_reg[33][0]\ : in STD_LOGIC;
    \data_reg[13][0]\ : in STD_LOGIC;
    \data_reg[42][0]\ : in STD_LOGIC;
    \data_reg[45][0]_0\ : in STD_LOGIC;
    \data_reg[33][0]_0\ : in STD_LOGIC;
    \data_reg[50][0]\ : in STD_LOGIC;
    \data_reg[3][5]\ : in STD_LOGIC;
    \data_reg[9][0]\ : in STD_LOGIC;
    \data_reg[52][0]\ : in STD_LOGIC;
    \data_reg[43][0]\ : in STD_LOGIC;
    \data_reg[36][0]\ : in STD_LOGIC;
    \data_reg[36][0]_0\ : in STD_LOGIC;
    \data_reg[12][0]\ : in STD_LOGIC;
    \data_reg[3][5]_0\ : in STD_LOGIC;
    \data_reg[63][0]\ : in STD_LOGIC;
    \data_reg[6][4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[0][0]\ : in STD_LOGIC;
    \data_reg[15][0]\ : in STD_LOGIC;
    \data_reg[5][4]\ : in STD_LOGIC;
    \data_reg[5][0]\ : in STD_LOGIC;
    \data_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[0][3]\ : in STD_LOGIC;
    \data_reg[2][0]\ : in STD_LOGIC;
    \data_reg[2][0]_0\ : in STD_LOGIC;
    sda_o_reg_0 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_rtc_0_0 : entity is "rtcc_rtc_0_0";
end zxnexys_zxrtc_0_0_rtcc_rtc_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_rtc_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_rtc
     port map (
      D(5 downto 0) => rtc_0_rd_reg_o(5 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      ack14_out => ack14_out,
      ack_reg_0 => ack_reg,
      \bcnt_reg[0]_0\ => \bcnt_reg[0]\,
      \bcnt_reg[0]_1\ => \bcnt_reg[0]_0\,
      \bcnt_reg[1]_0\ => \bcnt_reg[1]\,
      \bcnt_reg[1]_1\ => \bcnt_reg[1]_0\,
      clk_peripheral => clk_peripheral,
      \cnt_reg[0]_0\ => \cnt_reg[0]\,
      \cnt_reg[1]_0\ => \cnt_reg[1]\,
      \cnt_reg[2]_0\(2 downto 0) => \cnt_reg[2]\(2 downto 0),
      \data_o_reg[0]_0\ => \data_o_reg[0]\,
      \data_o_reg[0]_1\ => \data_o_reg[0]_0\,
      \data_o_reg[0]_2\ => \data_o_reg[0]_1\,
      \data_o_reg[0]_3\ => \data_o_reg[0]_2\,
      \data_o_reg[0]_4\ => \data_o_reg[0]_3\,
      \data_o_reg[3]_0\ => \data_o_reg[3]\,
      \data_o_reg[3]_1\ => \data_o_reg[3]_0\,
      \data_o_reg[4]_0\(1 downto 0) => \data_o_reg[4]\(1 downto 0),
      \data_o_reg[4]_1\ => \data_o_reg[4]_0\,
      \data_o_reg[7]_0\(7 downto 0) => \data_o_reg[7]_0\(7 downto 0),
      \data_o_reg[7]_1\(4 downto 0) => \data_o_reg[7]\(4 downto 0),
      \data_reg[0][0]\ => \data_reg[0][0]\,
      \data_reg[0][0]_0\(0) => \data_reg[0][0]_0\(0),
      \data_reg[0][3]\ => \data_reg[0][3]\,
      \data_reg[11][0]\ => \data_reg[11][0]\,
      \data_reg[12][0]\ => \data_reg[12][0]\,
      \data_reg[13][0]\ => \data_reg[13][0]\,
      \data_reg[14][0]\ => \data_reg[14][0]\,
      \data_reg[14][0]_0\ => \data_reg[14][0]_0\,
      \data_reg[15][0]\ => \data_reg[15][0]\,
      \data_reg[16][0]\ => \data_reg[16][0]\,
      \data_reg[17][0]\ => \data_reg[17][0]\,
      \data_reg[18][0]\ => \data_reg[18][0]\,
      \data_reg[19][0]\ => \data_reg[19][0]\,
      \data_reg[19][0]_0\ => \data_reg[19][0]_0\,
      \data_reg[1][0]\(0) => \data_reg[1][0]\(0),
      \data_reg[20][0]\ => \data_reg[20][0]\,
      \data_reg[21][0]\ => \data_reg[21][0]\,
      \data_reg[22][0]\ => \data_reg[22][0]\,
      \data_reg[27][0]\ => \data_reg[27][0]\,
      \data_reg[2][0]\ => \data_reg[2][0]\,
      \data_reg[2][0]_0\ => \data_reg[2][0]_0\,
      \data_reg[30][0]\ => \data_reg[30][0]\,
      \data_reg[32][0]\ => \data_reg[32][0]\,
      \data_reg[33][0]\ => \data_reg[33][0]\,
      \data_reg[33][0]_0\ => \data_reg[33][0]_0\,
      \data_reg[34][0]\ => \data_reg[34][0]\,
      \data_reg[35][0]\ => \data_reg[35][0]\,
      \data_reg[35][0]_0\ => \data_reg[35][0]_0\,
      \data_reg[36][0]\ => \data_reg[36][0]\,
      \data_reg[36][0]_0\ => \data_reg[36][0]_0\,
      \data_reg[37][0]\ => \data_reg[37][0]\,
      \data_reg[38][0]\ => \data_reg[38][0]\,
      \data_reg[39][0]\ => \data_reg[39][0]\,
      \data_reg[3][5]\ => \data_reg[3][5]\,
      \data_reg[3][5]_0\ => \data_reg[3][5]_0\,
      \data_reg[40][0]\ => \data_reg[40][0]\,
      \data_reg[42][0]\ => \data_reg[42][0]\,
      \data_reg[43][0]\ => \data_reg[43][0]\,
      \data_reg[45][0]\ => \data_reg[45][0]\,
      \data_reg[45][0]_0\ => \data_reg[45][0]_0\,
      \data_reg[46][0]\ => \data_reg[46][0]\,
      \data_reg[47][0]\ => \data_reg[47][0]\,
      \data_reg[47][0]_0\ => \data_reg[47][0]_0\,
      \data_reg[49][0]\ => \data_reg[49][0]\,
      \data_reg[4][0]\ => \data_reg[4][0]\,
      \data_reg[4][0]_0\ => \data_reg[4][0]_0\,
      \data_reg[50][0]\ => \data_reg[50][0]\,
      \data_reg[52][0]\ => \data_reg[52][0]\,
      \data_reg[53][0]\ => \data_reg[53][0]\,
      \data_reg[58][0]\ => \data_reg[58][0]\,
      \data_reg[59][0]\ => \data_reg[59][0]\,
      \data_reg[5][0]\ => \data_reg[5][0]\,
      \data_reg[5][4]\ => \data_reg[5][4]\,
      \data_reg[61][0]\ => \data_reg[61][0]\,
      \data_reg[62][0]\ => \data_reg[62][0]\,
      \data_reg[62][0]_0\ => \data_reg[62][0]_0\,
      \data_reg[63][0]\ => \data_reg[63][0]\,
      \data_reg[6][4]\(1 downto 0) => \data_reg[6][4]\(1 downto 0),
      \data_reg[8][0]\ => \data_reg[8][0]\,
      \data_reg[9][0]\ => \data_reg[9][0]\,
      dout(13 downto 0) => dout(13 downto 0),
      \goreg_bm.dout_i_reg[0]\ => \goreg_bm.dout_i_reg[0]\,
      \goreg_bm.dout_i_reg[10]\(0) => \goreg_bm.dout_i_reg[10]\(0),
      \goreg_bm.dout_i_reg[11]\(0) => \goreg_bm.dout_i_reg[11]\(0),
      \goreg_bm.dout_i_reg[11]_0\(0) => \goreg_bm.dout_i_reg[11]_0\(0),
      \goreg_bm.dout_i_reg[11]_1\(0) => \goreg_bm.dout_i_reg[11]_1\(0),
      \goreg_bm.dout_i_reg[11]_2\(0) => \goreg_bm.dout_i_reg[11]_2\(0),
      \goreg_bm.dout_i_reg[11]_3\ => \goreg_bm.dout_i_reg[11]_3\,
      \goreg_bm.dout_i_reg[11]_4\ => \goreg_bm.dout_i_reg[11]_4\,
      \goreg_bm.dout_i_reg[11]_5\ => \goreg_bm.dout_i_reg[11]_5\,
      \goreg_bm.dout_i_reg[12]\(0) => \goreg_bm.dout_i_reg[12]\(0),
      \goreg_bm.dout_i_reg[12]_0\(0) => \goreg_bm.dout_i_reg[12]_0\(0),
      \goreg_bm.dout_i_reg[12]_1\(0) => \goreg_bm.dout_i_reg[12]_1\(0),
      \goreg_bm.dout_i_reg[12]_2\ => \goreg_bm.dout_i_reg[12]_2\,
      \goreg_bm.dout_i_reg[13]\(0) => \goreg_bm.dout_i_reg[13]\(0),
      \goreg_bm.dout_i_reg[13]_0\(0) => \goreg_bm.dout_i_reg[13]_0\(0),
      \goreg_bm.dout_i_reg[13]_1\(0) => \goreg_bm.dout_i_reg[13]_1\(0),
      \goreg_bm.dout_i_reg[13]_2\(0) => \goreg_bm.dout_i_reg[13]_2\(0),
      \goreg_bm.dout_i_reg[13]_3\(0) => \goreg_bm.dout_i_reg[13]_3\(0),
      \goreg_bm.dout_i_reg[13]_4\(0) => \goreg_bm.dout_i_reg[13]_4\(0),
      \goreg_bm.dout_i_reg[1]\ => \goreg_bm.dout_i_reg[1]\,
      \goreg_bm.dout_i_reg[2]\ => \goreg_bm.dout_i_reg[2]\,
      \goreg_bm.dout_i_reg[6]\ => \goreg_bm.dout_i_reg[6]\,
      \goreg_bm.dout_i_reg[8]\(0) => \goreg_bm.dout_i_reg[8]\(0),
      \goreg_bm.dout_i_reg[9]\(0) => \goreg_bm.dout_i_reg[9]\(0),
      \guf.guf1.underflow_i_reg\(0) => \guf.guf1.underflow_i_reg\(0),
      i2c_rw_reg_0 => i2c_rw_reg,
      i2c_rw_reg_1 => i2c_rw_reg_0,
      old_scl_reg_0 => old_scl_reg,
      reset => reset,
      scl_i => scl_i,
      scl_reg_0 => scl_reg,
      scl_reg_1 => scl_reg_0,
      \scl_sr_reg[1]_0\(1 downto 0) => \scl_sr_reg[1]\(1 downto 0),
      sda_i => sda_i,
      sda_o => sda_o,
      sda_o_reg_0 => sda_o_reg,
      sda_o_reg_1 => sda_o_reg_0,
      sda_reg_0 => D(0),
      sda_reg_1 => sda_reg,
      \sda_sr_reg[1]_0\(1 downto 0) => \sda_sr_reg[1]\(1 downto 0),
      \tmp_reg[0]_0\(0) => D(1),
      underflow => underflow,
      update_i_reg(0) => update_i_reg(0),
      update_t_reg_0 => update_t_reg,
      update_t_reg_1 => update_t_reg_0,
      update_t_reg_2(0) => update_t_reg_1(0),
      update_t_reg_3(0) => update_t_reg_2(0),
      update_t_reg_4 => update_t_reg_3,
      \wr_data_reg[11]\ => \wr_data_reg[11]\,
      \wr_data_reg[11]_0\(0) => \wr_data_reg[11]_0\(0),
      \wr_data_reg[8]\(2 downto 0) => \wr_data_reg[8]\(2 downto 0),
      \wr_reg_o_reg[0]_0\(0) => \wr_reg_o_reg[0]\(0),
      \wr_reg_o_reg[0]_1\(0) => \wr_reg_o_reg[0]_0\(0),
      \wr_reg_o_reg[1]_0\(0) => \wr_reg_o_reg[1]\(0),
      \wr_reg_o_reg[1]_1\ => \wr_reg_o_reg[1]_0\,
      \wr_reg_o_reg[2]_0\ => \wr_reg_o_reg[2]\,
      \wr_reg_o_reg[2]_1\ => \wr_reg_o_reg[2]_0\,
      \wr_reg_o_reg[2]_2\ => \wr_reg_o_reg[2]_1\,
      \wr_reg_o_reg[3]_0\(10 downto 0) => \wr_reg_o_reg[3]\(10 downto 0),
      \wr_reg_o_reg[3]_1\(0) => \wr_reg_o_reg[3]_0\(0),
      \wr_reg_o_reg[3]_2\(0) => \wr_reg_o_reg[3]_1\(0),
      \wr_reg_o_reg[3]_3\(0) => \wr_reg_o_reg[3]_2\(0),
      \wr_reg_o_reg[3]_4\(0) => \wr_reg_o_reg[3]_3\(0),
      \wr_reg_o_reg[3]_5\(0) => \wr_reg_o_reg[3]_4\(0),
      \wr_reg_o_reg[3]_6\(0) => \wr_reg_o_reg[3]_5\(0),
      \wr_reg_o_reg[3]_7\(0) => \wr_reg_o_reg[3]_6\(0),
      \wr_reg_o_reg[3]_8\(0) => \wr_reg_o_reg[3]_7\(0),
      \wr_reg_o_reg[3]_9\(0) => \wr_reg_o_reg[3]_8\(0),
      \wr_reg_o_reg[4]_0\(0) => \wr_reg_o_reg[4]\(0),
      \wr_reg_o_reg[4]_1\(0) => \wr_reg_o_reg[4]_0\(0),
      \wr_reg_o_reg[4]_10\(0) => \wr_reg_o_reg[4]_9\(0),
      \wr_reg_o_reg[4]_11\ => \wr_reg_o_reg[4]_10\,
      \wr_reg_o_reg[4]_12\ => \wr_reg_o_reg[4]_11\,
      \wr_reg_o_reg[4]_2\(0) => \wr_reg_o_reg[4]_1\(0),
      \wr_reg_o_reg[4]_3\(0) => \wr_reg_o_reg[4]_2\(0),
      \wr_reg_o_reg[4]_4\(0) => \wr_reg_o_reg[4]_3\(0),
      \wr_reg_o_reg[4]_5\(0) => \wr_reg_o_reg[4]_4\(0),
      \wr_reg_o_reg[4]_6\(0) => \wr_reg_o_reg[4]_5\(0),
      \wr_reg_o_reg[4]_7\(0) => \wr_reg_o_reg[4]_6\(0),
      \wr_reg_o_reg[4]_8\(0) => \wr_reg_o_reg[4]_7\(0),
      \wr_reg_o_reg[4]_9\(0) => \wr_reg_o_reg[4]_8\(0),
      \wr_reg_o_reg[5]_0\(0) => \wr_reg_o_reg[5]\(0),
      \wr_reg_o_reg[5]_1\(0) => \wr_reg_o_reg[5]_0\(0),
      \wr_reg_o_reg[5]_10\(0) => \wr_reg_o_reg[5]_9\(0),
      \wr_reg_o_reg[5]_11\(0) => \wr_reg_o_reg[5]_10\(0),
      \wr_reg_o_reg[5]_12\ => \wr_reg_o_reg[5]_11\,
      \wr_reg_o_reg[5]_13\ => \wr_reg_o_reg[5]_12\,
      \wr_reg_o_reg[5]_2\(0) => \wr_reg_o_reg[5]_1\(0),
      \wr_reg_o_reg[5]_3\(0) => \wr_reg_o_reg[5]_2\(0),
      \wr_reg_o_reg[5]_4\(0) => \wr_reg_o_reg[5]_3\(0),
      \wr_reg_o_reg[5]_5\(0) => \wr_reg_o_reg[5]_4\(0),
      \wr_reg_o_reg[5]_6\(0) => \wr_reg_o_reg[5]_5\(0),
      \wr_reg_o_reg[5]_7\ => \wr_reg_o_reg[5]_6\,
      \wr_reg_o_reg[5]_8\(0) => \wr_reg_o_reg[5]_7\(0),
      \wr_reg_o_reg[5]_9\(0) => \wr_reg_o_reg[5]_8\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 is
  port (
    s_axi_aresetn : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 : entity is "rtcc_rtc_reset_0_0";
end zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_rtc_reset
     port map (
      clk_peripheral => clk_peripheral,
      reset => reset,
      s_axi_aresetn => s_axi_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_slave_attachment is
  port (
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ : out STD_LOGIC;
    Bus_RNW_reg_reg : out STD_LOGIC;
    s_axi_rvalid_i_reg_0 : out STD_LOGIC;
    s_axi_bvalid_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_write_reg_0 : out STD_LOGIC;
    is_read_reg_0 : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    AXI_Bus2IP_Reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    Dtre : in STD_LOGIC;
    \s_axi_rdata_i[7]_i_7_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \s_axi_rdata_i[7]_i_6_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i[7]_i_6_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i[6]_i_4_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \cr_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC;
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in13_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[2]_i_2_0\ : in STD_LOGIC;
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]_0\ : in STD_LOGIC;
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[7]_i_2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_0\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_1\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_slave_attachment : entity is "slave_attachment";
end zxnexys_zxrtc_0_0_slave_attachment;

architecture STRUCTURE of zxnexys_zxrtc_0_0_slave_attachment is
  signal AXI_IP2Bus_Data : STD_LOGIC_VECTOR ( 24 to 31 );
  signal Bus2IIC_Addr : STD_LOGIC_VECTOR ( 0 to 6 );
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus2ip_addr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_2_n_0\ : STD_LOGIC;
  signal bus2ip_rnw_i_reg_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal is_read_i_1_n_0 : STD_LOGIC;
  signal \^is_read_reg_0\ : STD_LOGIC;
  signal is_read_reg_n_0 : STD_LOGIC;
  signal is_write_i_1_n_0 : STD_LOGIC;
  signal is_write_i_2_n_0 : STD_LOGIC;
  signal \^is_write_reg_0\ : STD_LOGIC;
  signal is_write_reg_n_0 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst : STD_LOGIC;
  signal s_axi_bresp_i : STD_LOGIC;
  signal s_axi_bvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_bvalid_i_reg_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal s_axi_rresp_i : STD_LOGIC;
  signal s_axi_rvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_rvalid_i_reg_0\ : STD_LOGIC;
  signal start2 : STD_LOGIC;
  signal start2_i_1_n_0 : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[3]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[6]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[8]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of start2_i_1 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \state[1]_i_2\ : label is "soft_lutpair55";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  is_read_reg_0 <= \^is_read_reg_0\;
  is_write_reg_0 <= \^is_write_reg_0\;
  s_axi_bvalid_i_reg_0 <= \^s_axi_bvalid_i_reg_0\;
  s_axi_rvalid_i_reg_0 <= \^s_axi_rvalid_i_reg_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888F888F888F88"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => s_axi_arvalid,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      I4 => s_axi_wvalid,
      I5 => s_axi_awvalid,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => s_axi_arvalid,
      I2 => \^is_read_reg_0\,
      I3 => s_axi_rresp_i,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      I4 => \^is_write_reg_0\,
      I5 => s_axi_bresp_i,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F888FFFFF888"
    )
        port map (
      I0 => \^is_write_reg_0\,
      I1 => s_axi_bresp_i,
      I2 => s_axi_rresp_i,
      I3 => \^is_read_reg_0\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => \FSM_onehot_state[3]_i_2_n_0\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^s_axi_rvalid_i_reg_0\,
      I1 => s_axi_rready,
      I2 => \^s_axi_bvalid_i_reg_0\,
      I3 => s_axi_bready,
      O => \FSM_onehot_state[3]_i_2_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => rst
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => s_axi_rresp_i,
      R => rst
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => s_axi_bresp_i,
      R => rst
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => rst
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      O => plusOp(0)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      O => plusOp(1)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      O => plusOp(2)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      O => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      O => plusOp(3)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(0),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(1),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(2),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(3),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      R => clear
    );
I_DECODER: entity work.zxnexys_zxrtc_0_0_address_decoder
     port map (
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      AXI_IP2Bus_WrAck2_reg => bus2ip_rnw_i_reg_n_0,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg,
      D(7) => AXI_IP2Bus_Data(24),
      D(6) => AXI_IP2Bus_Data(25),
      D(5) => AXI_IP2Bus_Data(26),
      D(4) => AXI_IP2Bus_Data(27),
      D(3) => AXI_IP2Bus_Data(28),
      D(2) => AXI_IP2Bus_Data(29),
      D(1) => AXI_IP2Bus_Data(30),
      D(0) => AXI_IP2Bus_Data(31),
      E(0) => E(0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\,
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4) => Bus2IIC_Addr(0),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3 downto 2) => \^q\(1 downto 0),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1) => Bus2IIC_Addr(5),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0) => Bus2IIC_Addr(6),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\ => is_read_reg_n_0,
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\ => is_write_reg_n_0,
      Q => start2,
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \cr_i_reg[2]\(0) => \cr_i_reg[2]\(0),
      \cr_i_reg[2]_0\(1) => \s_axi_rdata_i[7]_i_6_0\(3),
      \cr_i_reg[2]_0\(0) => \s_axi_rdata_i[7]_i_6_0\(1),
      \cr_i_reg[2]_1\ => \cr_i_reg[2]_0\,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg => \^is_read_reg_0\,
      is_write_reg => \^is_write_reg_0\,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready_INST_0_0(3 downto 0) => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3 downto 0),
      \s_axi_rdata_i_reg[0]\ => \s_axi_rdata_i_reg[0]_i_2_n_0\,
      \s_axi_rdata_i_reg[0]_0\ => \s_axi_rdata_i_reg[0]_0\,
      \s_axi_rdata_i_reg[1]\ => \s_axi_rdata_i[1]_i_2_n_0\,
      \s_axi_rdata_i_reg[1]_0\ => \s_axi_rdata_i[1]_i_3_n_0\,
      \s_axi_rdata_i_reg[1]_1\ => \s_axi_rdata_i[1]_i_4_n_0\,
      \s_axi_rdata_i_reg[2]\ => \s_axi_rdata_i_reg[2]_i_2_n_0\,
      \s_axi_rdata_i_reg[3]\ => \s_axi_rdata_i_reg[3]_0\,
      \s_axi_rdata_i_reg[3]_0\ => \s_axi_rdata_i[3]_i_4_n_0\,
      \s_axi_rdata_i_reg[3]_1\ => \s_axi_rdata_i[3]_i_5_n_0\,
      \s_axi_rdata_i_reg[4]\ => \s_axi_rdata_i_reg[4]_i_2_n_0\,
      \s_axi_rdata_i_reg[5]\ => \s_axi_rdata_i_reg[5]_i_2_n_0\,
      \s_axi_rdata_i_reg[6]\ => \s_axi_rdata_i_reg[6]_i_2_n_0\,
      \s_axi_rdata_i_reg[7]\(7 downto 0) => \s_axi_rdata_i_reg[7]_0\(7 downto 0),
      \s_axi_rdata_i_reg[7]_0\ => \s_axi_rdata_i_reg[7]_i_2_n_0\,
      s_axi_wdata(4 downto 0) => s_axi_wdata(4 downto 0),
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
\bus2ip_addr_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(0),
      O => \bus2ip_addr_i[2]_i_1_n_0\
    );
\bus2ip_addr_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(1),
      O => \bus2ip_addr_i[3]_i_1_n_0\
    );
\bus2ip_addr_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(2),
      O => \bus2ip_addr_i[5]_i_1_n_0\
    );
\bus2ip_addr_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(3),
      O => \bus2ip_addr_i[6]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03020202"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => s_axi_wvalid,
      I4 => s_axi_awvalid,
      O => \bus2ip_addr_i[8]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(4),
      O => \bus2ip_addr_i[8]_i_2_n_0\
    );
\bus2ip_addr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[2]_i_1_n_0\,
      Q => Bus2IIC_Addr(6),
      R => rst
    );
\bus2ip_addr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[3]_i_1_n_0\,
      Q => Bus2IIC_Addr(5),
      R => rst
    );
\bus2ip_addr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[5]_i_1_n_0\,
      Q => \^q\(0),
      R => rst
    );
\bus2ip_addr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[6]_i_1_n_0\,
      Q => \^q\(1),
      R => rst
    );
\bus2ip_addr_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[8]_i_2_n_0\,
      Q => Bus2IIC_Addr(0),
      R => rst
    );
bus2ip_rnw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => s_axi_arvalid,
      Q => bus2ip_rnw_i_reg_n_0,
      R => rst
    );
is_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_state[3]_i_2_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => is_read_reg_n_0,
      O => is_read_i_1_n_0
    );
is_read_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => is_read_i_1_n_0,
      Q => is_read_reg_n_0,
      R => rst
    );
is_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => s_axi_arvalid,
      I4 => is_write_i_2_n_0,
      I5 => is_write_reg_n_0,
      O => is_write_i_1_n_0
    );
is_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \^s_axi_rvalid_i_reg_0\,
      I2 => s_axi_rready,
      I3 => \^s_axi_bvalid_i_reg_0\,
      I4 => s_axi_bready,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => is_write_i_2_n_0
    );
is_write_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => is_write_i_1_n_0,
      Q => is_write_reg_n_0,
      R => rst
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_Bus2IP_Reset,
      Q => rst,
      R => '0'
    );
s_axi_bvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => s_axi_bready,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \^is_write_reg_0\,
      I4 => \^s_axi_bvalid_i_reg_0\,
      O => s_axi_bvalid_i_i_1_n_0
    );
s_axi_bvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_i_i_1_n_0,
      Q => \^s_axi_bvalid_i_reg_0\,
      R => rst
    );
\s_axi_rdata_i[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_i_2_0\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[0]_i_2_1\,
      O => \s_axi_rdata_i[0]_i_3_n_0\
    );
\s_axi_rdata_i[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Rc_fifo_data(7),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_i_2_1\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[0]_i_2_0\,
      O => \s_axi_rdata_i[0]_i_4_n_0\
    );
\s_axi_rdata_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEFFFFFFFEF"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => Bus2IIC_Addr(6),
      I2 => \s_axi_rdata_i[7]_i_6_0\(0),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \s_axi_rdata_i_reg[1]_0\(0),
      O => \s_axi_rdata_i[1]_i_2_n_0\
    );
\s_axi_rdata_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00FA000C000A0"
    )
        port map (
      I0 => Tx_fifo_data_0(1),
      I1 => \s_axi_rdata_i_reg[7]_i_2_0\(1),
      I2 => Bus2IIC_Addr(5),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \s_axi_rdata_i[7]_i_6_1\(0),
      O => \s_axi_rdata_i[1]_i_3_n_0\
    );
\s_axi_rdata_i[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22200020"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => \^q\(1),
      I2 => Rc_fifo_data(6),
      I3 => \^q\(0),
      I4 => \s_axi_rdata_i_reg[7]_i_2_1\(1),
      I5 => \s_axi_rdata_i[1]_i_6_n_0\,
      O => \s_axi_rdata_i[1]_i_4_n_0\
    );
\s_axi_rdata_i[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => \s_axi_rdata_i[7]_i_7_0\(0),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[6]_i_4_0\(0),
      I4 => \^q\(0),
      O => \s_axi_rdata_i[1]_i_6_n_0\
    );
\s_axi_rdata_i[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(2),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(2),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[2]_i_2_0\,
      O => \s_axi_rdata_i[2]_i_3_n_0\
    );
\s_axi_rdata_i[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(5),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(2),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[2]_i_6_n_0\,
      O => \s_axi_rdata_i[2]_i_4_n_0\
    );
\s_axi_rdata_i[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(1),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(1),
      O => \s_axi_rdata_i[2]_i_6_n_0\
    );
\s_axi_rdata_i[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000000400"
    )
        port map (
      I0 => \^q\(1),
      I1 => Bus2IIC_Addr(5),
      I2 => Bus2IIC_Addr(6),
      I3 => Tx_fifo_data_0(3),
      I4 => \^q\(0),
      I5 => \s_axi_rdata_i_reg[7]_i_2_0\(3),
      O => \s_axi_rdata_i[3]_i_4_n_0\
    );
\s_axi_rdata_i[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(4),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(3),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[3]_i_6_n_0\,
      O => \s_axi_rdata_i[3]_i_5_n_0\
    );
\s_axi_rdata_i[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(2),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(2),
      O => \s_axi_rdata_i[3]_i_6_n_0\
    );
\s_axi_rdata_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(4),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(4),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[4]_i_5_n_0\,
      O => \s_axi_rdata_i[4]_i_3_n_0\
    );
\s_axi_rdata_i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(3),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(4),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[4]_i_6_n_0\,
      O => \s_axi_rdata_i[4]_i_4_n_0\
    );
\s_axi_rdata_i[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[7]_i_6_0\(2),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_6_1\(1),
      O => \s_axi_rdata_i[4]_i_5_n_0\
    );
\s_axi_rdata_i[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(3),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(3),
      O => \s_axi_rdata_i[4]_i_6_n_0\
    );
\s_axi_rdata_i[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(5),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(5),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[5]_i_5_n_0\,
      O => \s_axi_rdata_i[5]_i_3_n_0\
    );
\s_axi_rdata_i[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(2),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(5),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[5]_i_6_n_0\,
      O => \s_axi_rdata_i[5]_i_4_n_0\
    );
\s_axi_rdata_i[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[7]_i_6_0\(3),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_6_1\(2),
      O => \s_axi_rdata_i[5]_i_5_n_0\
    );
\s_axi_rdata_i[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(4),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(4),
      O => \s_axi_rdata_i[5]_i_6_n_0\
    );
\s_axi_rdata_i[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(6),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(6),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[6]_i_5_n_0\,
      O => \s_axi_rdata_i[6]_i_3_n_0\
    );
\s_axi_rdata_i[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(1),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(6),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[6]_i_6_n_0\,
      O => \s_axi_rdata_i[6]_i_4_n_0\
    );
\s_axi_rdata_i[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[7]_i_6_0\(4),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_6_1\(3),
      O => \s_axi_rdata_i[6]_i_5_n_0\
    );
\s_axi_rdata_i[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(5),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(5),
      O => \s_axi_rdata_i[6]_i_6_n_0\
    );
\s_axi_rdata_i[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => Dtre,
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(6),
      O => \s_axi_rdata_i[7]_i_10_n_0\
    );
\s_axi_rdata_i[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(7),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(7),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[7]_i_9_n_0\,
      O => \s_axi_rdata_i[7]_i_6_n_0\
    );
\s_axi_rdata_i[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(0),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(7),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[7]_i_10_n_0\,
      O => \s_axi_rdata_i[7]_i_7_n_0\
    );
\s_axi_rdata_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[7]_i_6_0\(5),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_6_1\(4),
      O => \s_axi_rdata_i[7]_i_9_n_0\
    );
\s_axi_rdata_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(31),
      Q => s_axi_rdata(0),
      R => rst
    );
\s_axi_rdata_i_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[0]_i_3_n_0\,
      I1 => \s_axi_rdata_i[0]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[0]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(30),
      Q => s_axi_rdata(1),
      R => rst
    );
\s_axi_rdata_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(29),
      Q => s_axi_rdata(2),
      R => rst
    );
\s_axi_rdata_i_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[2]_i_3_n_0\,
      I1 => \s_axi_rdata_i[2]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[2]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(28),
      Q => s_axi_rdata(3),
      R => rst
    );
\s_axi_rdata_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(27),
      Q => s_axi_rdata(4),
      R => rst
    );
\s_axi_rdata_i_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[4]_i_3_n_0\,
      I1 => \s_axi_rdata_i[4]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[4]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(26),
      Q => s_axi_rdata(5),
      R => rst
    );
\s_axi_rdata_i_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[5]_i_3_n_0\,
      I1 => \s_axi_rdata_i[5]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[5]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(25),
      Q => s_axi_rdata(6),
      R => rst
    );
\s_axi_rdata_i_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[6]_i_3_n_0\,
      I1 => \s_axi_rdata_i[6]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[6]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(24),
      Q => s_axi_rdata(7),
      R => rst
    );
\s_axi_rdata_i_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[7]_i_6_n_0\,
      I1 => \s_axi_rdata_i[7]_i_7_n_0\,
      O => \s_axi_rdata_i_reg[7]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
s_axi_rvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^is_read_reg_0\,
      I4 => \^s_axi_rvalid_i_reg_0\,
      O => s_axi_rvalid_i_i_1_n_0
    );
s_axi_rvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_rvalid_i_i_1_n_0,
      Q => \^s_axi_rvalid_i_reg_0\,
      R => rst
    );
start2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F08"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \state_reg_n_0_[0]\,
      I3 => s_axi_arvalid,
      I4 => \state_reg_n_0_[1]\,
      O => start2_i_1_n_0
    );
start2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => start2_i_1_n_0,
      Q => start2,
      R => rst
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FBB3F88"
    )
        port map (
      I0 => \^is_write_reg_0\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \FSM_onehot_state[3]_i_2_n_0\,
      I3 => \state_reg_n_0_[0]\,
      I4 => s_axi_arvalid,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFA3A30FFFA0A0"
    )
        port map (
      I0 => \^is_read_reg_0\,
      I1 => s_axi_arvalid,
      I2 => \state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state[3]_i_2_n_0\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state[1]_i_2_n_0\,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      O => \state[1]_i_2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => rst
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => rst
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
aVqOWmO2kbox0mE/FSHanEwKobOLQe90r+hmAo7nMLK+H7E7JJ1EWre9SQ+rgDCGTqGtAOcd2IYr
LnrfseYON6FXaWZqE0HNlTcO5g+Wvo7WF+LIbHDGPhQJOEC3FSFPFsOTr+1VfBDlhvp/6bDHeWgW
Hu+icfNGcKMPUQgfenc=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
o1DybZijQUNK+s7pVs010qjGCm5HEM19zKjMS/42O8MDzgi7b4P/G3+dpd1I77aC8iSEkJ6TNijV
+saU2J/tjzh5rJtpo1Azm2qjzzXLXe8DbTipJyIiAAevYgADjSQ1pqdLHiXeTyG6UK1SFkTtbmix
mR70qID+xjfSwomWUpgrQX2nVH3kzhyMIMCPSxiWk6VEddz8Nub8nEJJo9MeBzoreGokLrHEcFdy
8OPxftcYu0qhyrzFayUYgK9OXYM1kV5Lkcl/Fh8Bg8WIrZaPlOJsYbAcEMSuqTsJKsY4GPlUy9aX
lW8+1VVyKRG1e1HjR8/g8q/QIfPd//r/yQ/GTg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RRjECH1hUuBwAgRdaCldPb2kBTT1oI+6s/r0yPmyiylg9NFpf0xsHS/vwCr8H8YcSaSA8jWUfYcz
wFO1QWJjsXWaFdszTZwOF3rqScb4Ncl2rq19Kl3yb/2FfSsNwONM1E8UH6DbpCph6JWRqesFSUak
xBtJh1zbE0ccEYtqgjQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
SsDTAreRtzfQsTKX5xmVyBU4PdmRNmD7I66peqVgSdEcBrG0ifJiliFTNK82WAPGi/43bgege1qi
SV1S3H91SmxWNs7nuKe5jB1DErprTbHGrqYmZ432lOmLFnNEsQqtJYzqQIGWEVVjR+1VYL1FqcrE
67KpzX4k+LVcy8Oksde2sTRkykQnjGHfdbs2VSwSwel/jOGztRgkIX2MvdNhXnPQWGZz6qFK5Txw
kEzKQT1i4J/6WxZam76vBOKvQb1qsnnLtcnJ74pc7YzGDF5q8vtakqDIVH8OZ0U2IuTRJcGX1AXd
r5UoUFnJXbTEnA/LtPU2sGiEMdlS+p0vttqUhg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ERjiV8Y4eTDePHV5K2Q8JgemkzXS4Al/8qsNpIHIx96bzs9hVwTlRyQSbz/ZROppp1ZBvKrxPWNJ
o/VuHR1FVmPPSO+H++FzbR/j6vRi99x6YJow74ANwYObUJb/KbKHbdNMkf1KmhjqJqjMzHOLM4iu
hdqENbzKVEze6RoN9T1+C4/vQg6J9a+GRF9Zf+RgUbaLGAGf6M2OmSV29v6jWdAP8+pG5D1qQdBo
19hHe8Vg+6rs51CT2gm45ONGhddapaAZSJaNjUa9Dkc0iqpfN6OGwgCRtMC8MiMddYE6yJrJGu2B
XExbeSrUFJ7tmewbLwnw61H+Yu1JFXNj8qQXIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MruDWeQouWio+4ns/wWveq++EhvDeRPJvtV9QT58f7ifwpjHAD/8Blv6tqERnEL91Ir8f2gAFKCZ
9S3zwEU3R5Nqae/hXFSQpiWgkvXeYV2wM0Y7wBnBLx9YW1uBk9ttk7TuQ9AWkAlkIcrteurSeg/r
ZltM08ggrfxtCLLttE7F//vG/n0GFl2stB1pO+/AUrCrJ82gAJLsRWPNxW21WBuk3bTY8Xw7LHeW
Oz3xvsq+YlGy+H9r5u/ErfGeSVIZzqJME5Rm+dTGouPW30HuAdr97HniBRat+EJ/gJ/DJGBLB33V
KaaIRxRLqGhqhJLRnRhCOjPRpNSMTsfs0VBQ0A==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNEAlYRVlpiwqmb7RhgNiLSaSZNezm/jmePz56j6Njfz2FS77VVPe2hBgaoZB7R/0u1HHTnQNTtE
UEh3nXlo5MXYlZkqGrad8hFo8zLCbAXmPclS5j2SGa2y8Qc45E/81nGkH1GuV5uPJwkpCNtN4o6G
UXcWqqsLwwNEYTaU3xF6wTGe5fEnJjr50WU60D8D4sVR2dEAyCxDE9NMpfRs/tASyu6rOWr1PcFQ
9bH48S95/OgT83TEXIiVlHnWQWU1feRrBe1xYTxw+JwxrRXc6XCIJA9DKW5ucOwU5rRD/LPXAs5Q
oV3K1BvEKBj0WReM0/iYo8YMzEpZQ4M+FXYBZA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
MAepI0LtJ1S/x3AQIc+Z0ErOXLYn06JNnJkUOArh5w+6wzYi0VqM8APVSLtlQv5es20s9GtFAwZ0
ljjUQj+Lj0KpPg3fF5DyEbOk1HsXdzW72gFAO8eD00ka0lKqDaMbEX0V4FHdjVEIsMV6Qs7R8bFu
zZHBYf78zRPkvVeuzbPbbuBXCH3gWuMf+PS7yhnv8O7vzGsrsbLchQhCKDiAIJ7U7fEXLYVNG2QB
BZdySDCBLbfvQOBESpzjmo42yfC8Kc35fvS3vQIJbJ/xUlVWV8n57+gF2gAklGkyUtCBloYP7fZZ
TeZKF1swnvyeQPPhnZWw1E9k5RIrcwkZchWym2OQ3j/BLLAURq1IrMiHHfQK4KV5CL6mFbO7ekHk
hL5Ov6fmmSd07k1pe/W75L6dW8r+vkK3iNrhWYGEhKS3oEslBx0RFXKN32J2BrLxoedUQ7O6fE0Z
+7S2gt/XjTETd3nB6LjuaUlTwmYERe2hQO1WOhb1mAjUCUwAAbrAv9/N

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BN5gUd1lOhxu4K7douzWMmPqSDQ1N4wU2LiHlwJpc3sqMBLPrvSypiYAutYqHxJOKpQS+COa4yiO
xMbh+BgL4Hk8rkGPkNobbbYes0QNgArglJmUX/DzDnQEq2SH90NwceAUMZNfBYG5RAWpcwtwJAKN
od7ASb0vIEF6kvMdPirf8VtQlYBycc36aMRVBREUx5VhfxKydwp8fmkXSV69h6uHBxx3kEnLfDkW
YxwroBaxxq5ZctLkcKDDW6XOBpjSVFRTpuzUeGhWV4F1SJ+3BaFe5CGdRncH3ZFBkZu7AWPx+gzh
FIB2T0EghfC4xHD35+NJ3sQvmm4QCZFfqt+2kQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 6832)
`protect data_block
Qpx4HqhY6crhQnQ7T/F2owooSYJefGH2iBxaCMgkQEdg9h+Dwtuv5/C5vIn1CIv9MvYFiHOND+q1
qzkSDPifumfZTCvMZDRFi9i8fwNx95cie9YosM+RdEm9GTUM905s2K6jtQkMOGyc+0i7ha1g10oB
1V14sbPhl9zZtGvc+Ua5Q8jKqNpiHf0Uqehv5Xgl5stLsyg4SgzVcx9I3mlkQJEJum3ra4sBCKsA
mJnOlqk+l2ZH4vwMVipB/tJM/YmG7e/YTlNLFNFbR25denA01tvHaOKlurNwXIA/TNG19oqSJALk
SEllt5ZgMaBCmqcT78r3aEwQJyhWcpfbLDcJPUKBr+6e2cMKT2JhhXppSjcs4XGbP/WXl2r40IrW
vtGLFdkn7GOvckcEI5hQjozbVMtBomnEKLBNjHffvwKGS0dkCcpVTF9+BfQSMWw65tT/OFx4NRsE
kAiiTE4yEJ55lbe6usMHNF2YYOqRKVJzB5Idx8Ov8R7cbPjP+yQJ/Ziv7YGp85H6zagDROtzZyGd
bcisKnl2FjgfJDrmAnvoMCaKoEfM8rF3xcMNAT2RRTKnZcHW17XPrfGVGf+fSalbnFJt9zluPJWB
UltwBK4Afl3VVWbZrI5HJtLgRz/w49H9HttdlIFmWb9F8YC5eXl5Y44YP6XH6U2yQ6qzynsfYkC5
2uaFnLYAh7V+SiAXVxD/DV6FGzib/l3gT5wVasIFdpCN4+0L//pStybXuC5Fb6KjnQByVwVwGsJX
4QY2wPMbVbYbSp3KxFOKJuFwdTcUerbXNu9sH6ka3lA/qama0e+riW0OgYuiM/e2VyhUdoXM4Rni
8A9oxPOWCJEMOsA8AKMJBwTrsIW9y/0ISDCfMuLb1GH1Rtfj7PLrWlQbhKIB8bnU7bE0lLuUEi9e
yoQ9MAestSJ8aXSanXqwA9jklulAEPm52in8xSE8dALGeGew1ir3eFf30aIMQrhybcl0btToGa9g
m3OtDh2NmbP6okswZQexOxt2bOsEb/880ENBbilJwT8Z1LIO3QKiBB4EvTu0mKdZ9uiv5BFMvfBU
JE5uUIORHrpFZ1s4wIMMbOaUkhBcJridU8h/ovglfUSdx4xB52zIHRrwbqRKDZ7yvyklJJoaYQmK
DIAxyj0LSFTNy8qVVMN1PKRopZTdBnaBlyFGyGBmFTRMClK7QcNkVzr7B7IEiFb/AZCCzviwB38M
x+q9rfE4PIz0mQTqeuiD0hERs8BMP00CG4O/mMtncDdtKnKvWJqY8OdzlKWf9JSjwiZiFuptAJZx
knJFd1QuEJ1YtoybVGqFa8+r3TSqutQ2Y+vc1Qpzvq4CCKrpdUT4aUMTp8ouvnW9yNhKIgyJE9vz
byXuQNMIKf7GYKl8BItNriax4dVmq4Kjfm/w1LX4cSd87x4sbWR1LCuQjew9kNzRn4+nAsaPjCoH
LtgenG5fwGqZi1f9inUXLIBFVECaimHNfl7vg9UvsgfAKG/1qsksnp2xp+WZdRHjQKQHFApB2ciR
sjWp7YucQ22wE9OmX6Y/k0qfADWwMWFI/blxbEh/JirNFwUcQLXp9QhjyjO4uQy/Syx7GZ7sM+30
4NRqnIjIRPWoo/jgdiuDRttlfwauzEqaxq2EOJFfIMfO4hPJ1J2Z56Rcd4nx1Sh8PASi033EwAhG
mHnumnCJrEO5ns9djlTxs438G/tvPqAN/K4C45R0UnGmJwkjapIGkvP9T/ERFGqwriabP84dnT2D
L2d6F3Xa9+P/WmZcUQ5+ak9LWmnilONbf35/47b7bMmuYx/9UDHGngZfbzCGdUsh/3H9sAgUERaK
hYtkUPLiFYFb6gTLsUkyR7EDNaLIc2M+llRKOSlO5VcUgW8FmsuvKLpLFSC/HHZsIA9xOHxku3KE
Eqeb+zv1eidOCoTS7+LnV5pneWrfmC45TIxFj5j6nhb7IHWBfg6Z787TXIwaErRzOHvfIKj53b/x
FyVfm/+FTsCIUZdpq48JGg4kEvzX1Ua8XrjuRkAA/T0V//KoIVatLNZfwI/vez1R1EekNfM09/wX
B5HdhMpoghqPrA3VIxkD+nfJgpipdpokNh61t68Q3zNuxeSjFlamL1oNX25znwbRLhKFyuhWEp1p
3KIaJa/1Q6Wlj5wpL604x923nRMz/UjFZA7d0vZs/cvFSu/RalUzpUVbOsZ86+bWpfWLmzRZUCXq
V6cFRYHGHexV3biQK3GBHN0DyR1Nvsuy2Y8KE0Z47SxDXk6I4BlM5xAt4P5lL4TWrHSCxQLBiJO2
YsvufaCeC/Idi6tubaL2wFWzgSStOW/YV0KWbrU6i88IZ9wZLF/tfn3452zLb3Mnbb6gwsU/sxRr
y6UnHqFQwOLmWNJIBN5P4ePWYvssj3YXOX+5IkluIKqf5q204MWOs9GvdeFF4HEr5OEcDrQb44g9
WdRv0j6eqLfNUw2WSHVJ5xuxUFb/QZ7BEjqTOcrG4HVr3waZUz5ZvQZwdQK7zV4NC3TyoTEskaxh
2XyJgmP1Zq90usKkDM7kNMPdA6XDRLu9o2bBrL6zYM30sqzd0bR70U4nozWCO3R8ELS854FfBoF7
5F5UzWwNfAJskon+e0y3YbYpfTkWUFaLURt1SN7RPZWJWODAr4WGQRo5Mrob0TiIr2U94uU42SiS
NCS9T96ZhQGpu/CZfd66NjX1uII1EQky2eXPiOSof/zBe7OJpzelP7JmgasHMqBi4NbWBMCHAQ1H
fo3IYg+ijBUYDz5W+3NRsM5W58AsNMMb5JeU4qldaYVk511nvOMjbWRZZzD524kfoUTBEuqr+hCq
onXynacBO5ZEaHvHbwdgHYjw5IvSttQOjb7jtxpsP7D+Y2Z7GkeLn3vlwPVJ9gC9SkajRBqHznrw
hTUuRH+H/vorqB4Nom3I13Bnj3QadLNVz/+1jbMTkvkJ0VhkGDDPT4zRwsZYG0pbsnVniyumb7WM
07IWhmJFB+EwmhIh7Ptfz7mWLyMaaGgH6hNaOcIEqw6cMCCkDNukcX2YQVp8tpJ0j/wB9mBGdc8n
brUNZD/MSacdBq9XEPEgjG8MQxnb3QPErxrrLp7VTbr4W2CqqMpC4a8s8uxycPes0UvagMEbfqDj
qZtxbzhAFCL/6T6ehZV8yOAO2Llyg4eix+Ro/wYcTcclIMucld3OCHiAJGYfoEg8xFh1aXF8QRpR
PIwdNumjXT/3TRE+ES6ClKL0zTmhvatvX7IWp499K7jNs/deb7ccVrM2VPGsGeD4aAItbYzeYQlz
DPfhLCjf+mNTZIQ3dl/HcosHKKBrxhhBNrebfjF1/damaLqnAKbbDioYGFM5TZLXERr78Ih65Fom
uuazyCb4S9r1RUVHHFL7TAeuKfOSRRxa36Blii/G+/fMKa7O5xGLmA62JiWnFqct4vvUakj26OxW
fSuEusdf+g854aEEBm4kZ7P8Su+Mk3no7toys1crb5vvAZxxrlcaoHVjFWd6S4gpCIOlLxZ4pe09
sWiNNrzWG6HhWVJCUzKphkWdkVVB/yrHm5AIzjcslhuq2C6pz/LsM43+giuMV0QF4FK/LJkCmS0O
f55YrBVp49m00DCPSZqrTPnYA6Xfs6sydzxKDsWvhDRXijMYxnlbcWTdTXTIcIECRzk5ytJUfJ4X
p0ltJNq9PllW5ciLbwYj+aea9GUuFO9kd7/3XwRVUTxmAfvBEuZxEngn5dBH275QK2H5bqChUKCq
pKYzwKb5TWAb4laaHQXd+dswoiU3N79mUqCGmCji3kXxtXj0CDJX3kA3V7X3VYl49HxnQHRDsn9f
2ap/6r1qGSG7LcvPNI/dz9a4dtrf3Pyt/gYZn66dFsvW/8UXeExMqhxie+x46ugINa308H1H9kvx
vPrqTyvMAPhPDalvROUuWNGJI176sk4U35MrpgbZiwtarzCXThUnyY+su1pyqk+7ee+jsCK9U/TB
XzLcut28Qvc3Hsi7NVPtEqIt15vPyWtXlxscZm0K6l/fkaXDKDHpLymbGJqaZWFGE37/eHxETsAz
wsrPkRAWazmehGc/lf2OF/nAdY+z892Yn27fcTBaA2GGkQIEFvFQoJ0EFQAU/rbrl99ZbkgZMzvO
k/XlivuhM0+uqWJg49Vz4B/tJiBgI5odnWRA459zaJGzi+fdUjo3181MGvXR7UhkjssFnlIsKM7e
qeMYO6FS88wHXekznH9LShd5bUywnGEkgcqwLduRucuEBtZbOESD8mMi6KrkQ1wTujj3gdd8tfGA
hp9Pj3EqjKE82GDfvRID6/brnuixp4iArq0jJhpdsWP/uE4vKsBLpW017QPY3xDUjqpGGeb3WoLO
J4lSHUc+k/IhGKa1Y22bR2FjgSJSXMSSdeBZO5f6mLmeN5Ocvo4SDTuxfhJdleRyH7KWoeDmbSVr
XSDUkSCMpyweNC0jk50Bui2CU2W91V18GVuJyY/cXw27cX/wRN8oUcIKfgpRNofIr2Sp54Ed3X5Z
DAcYp6qm9hds4OTTu0ykA/LsEKpoGKkgybnINYrB25LiXA7lijgO1Pyr4KgvxeIG+XAfxYQNi0p9
JK/UZx1/hq0ipQmrvssYk8zKYuZaoJfP3W9iEk7iHN+pPGih71MpsMD5qytjDMgb3HeN4+Sawm1q
W1tHJUr+wlSNM2zfSLkdY9nnPSG6WF592nEuCuLXR1td4BJ99F9EZbNy3F724gTFvHHjbtOFuPb1
tSkBAgLwfrtxzXl2rL3dImwWNC87qFCQOMTeozsRQbRuqB2gYLZdEYCdoigKH8pYb2QNpnuT+8yL
4b42xrtAfe0Nc8r0hwjltOKhmsx4IhT0mgPsyOqDLCBzlSAglNdsYK3x9llOKlVrkUY5RMO03wJs
V4M+meCy02ok693q5OX4H1TXVpS/xvi++Qe49BtgCyRtxA3+TwjsB67nTy5ciLjw4EYPcmrZv5Ty
OCrIHKmxWfr21ld9L1XVbxAVnVSWFP2dnKazqgnRe0+v7bmfgSjxGlaj/Fwimf28DXnZNFRNbj2A
wxAi/h7gKuPZ8BUj7+v0ZieEIp7M1v+vrgT9ZllmHqhgRunHeQVmy6CFBZlLq9scBzH7hJrD27oy
GvxruG+ajgQx4L3woj3i/B96YFO3I4F88VnlLTFkA64a7xQBz7XFxjQURUSX5aDbvZSu3baouhct
iGorsTveGSswWatK9GGz1MjdUjBjEvL9qtgAk0MF2F1kRNp2sh0k7B/7Pgnt8W4x5y+odrs5xu2k
Vbhp75h0BSWarD7rt9ZqpWaBoXvVQMJh57APCQcYHx7O8Kf+vDSN7CFvByNicewVBSX+Lpn2P/3T
yxdwhX0Ppjjo1ngKLhkcfcNHavZds3vZSgPix/49x4kdzrV44e4cFfFcHkW9dtOAQGJB3TjFMBV6
LNiH+3ZpIzpcBxtM5Kfyozy30AIOpfwMVVuAtBC1uFPA8klmvRzCvTwcKYDQyl02p+lzLLr9YxKB
eRWC77eSj99TvNiCMJ5FFqhAjQL7DMUqi48SG4qorh/lOph0J23dameBKvWdsouAbS/rcwEyvevp
suHycxDO9xnLhjz5KmtJAekQKYvgX5I5rNRJ0Z1HUKvmj3z7SSvBZlXMKKgsPz6UJShNfzx7tbiN
d7zIUy5ThOakPp0WS3IIA0NJ5Rm6dtwdVsBxG6XiWZFqR2hqSgAZKzyULmP1ovFfekC6hn4zjonX
L/AXOP5sp/9zDjxU3D5uKh8L2R50bDI6yfB5oQtxsTxH6DYg9R1eBlzRwNxZ1Ce/Z4LvfWQgzV9g
wpjHhGxxAAH02V1Ux5K/Ee/pc/mgRYukBwAvwqREzhGfwutOJ5zAY5cd9YYT1DB4aeBx60m7Eo5R
+Kk3snIhT+7Ts3nH+Q6/cBH97PUucDqxErQ1csonkBHxVUW/zyMDAaU/ptD72dK1bHGoSlG04kUE
uKG1GmM8iJpcGSSNrZa670510W+t/1Z7RuUqPNzcnHK+zhHXmIKd+0LSXxAlcXBSqgHPaB819ASc
GCVpYB76jxhdJf4fCB2R5SydZAXgvueTvkdHSHpRdcMoEy8cwetwS23ZdP09X9F5zcRma613wL6u
fA8Q7Su/0ORfNaKbeLw8rZlJjICiLAkl4tBwl8j/IkzHiJRcgQaWJQUXIy1DWdQqzirTRCTTfdVi
490HQa153Ghm0LxyovvOOV+ClznOkTEthDKw+0iQ+tEifXEDXsJhKy4EaHmpfCbAK7r4GOwnfwQW
x6Wd5CS/z3ZuME1PYUsLTUbuBM0K7H3xPYViDUe2lKQog4GSewd0BvuZr/g+XC88FG4JOsJZqXTy
mfQme6fXZmVOkIfcfmK4ZrJRLf9BUztZwk3Zb3fnyeKEnLkuAawZ9i70TVUCGQ35sTwyN+iQshDS
J6+H91xXv2KseAJgu4OqYXtdfQc6I36C6aoD4dQNOBjby2bWicsFC6dO6oBWysj5MywCJbMOMbrE
Z6Y4S5lREDw09UOjcBUNOhIjic6Zo9Zrry0BwhQzxMk0VaZ4AVmZ0zFLQs/3VhKNwZSyQdtpPXoo
W3D29hUGAiJOJUBExV2E9zKsUGffvKnPY5bm9h90l2rBQxptIzcMKZUnPiCf3dIugdD5EkfK1kLg
UYZbG4t9WQPM3m10133fPDEpZJ+K+TzKj8uoOlek8p60SLYSE7jpefgKBEQUK8gNLeUznjDRKLzl
2Jv9+RNO0UH6Q6viIoH/X997haqf5hzQC9Q3vqMC4TcRcjPc2clu24IL4MBaLADEG7crC7z1KYBh
b8j0RcaX6cEQ3w7JbBtmabLOMlrDCrG7eBVPXeLuWwpoHZkidhZt8QPpBKDQioeUvvyifN5tvfM/
eNbwMX1DLeMR7wUOAqGbcZKO/58z6I9OLesMYYHApnEcfrvZIce52RXFHgWhFD+i+5M775DM9c34
Ta3G2/A6S58B7s9f/hI25WjvpQFyzgoJsMn2rrmEv1yOnAjEwW03Vz8/BTsYHD3UFVoq7cUpv0RS
XS+ZA0ijiZnS3U6kCnHWXarU1bNJOL50da9oGE7RNUQhrNsBQvd/jhkrJb+X1JxkhIpIdM2EkeIr
U23TWFozOsVEqJEasbrICfPIpXjcCH71NSlev7Sv5aBxM0PeN18sY2sb/wIH3eUJoz5HBEf00uWr
Y8uquVtmnFbb3ud6I7pmGbZSA6j1cufUou+T9/PJMvUeKqTxgDoj5APALO8Hnt0YZfu99IWySSPP
DufQsAhdfVFr5P+rJjh7eiSSkZKhvCYiWovhySKSVqS+C4ExF9MAiwuFgOsEm6e1orrBl06zM5MD
8ZEC9uP6hmtmD8wVpmAWl0BQzFBZxScKDfQWGjZDw245PitgDp5GC7bHPsuz+FxMGTAitbfbz89G
lilKb8l/9o0VLPcQL8TRCivWLBThdyJzzokIiGr8sUWAnSC2iVwr3/kTV+BuxLoA4OrwIvIsI1ZD
VbOVyYjqSZSP143ShrylXkIPqsKwQdZcOWPVhzkfF7qf31QZbNmjoomOMgXnyL0B1ZEuQh8C7A58
brZ0V9PtWlr/biU/XpnbNd1itleL3L67HvFI8L8RJX6LIoa3qgK5EGmOyHayvN7LQC7YEreykxrr
rMDxiKQmZ6mPJf/YTxhzgP/qPMLiAVGRU+MihCczzp1ZAbpDitDdlsCd8NusfYe9Gk4Ab0RiE9eE
wImIbQB0+1X1l3ZWJGgXDhmz08EkNDBOxd6l8VizrOVDGdk2y3r1YgnLbcaf15PpQg6xU25J/gwe
YkOaOVpTRXAj36Nql/pRg/l6IP2ys7NV03IWfYADvtoXAKOJp6sJJ3AtCMvx/Hg854ROrHYlj9cj
dhRDypu6Zf92E+0e9QqhwGqZcIa1coBRNxHrwkqwBAindHC8iPc8WObgnOm4r1KRzSCHqw0/rWSU
H6aNMLNJhvehQBuilUXHS7GLhXOpx48zPI5K9FpwsQsIITU6P2ZgkMRAUqe9Djn8nzswu3XFgddp
CeQhG+VHYQpPODc7qFkOiOodgVqCM5aQQU3U5+v8UzeIVrX5umXOccAswxpQ4JjQ2RWIGF9uF71N
4ktxrlN0U3PxX36bUxmiBR1zBrDq6c87SJhxz2qcO87VsNyYuC9MXsYdF4Yp4PMub0c5ENcwyoNS
OuCYIqaNSrqoDEuhWNAwjz0ilXXTIQvYfi8O+d9X4lmQET4osHJFmmIgLXfCytDg91FhVudd9LQF
d+XfOAgnbsTZl65OET68TSd3e0uB9vxsPOes4kxQIzws+571+I4At5+Gx+ZAH2J4ZLAWRcoReXrA
riX6KmyqquWlbtM8SXQCVT2IiPAPAoc/RFuBez5Pm8BieM+OoxtHnFNNEhonuZVIacEcaW6Z8xVB
+OA4r0aqfoRAJYb+w47Vhsrl0vQ+gPaT8PcGScbQynIr1NUrqsYh2VINXSZa9Gs3UivBXWsjOeGO
pP0Euy6IGRk5cg0B1rBuBaTUB6D59ShGftDA+rDsQ3HoOLevLQuUK2qKYhPN9K/Fl3CKPVbhbV/a
GRo4Eiqedupdt/Pbr6BnVfBT/TZxaCqKvSiNV5jhSENPwVXKl/A3yG9OB3tBpEk+lnRaQ4NqHK1I
/axycINK75ZjeIeK/IkLa4YmOTH4MX1ssBhT5YxmvvHCRduLFMXlMgTLlPOvVIxpE64e/U6U2M6I
+M2QY/hMeWMty+/+eLRf1oM1lEiJwOhmeIEzElfbPL0knBlRtxCWnZrILMKkFInSgLP45JCc7PW1
i5eSQvKoGQ0Aw1Wi6TWk2TrLW0YvcJ3/hBiqURTqyKMfSxjdVuAuALKl+arVFRwFcJIIDIOgUGSY
NGcrXrJgzw89FyJ0arFBajbdDMcGi22ir748if30tIkkeRdxpZaT6evwLaCgYI004LHq2BkSDoOf
w1p3CSGc9xMW/hcY1/c5ogKssc/liHHHNyJM/rSmPRuhOvrGZWF63wPdVZMRl4teZTc+Rq4IufKR
0c4XyK+AO6+TEK/sTG/4ffnbj+O5WiTPMyXUaFdpCEdPb7QWMBee2SRijNd2hmMsSUX1bVFjr0pg
zufn2YQc3aDMEthgJ7qIVRDctXt2CJHhX/IAmLjt3H2CxdlCStRcHcHPyNBNYBTZGA==
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
J8hsXOmRB+1guZQ2Nk0FZtLfh0P7QqEmRQcydlibT4v+ngXD7jsvCIEtJxcHigapAHqwoJaC2icx
wq4NBXaaQasGuZhuyNe/PPpECB8ZuNqGrDCrJk0bbg9Xn1D8rIa7c+APa4oE8vr1M9Hu1SP/ZhDR
lHpqyiE4WDAnEzbwQyM=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
i63XFcrth7UMoNjIDtJFdvGg204MKqP2xKW7VwmSMHfeqk2BaemK2RTrTWPOn7C3AVjA+hTK4rOe
unOr54b81VJDRu8VjCOcuyAVp7FwHRazyh6O+w0+2qZ/ITwpiQMvYN5PSAxZXf4otGqTguW6o/3u
BF159CigMrxWBpLAfCMh8HhjAcZFlKq8BDFWpRTS32VnqkUHr5zaovcuetRE9KYUPdi2iipUJzL3
c2YeEdGBNrXlLXJkUm35AJr+p7hYldueR7RTJJ0zcjyoUAElJTrIpLxxZI3OK2sEsPlq4hySV/3l
QcBbYMfwy09MlwTkU/pvtJsRxhQV6WxHq7SXxw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RDQmlpcaT+HCd+1tYKm37UnwpPYv6X4YlDG2Ak6rJB9BafLB1qbTwItkV4W6M/1mgHOFS6ktffjn
cSIQt2i2Q5GzjNDarglbRP52NDHA7eaWQpIiPXnsDVSHZuYgzVLhrNz7LJ34j8xHOTsmdkLVjLlQ
EtV7DyiCqgJB2DKS5mI=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
K55/ElY2fz8rbuXXIoWjQxQ3b+VjopLPosX7f21HYlq1rpUzdKgjFt7ObQAbQx1YiOc8f9jXuM/m
zJBJTpngc6Qx1jpk4EUDFi2XNY9sAl30rz3CSjmOHJSQD3p8Ie3KdFgq/XSfxovcLGUavr7d1kOz
oWVSfP5Zufwy00wMgQpmlNFjD45ej6YaDWVZCCWEqSFAXFk+blS+0sfi50w7tcCEKgUwIU7mL2P7
AH+EdKUOqod5a7gdOIL71g23WA48QA1IzP2AcZYi1tWYwqm7jk4wiwxBEebeRZq9G+iOoKy1OCZe
WXQJke+ZnUGrSPhYdOreFVUfDPVT1ZUz6Qtvcw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jG1/RLqdb6ZvCa0CQPtlVwccI9kxjY1dGK59oHdEH2FJRkgAHZdDHNNysttliSit2WVZoA+z+WUK
sK8H2np17aGy97E/8N3IEQT06O5HUOlFY2gIeHRxwH5w/Hti8yl4Rk7Qi+uSLSCczFYOj8Yf18xA
VhHKm+k5wH81YevXTNvuT2x61PlfoPXX5n9mpGMFk0YLHucSW5y7GzkhGi/KXUhMA6QyFcLEaKjK
dMSB/BjkyqmL8sRXNdUeMVtBtOEtRBJd9RQ12yOExNLJ5uZ1dIZP8nS92kBezXuJ0E+bj3ty9TK6
63fhd0isCmFhFvYcYgABurHjoSJfzekRFPwSLg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WuqFbvQ9JrQcMxwtdgJ4DcdxQwbZGq3I7qgQS3edaltTAODYFwstPsyO7J7LQlFdCuZQKRlSgqHf
+DqlZ+vyt1eprUTgGrdUkhClGjO07AFu9v9qANT+vXY9YYtit9bByGCkJW0CYCuLK+MiuJTu/S0k
EW5iu9/nFRQFbESR5a75+S4IdJucZmOQTCwx0mnyJ4zK8Gg5amcBzq6p8L3hulVbD6Lo43Pg/LJ2
EVV7wrcR0F2PkSawbHqsUiV9IaLKZSUIoo2evpKc0kY2gJfHuIOxM91wfaReDgElF29R0+PBs85g
ssYxK1G97T5zcY367N/1Z+pIwB4ASTJaGG89BA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f/nmh0AZcA7x/XphJkLLgcY29zKD6ZcVJTCGpuke4IS7QD6Io+BjDIo2sZo1kgLDhTmr2XhaMLyn
UQtXksvxeDmxIvyehpLc8qOSAI7nk2+s1WcZNgI/+KEt6CKoabIZMn+OjKoUb/aD/Z/9h6uVN62q
KGZ5a5e46ZiWZFZcP3QsA1zRSI7c+pdglcBUa71VnIy0dY3S0wR66do9hB5ugToJvKEjRQJfn1LP
O6B/pVN4JjMoE6KQmEvu8dRlgw7igp+Lv/htZRh12MpFiZFyg6VeG2gasx48sWZ1SjTxhJCr6TbB
2rnDn9kJh9LMhRl+GO24cmbKWTfRx4bGAuBDDw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
sB6M6khQ/uuS2NXGvtnXy3EqGL5kDxMyFTIXCggphxKpYAWUro0jIYE0zHbgjn1Oct40Ig68YDad
1/V7bzQ+cBlwR7S37v9BtBy/XCeiqDOkr2QvhfPPcXMkS2tUSeY1pbXzETna8BNNh3jHRd8rBdvq
PKRBKnsuhBk7Aeawcj1VK+2KiKefeW1RIRlsU6sSoXcLSQK0vDLokJRdB6ysAvTYfCg5fy6LvCVu
kTYDOfyUkwr2VDOehRUVEKOsypqWQ0uzDy5jIk1KWUZ6LbQVB4/sBdO738X/rYpnlFJxFEXKPXWY
OdzxooePGEqXl8oI95pJyjzk94PgF2cXC+2t8kLSl/8gofQdLJhQzznjV3aVZeh27pQm97IPpNB/
lF1jGZZZAEMpQIn+NTtdBkMJyupUZjgJ2RK6Ai4UO1dr5p8Vm2eVv+3mYuW7+tJnOo6TZeGFasai
HeL5+WGyyKwOFKquEzu3cGlfqdX+W8lE6mFnAkA66KSxjPZjhilqNlya

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BkAOY1vsnAkqmm0eEA/wQWzBEMMfBuZMsoF+54mHrqGjQXAgVNcmruXtKEro44M5oTDZxv6OdWjd
/GPH3KDONusMi+v/6s8ivcJRYiXRnRWRCzR9FrCXFZON3/nDr9uMpjWgeR3DLXkKYguZTSq/RYdz
bJMZr+/CcNTfonh40oBQ6/qIjs5F262qKazE06lqRXaW7VVP9+rFFsNxl+aRzUHgTNxWmcaE6G4S
/l34hKNV24LrDcCdi/9klL38F1Z/GHc7ATT/zRxvtRCVdH4zoRX6M0ECVj4217qw40D0Z4TwLIK1
MX6ReYydDMgr/U1JEiIbYwmpUWTHUyRjMLNnHA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QEw/0/xhteu9TssoDElm66gUloAgiCJvDezwNuv7k0sJQid8NncR0r1l6ZxkychYUoQIgIrzJ43F
dpAaEVEPuPAU7Vq1wwItP/+9hLDTifthzGvPGAu/ZgT9hSLYRGE6iQXWJPzeX0k2g5TAsSIpft2C
q1it5dV4LlvRhQgKaGbvvldvsN81h+1AMIa32VghTOVVcq+HbmJ44kls36GWHHIFum24yLChQBZ/
zZ15NSFj75cAhUIUb5UNr/83yqSPVUaPfD9g6ORatQ4NSFIyZsTr9HeAxrUTtnARutR5xmKGHqIC
xY5TcEzmIEjRP+tyEwyLp0WPR46X6OAE315aig==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PBU3IOumauHboJhMX6n/GgGMXEfI5zagnBupJTzHvLesjYPgWCo3FASzjBVtdeFbc01Y5F/hDtQ1
yIiq29KUYhA/aseKQFDG7y3wJDjBKh6aiZxQVth9NhQGR3AvYd5DYqTzTYnjOt6I5FXdP4IkH34J
HPbX5LBU/CoIf7kavZbOku9NXdbwzcjTTa/bYERzbK6EzyaLEhiM7tfYB5h2V2wjueV/wHZCjbno
Q5jN/Wdhu3obwAwJFSXqzAsXGTp1rrDaY0n7tEVw4iExQCW4e5XBAZ7yumgJRwG5kgDCZOtyFHh7
TF4a5WXuz3ZYpsHWbndE1aBvu+24baZZ5mrZ9w==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2288)
`protect data_block
2LI1gct92FwSH6k+Xh3uAxXpksw8yIbXkOyIhfWapS+nnsnwBMup2tz4mmix/jASBIdqaIHR3nRk
hfawIK5wyyto8tTwgrw6YbkSst0l2Pi+YqMojsidBez4b9MlHDAwzWjC5+Hbb1/q7MofUwtwEH7N
DwyeovbBvLH5nROXa+SOnXzNeftTZ/Zxp273qDnFrK7ZYizRQUKoXWDlDJAQjaN8+LBNMg7jxSoX
xXJSVa1JF6FrS1JCICY5sMTk8qIZLoZyPKcBgnI9Ex5mkYZ7FwO+f3VfmD8W75FTScow+6jwUUhs
cgBf8kAmtJj/wW55iVS54NIoevEnSCAaS2sSplUcQv/1Q9cl/KGxWKj3KPn/QicSRfAnQSYElygg
WVUyR1djbfz75iI9p73cWUW0u4OyESFlv25WDcyaZ2QADMA7xPyW9P2ZOm9NJVDNlEsRcRn8ry7v
VLdFllT0dCmeRmoFWj8Dl6kNjDTwyVO+HQpALZyFuFd4tRjqtK3zl0B9bMs8bFoRCEyMOm2ZBTKR
Ss9mlnnbonKI1UuyzghjgfI9XxGb0WenMa1S89r48to+i7IcY18J8V5dnTx0mK+GICcxp2s652zk
47VhgOVNKz0ojNmaQErdKqnv6wg96mi53uN01hzIlHx/c9CIKPX6PxtAMe/EcYWv6wmPemhchLid
Hp53WKbM5M5Po3ElDwhGRVVDma+9er8uBA6/glzfL5Djn+2XMfO+gVbEfPRHTkLrp77ulFj1pFZx
3X9OJ4VMr2qF+2JMgIUhUKXMVDVxB3ExfbFIxcSWYCxhSHVldYaDYOFU2POBEdx1INSC75GWCk2r
srw0DappxwQijIF0wretSYguKb6/ju5mitIOKhEvZ0vFULic2RpUTlsCYRvxa7PP3Nk/BhWPXQRg
ncLeBWRgR5+yxZorQqwA+6i9ytNfRy0wPSXmfw2CxphPbNCevDimb58O5mdMU4Lp61PY4zACiOsA
Q0xTPmm0FVLUIve09LefFP1v5bre2URe7u38eUErR+ypqDSDLjFaI/B2QxBsFHAMzSIGXkf8+gZ5
T9pa5+tJHgJUD+o8966P+v2GmTCFBZ2swjscwwt4WSsCq8gPrQ33gsTMT4+OjnvLqRvdvcpGztLk
ZYPdp89hQZzv7/JtVKevwGcxoiiw+A0vhU1s8ji58qu+7XzHi/8o+UAAlhJHSOC/G5+K3AtQWrN1
q6CrG/9P/86TRGuh+FspoZGC1e/aTaLZxljZ6v0NLF7cYlZPlTCoi7K60pjSvshwgGN0jqKHkL5m
JkJkH6N7zkqpnnLnjLGYJJ4QGeprSN/5jVid7wZzHhvtD/NIRvEY1pT20J48mKTwvDI9NGY3QVth
S1FvU6LR4EB5ezvdqzScDxqzkkcNDxGXPDmSYQze6ylEVrubCo7RFGlr1K/MbFa+80mZI4pAAXc+
VDxzoUbmpr223dDKTL64rijqBm8oKMm0wNMJYFeNOBVXi7JLkVmuYRg6y0GC5DJanrx8BG6albQR
51hX/eoY28Zy0uASdqKJI1FXRRf/RacgiW00tpKpKJRiPUkWKtnx2/QIQqFWY54sN5+lmr20EV2S
ng8jKb+Bb1hkquwqz12gyb9SB4jTMk4yze5qZ8F5XxS3U7NeguPlFRxdHkKjdehJQKNngI+tuL4p
PBP6ozbETz4golAXvt6CLdghaVxKUMjxsm9ZFQHlvI86i7m9LYPbFszwR2l5cKVc79XKlsxKbAru
iUgYFvczWH2Ne9Ydn2FsTtDy33JKzAFb5duLp7whM1vkm3BXZSereCq+dC5me/Vey2AV5lb9qWP+
VIVqEohV+34p26VC5xlmDdl4JRAxftQ081wVvef0glVp9o5wK2VEmHIRIqsopvSbA9E0B8f6VZfS
Wa3GIW6sWqfM1ACft6gawXgFgENyvQx6LYkCYGsNF/PeIME6JPS/kGcGBogeSMgASfyyFGIQ8r/d
B9RPqatLeZTNATSZ9Gqy4m+mtZNx0KQGftk13OLQlyZSVGqrkZNbi4mVDOKJuHiMitPc6Jtckvon
K6KFWy4zy0hpcnYhhiVJ66aUXfL6RWHn3HwsDdrJwmAmNaHFjEb7uhsaPKWJy2Bv9OmWmLT1JKgp
JKH1hu+pkJgzg5GpdrVh/DSMVRk8Lvu4tFIwoY04kzpE9Br5S+N7UnZQy8x/XX1Bds0WVvZqxcxT
LOf8OHGsXfZ8Z8dj7y61WVIwihZ/IguZ2U1TCRbyK2XFDnRX12ZYYc7WOYaqZryVDFSK+euWXJWd
Ek2+ACR+Ubk3Nwh2+YSty35LcAv+hi9U3dEmSHXvYUIFs6yiJIPglT/OwuO+wYsBbOuvw9dQoMYw
MA5ErrdvC2+Ilop5PI7BZnX8T9fcV/eCtwv83m78i/+bKhNSOlHgb/nlhqgT/mJTsXqtBUE0tI6w
40xFTrM4sS86r2JZ6ZJJflMwtCFElLz+B/7bjVaFKrXroNv2XO65kW0V+tjaqfO7dJIyysNFa59A
oVOBMKenb4nMSD52A/fW5cJN3HihRMkRy6SEuce60T4ePbrpskqeY73xUBxM+DDTZOJ+gvdXtJL7
qOL2vRruErz6u0GRKjB17griYuINjAJn6zf+htvwi7W5tfCYPVgXRrV6c1+t/oFASlOqKZ0V/INW
gOYVRCeaWTGxftP9JCkZH9ixIHfwNS9tERnU4HLOpIjw/A/OTT+HycpbvpSDK6QuqdIoBcRhtyAx
zQahV0mfx6DIGrtR26M3kOWVl4faPcWFpPxthtzLptfTbzhO6Mi3oQr/tZFFxYcXVfE9orDVuLAO
Sx5+/TwUtLWcyrQgqh6Z0eQy2BSTDJZjl/X7bmP6P6+wSiHk6GJoOLuAxOrvagEMdoh/Qs8rcX/t
3D3yy6ClEtjMEMtULaJgmipEb+VyUViu3s+tbolHJEK5it9g4OqcDqMZya7pecnGY0wFZXN4n6Q8
4Q15edbnc+EGF8SR6OMijQ2GKnNKFKeLzPN/qll8a3jKrsP4dKdX0ULaQe3yVNUUbW/fzkO6ogWN
rD5mxSAjKDs=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_lite_ipif is
  port (
    p_26_in : out STD_LOGIC;
    Bus_RNW_reg : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    AXI_Bus2IP_Reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    Dtre : in STD_LOGIC;
    \s_axi_rdata_i[7]_i_7\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \s_axi_rdata_i[7]_i_6\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i[7]_i_6_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i[6]_i_4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \cr_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC;
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in13_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[2]_i_2\ : in STD_LOGIC;
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_lite_ipif : entity is "axi_lite_ipif";
end zxnexys_zxrtc_0_0_axi_lite_ipif;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_lite_ipif is
begin
I_SLAVE_ATTACHMENT: entity work.zxnexys_zxrtc_0_0_slave_attachment
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg_reg => Bus_RNW_reg,
      Dtre => Dtre,
      E(0) => E(0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ => p_26_in,
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      Q(1 downto 0) => Q(1 downto 0),
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \cr_i_reg[2]\(0) => \cr_i_reg[2]\(0),
      \cr_i_reg[2]_0\ => \cr_i_reg[2]_0\,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg_0 => is_read_reg,
      is_write_reg_0 => is_write_reg,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg_0 => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i[6]_i_4_0\(5 downto 0) => \s_axi_rdata_i[6]_i_4\(5 downto 0),
      \s_axi_rdata_i[7]_i_6_0\(5 downto 0) => \s_axi_rdata_i[7]_i_6\(5 downto 0),
      \s_axi_rdata_i[7]_i_6_1\(4 downto 0) => \s_axi_rdata_i[7]_i_6_0\(4 downto 0),
      \s_axi_rdata_i[7]_i_7_0\(6 downto 0) => \s_axi_rdata_i[7]_i_7\(6 downto 0),
      \s_axi_rdata_i_reg[0]_0\ => \s_axi_rdata_i_reg[0]\,
      \s_axi_rdata_i_reg[0]_i_2_0\ => \s_axi_rdata_i_reg[0]_i_2\,
      \s_axi_rdata_i_reg[0]_i_2_1\ => \s_axi_rdata_i_reg[0]_i_2_0\,
      \s_axi_rdata_i_reg[1]_0\(0) => \s_axi_rdata_i_reg[1]\(0),
      \s_axi_rdata_i_reg[2]_i_2_0\ => \s_axi_rdata_i_reg[2]_i_2\,
      \s_axi_rdata_i_reg[3]_0\ => \s_axi_rdata_i_reg[3]\,
      \s_axi_rdata_i_reg[7]_0\(7 downto 0) => \s_axi_rdata_i_reg[7]\(7 downto 0),
      \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0) => \s_axi_rdata_i_reg[7]_i_2\(7 downto 0),
      \s_axi_rdata_i_reg[7]_i_2_1\(7 downto 0) => \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg_0 => s_axi_rvalid_i_reg,
      s_axi_wdata(4 downto 0) => s_axi_wdata(4 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_filter is
  port (
    scl_rising_edge0 : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    scl_rin_d1 : in STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    sda_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_filter : entity is "filter";
end zxnexys_zxrtc_0_0_filter;

architecture STRUCTURE of zxnexys_zxrtc_0_0_filter is
begin
SCL_DEBOUNCE: entity work.zxnexys_zxrtc_0_0_debounce
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scndry_out => scndry_out
    );
SDA_DEBOUNCE: entity work.zxnexys_zxrtc_0_0_debounce_9
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      s_axi_aclk => s_axi_aclk,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 is
  port (
    axi_controller_0_interface_aximm_BREADY : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    axi_controller_0_interface_aximm_RREADY : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \AWADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ARADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_data_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \timeout_reg[13]\ : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wr_ack : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    empty : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 : entity is "rtcc_axi_controller_0_0";
end zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_axi_controller
     port map (
      \ARADDR_reg[8]\(4 downto 0) => \ARADDR_reg[8]\(4 downto 0),
      \AWADDR_reg[8]\(4 downto 0) => \AWADDR_reg[8]\(4 downto 0),
      BREADY_reg => axi_controller_0_interface_aximm_BREADY,
      D(7 downto 0) => D(7 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      RREADY_reg => axi_controller_0_interface_aximm_RREADY,
      \WDATA_reg[9]\(9 downto 0) => \WDATA_reg[9]\(9 downto 0),
      clk_peripheral => clk_peripheral,
      dout(14 downto 0) => dout(14 downto 0),
      empty => empty,
      rd_en => rd_en,
      reset => reset,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      \timeout_reg[13]_0\ => \timeout_reg[13]\,
      wr_ack => wr_ack,
      \wr_data_reg[13]_0\(13 downto 0) => \wr_data_reg[13]\(13 downto 0),
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
J8hsXOmRB+1guZQ2Nk0FZtLfh0P7QqEmRQcydlibT4v+ngXD7jsvCIEtJxcHigapAHqwoJaC2icx
wq4NBXaaQasGuZhuyNe/PPpECB8ZuNqGrDCrJk0bbg9Xn1D8rIa7c+APa4oE8vr1M9Hu1SP/ZhDR
lHpqyiE4WDAnEzbwQyM=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
i63XFcrth7UMoNjIDtJFdvGg204MKqP2xKW7VwmSMHfeqk2BaemK2RTrTWPOn7C3AVjA+hTK4rOe
unOr54b81VJDRu8VjCOcuyAVp7FwHRazyh6O+w0+2qZ/ITwpiQMvYN5PSAxZXf4otGqTguW6o/3u
BF159CigMrxWBpLAfCMh8HhjAcZFlKq8BDFWpRTS32VnqkUHr5zaovcuetRE9KYUPdi2iipUJzL3
c2YeEdGBNrXlLXJkUm35AJr+p7hYldueR7RTJJ0zcjyoUAElJTrIpLxxZI3OK2sEsPlq4hySV/3l
QcBbYMfwy09MlwTkU/pvtJsRxhQV6WxHq7SXxw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RDQmlpcaT+HCd+1tYKm37UnwpPYv6X4YlDG2Ak6rJB9BafLB1qbTwItkV4W6M/1mgHOFS6ktffjn
cSIQt2i2Q5GzjNDarglbRP52NDHA7eaWQpIiPXnsDVSHZuYgzVLhrNz7LJ34j8xHOTsmdkLVjLlQ
EtV7DyiCqgJB2DKS5mI=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
K55/ElY2fz8rbuXXIoWjQxQ3b+VjopLPosX7f21HYlq1rpUzdKgjFt7ObQAbQx1YiOc8f9jXuM/m
zJBJTpngc6Qx1jpk4EUDFi2XNY9sAl30rz3CSjmOHJSQD3p8Ie3KdFgq/XSfxovcLGUavr7d1kOz
oWVSfP5Zufwy00wMgQpmlNFjD45ej6YaDWVZCCWEqSFAXFk+blS+0sfi50w7tcCEKgUwIU7mL2P7
AH+EdKUOqod5a7gdOIL71g23WA48QA1IzP2AcZYi1tWYwqm7jk4wiwxBEebeRZq9G+iOoKy1OCZe
WXQJke+ZnUGrSPhYdOreFVUfDPVT1ZUz6Qtvcw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jG1/RLqdb6ZvCa0CQPtlVwccI9kxjY1dGK59oHdEH2FJRkgAHZdDHNNysttliSit2WVZoA+z+WUK
sK8H2np17aGy97E/8N3IEQT06O5HUOlFY2gIeHRxwH5w/Hti8yl4Rk7Qi+uSLSCczFYOj8Yf18xA
VhHKm+k5wH81YevXTNvuT2x61PlfoPXX5n9mpGMFk0YLHucSW5y7GzkhGi/KXUhMA6QyFcLEaKjK
dMSB/BjkyqmL8sRXNdUeMVtBtOEtRBJd9RQ12yOExNLJ5uZ1dIZP8nS92kBezXuJ0E+bj3ty9TK6
63fhd0isCmFhFvYcYgABurHjoSJfzekRFPwSLg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WuqFbvQ9JrQcMxwtdgJ4DcdxQwbZGq3I7qgQS3edaltTAODYFwstPsyO7J7LQlFdCuZQKRlSgqHf
+DqlZ+vyt1eprUTgGrdUkhClGjO07AFu9v9qANT+vXY9YYtit9bByGCkJW0CYCuLK+MiuJTu/S0k
EW5iu9/nFRQFbESR5a75+S4IdJucZmOQTCwx0mnyJ4zK8Gg5amcBzq6p8L3hulVbD6Lo43Pg/LJ2
EVV7wrcR0F2PkSawbHqsUiV9IaLKZSUIoo2evpKc0kY2gJfHuIOxM91wfaReDgElF29R0+PBs85g
ssYxK1G97T5zcY367N/1Z+pIwB4ASTJaGG89BA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f/nmh0AZcA7x/XphJkLLgcY29zKD6ZcVJTCGpuke4IS7QD6Io+BjDIo2sZo1kgLDhTmr2XhaMLyn
UQtXksvxeDmxIvyehpLc8qOSAI7nk2+s1WcZNgI/+KEt6CKoabIZMn+OjKoUb/aD/Z/9h6uVN62q
KGZ5a5e46ZiWZFZcP3QsA1zRSI7c+pdglcBUa71VnIy0dY3S0wR66do9hB5ugToJvKEjRQJfn1LP
O6B/pVN4JjMoE6KQmEvu8dRlgw7igp+Lv/htZRh12MpFiZFyg6VeG2gasx48sWZ1SjTxhJCr6TbB
2rnDn9kJh9LMhRl+GO24cmbKWTfRx4bGAuBDDw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
sB6M6khQ/uuS2NXGvtnXy3EqGL5kDxMyFTIXCggphxKpYAWUro0jIYE0zHbgjn1Oct40Ig68YDad
1/V7bzQ+cBlwR7S37v9BtBy/XCeiqDOkr2QvhfPPcXMkS2tUSeY1pbXzETna8BNNh3jHRd8rBdvq
PKRBKnsuhBk7Aeawcj1VK+2KiKefeW1RIRlsU6sSoXcLSQK0vDLokJRdB6ysAvTYfCg5fy6LvCVu
kTYDOfyUkwr2VDOehRUVEKOsypqWQ0uzDy5jIk1KWUZ6LbQVB4/sBdO738X/rYpnlFJxFEXKPXWY
OdzxooePGEqXl8oI95pJyjzk94PgF2cXC+2t8kLSl/8gofQdLJhQzznjV3aVZeh27pQm97IPpNB/
lF1jGZZZAEMpQIn+NTtdBkMJyupUZjgJ2RK6Ai4UO1dr5p8Vm2eVv+3mYuW7+tJnOo6TZeGFasai
HeL5+WGyyKwOFKquEzu3cGlfqdX+W8lE6mFnAkA66KSxjPZjhilqNlya

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BkAOY1vsnAkqmm0eEA/wQWzBEMMfBuZMsoF+54mHrqGjQXAgVNcmruXtKEro44M5oTDZxv6OdWjd
/GPH3KDONusMi+v/6s8ivcJRYiXRnRWRCzR9FrCXFZON3/nDr9uMpjWgeR3DLXkKYguZTSq/RYdz
bJMZr+/CcNTfonh40oBQ6/qIjs5F262qKazE06lqRXaW7VVP9+rFFsNxl+aRzUHgTNxWmcaE6G4S
/l34hKNV24LrDcCdi/9klL38F1Z/GHc7ATT/zRxvtRCVdH4zoRX6M0ECVj4217qw40D0Z4TwLIK1
MX6ReYydDMgr/U1JEiIbYwmpUWTHUyRjMLNnHA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QEw/0/xhteu9TssoDElm66gUloAgiCJvDezwNuv7k0sJQid8NncR0r1l6ZxkychYUoQIgIrzJ43F
dpAaEVEPuPAU7Vq1wwItP/+9hLDTifthzGvPGAu/ZgT9hSLYRGE6iQXWJPzeX0k2g5TAsSIpft2C
q1it5dV4LlvRhQgKaGbvvldvsN81h+1AMIa32VghTOVVcq+HbmJ44kls36GWHHIFum24yLChQBZ/
zZ15NSFj75cAhUIUb5UNr/83yqSPVUaPfD9g6ORatQ4NSFIyZsTr9HeAxrUTtnARutR5xmKGHqIC
xY5TcEzmIEjRP+tyEwyLp0WPR46X6OAE315aig==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PBU3IOumauHboJhMX6n/GgGMXEfI5zagnBupJTzHvLesjYPgWCo3FASzjBVtdeFbc01Y5F/hDtQ1
yIiq29KUYhA/aseKQFDG7y3wJDjBKh6aiZxQVth9NhQGR3AvYd5DYqTzTYnjOt6I5FXdP4IkH34J
HPbX5LBU/CoIf7kavZbOku9NXdbwzcjTTa/bYERzbK6EzyaLEhiM7tfYB5h2V2wjueV/wHZCjbno
Q5jN/Wdhu3obwAwJFSXqzAsXGTp1rrDaY0n7tEVw4iExQCW4e5XBAZ7yumgJRwG5kgDCZOtyFHh7
TF4a5WXuz3ZYpsHWbndE1aBvu+24baZZ5mrZ9w==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2304)
`protect data_block
2LI1gct92FwSH6k+Xh3uAxXpksw8yIbXkOyIhfWapS+nnsnwBMup2tz4mmix/jASBIdqaIHR3nRk
hfawIK5wyyto8tTwgrw6YbkSst0l2Pi+YqMojsidBez4b9MlHDAwzWjC5+Hbb1/q7MofUwtwEH7N
DwyeovbBvLH5nROXa+RrGA1g2oM2WCuz0il/54UMBfbwKg6d2HYPhLT6PTQKY1NNL71QKKq8Vx9t
jdfGydhxSHktVVxGzC8+80egEoKW7/6skmD5gliFjogm57eIfqgmb3eJ4g9RmMqjsk+uuQQcMwPr
x9/ftRFb99rp0/IEko8Nxy0ch/N0GJmBi1Zb4PyRLraOtzCp6R4boIO2+s+Thxw1+3M9Fg4gv05y
bQdeQ39Yl2PIT37nRyRuerNicpXv7ZIV+4XIHUXNkEkYNx5EnpSZ1t6YQneGEThCSblZfwkw7gAZ
g8/TZTVYXlU9yvpEm6vZJgkdjcnLPLw5+r0IK5o4sXx6/ALoz+im64E8bOG0YyjBB9BIscF3dOHm
DnSIJV20EyoriiCzU2S9RvfDJUa4JWVJqugFdl9sOAAWKqj5q729eJnodNYaUC4JJvubSEnZNvrI
evJffBbBXxdWNhxtbeiNr89ytbeZbXrBJNHd4EmmOwxujiLx14AQCECzoQQ4t9KeMLjH8XNVWXY8
04a101o4oPxJpzU+tbvscj5zUhkBbdEIsaQp5m8e662+2xiVBLO4dtg7PHg8nD8E3Ou3fY8vL9Gn
1fynY0ngrp0Ub41xxHEK5AybYo/vQjh5fvhEb9siQp6+gcn6HCGbB19C5jGHXpx+9TJkmq7uCD7F
2UKYorn3KeNfi9sFoA0VKhNLPeGltPxv3o7E+xTZAycdjlUoDZrvPkwO3ndaFO8CG6SR6ayRqkc/
CjqrBeA4aXibslmQ0QnucGpVd041oo+fKOzaqBLYflEh30BPwUkGbl30sMx6i2HMLSVS+j1Ztz14
LkKhPiJMgTvBXmhMlXORsmpRVBl63tm4k2Oyi79ULxjGuf3n6uxZEY1EFKzV5XMgtqZP1sEoAxUV
QroAUwH8fN/ObUWojQmLhAfWGpAzid1bGdcl/EILffp6ZKWTRYrXSxaoRDjTZ4h2URHPVR9kYyEa
Vv72gGz+fph8XupCa8ueycJyh3p1uCxlMYpzJq/PeASMPcQVD9SlE94R2aptALN/I3psFIfUkfTR
9G1ywe6BwGiJGkNqEpERMFRFHJ9An7OBBBkZ1i4yCxk21KDK9eAUgSxtjniMakczx/fIMNfPpFVF
5DDewHgFUyW+yRSyNECNYK9I4zPTrQH9uNs6a1rnverbVDIP5RowVryX4wfhoJut/PqAkksRqdSz
vRRM/Q1eKx8qlm+Z2VRSZJZBo8Ctbp4iPwkm6OD5OngA0f+N+PXJ+bME4WZ0GSNyyeG3QZ9U33hF
xFABwnUzX8X7gMYkTqIQB1EQCS6Gq/acd6wSSOwoz42vn7PYDf5fnTaStP/Mk2etEWT4Z4xSFl3j
MQZJ4PT0TINbKNc44pEX2NwyoJzu0ikYRWNZG1Rox51zdFFkSMM7S6LRF6cj9paERR+1GZGQusbE
5j9je6zmKXDVgmFpWxQzC98TvTXSNz3qm9ynWizKK51akc6mDavKXKWO2E3G18mZjZe6zxjCipep
Bi1mKJdAPflnWVb6+nuzGGzdeijGvMzrdKZyuqEs3HmREd8uhOKuj1T0Gbk1DDFTCYYUHkbG3G6M
6zOEaplLP980N5fd7oqufDwYBbJ8edZfcbn82nNdV0uqrjREI5CL3q9YQ6eyRpEO2F8rpycK/b5t
jGkcVU5LZYd/Q2g3fwRoM2r30UVuEb2Yn5Acn1ryHe+q8fi55D10qjW3as0WXlnBrXkeO4WfKkXJ
bAY61wwYyKrUISAfi1GalkDVUWMd6P/5VLNTpB02jIT4TdDn6GKgPOykL8YuRbgm33rjv9JODoEp
ze9JlGcmeXX00SKkl5/XNW7kVmUITR6fAQ1jz4soj9H/DpDIQ0sNdqusuycOCqkiySQ7FfMqYRAd
EFkaj1JTprAGvZa6lfGzFBDSscEtvF+OjZodWYZF925QC7YYNR1/OSdZRFzN5s067mfcUMQiihNK
gzMbegBMdlmxTP+UlSbcyVncIgOyQDDCaDuZ93BxhY+drkjlkVaCMLMXtzhgfjg/1X7bf8UChNO1
pTtoq6dOsbSBJobvpjlXoxp3kTx/zh2yiKOPaIvGC6j1/hgCtw7diQJtHevhF4IvItkyrkthVhRr
ZnSuHy4AzR9jlmLDzWiJCmYV/hdQ0aZbVqpFLzU3ata0vR5hoXxah/qAY8G6d8BR2p3kK38wHlDK
KT/Z1sT9RfoCHl8pLjycC8569MyohSDEBDMqmqiL2kx58jVCN0gunJzePT6Kj/sB9BJF9dh8AfuU
ez6PTNaUFf2q/uZREpKIZEiX14um1aSzch12VfZOxRhfFkzG2GqKzCPS5IDXnNHYH1letFd2F2Lt
x/J+Eq+TtHAIXTIF1+6r3+bpo+eDvrsyaBePXLNfBg7i36cLvdeugw0loDpfFrQzI9RL0jJmikz0
KQ5GG/vlrj4fwdmJkaoZaDuHNgN9Zw+MAKnIjy4BbwO2zkuv3xMTiJCoHXyxIz+lJ4oCsgS+KDAg
m59JNdZNt7e6+l4JPeSMgOfUen1UeaXskDV6I9vVb53hmMBWz4Hi50wt112FWaUFL8z39efUkEVt
ggmzMEyMbnRdYAYjVuIQ9ock5WG7Iw+hmxYSOcB79myogk/wPptoHQOp8lZOwwjepGf6g5Tti6As
rmYuMicCi5ycNMHJM3NAJTIT5tnCAqE/I9HUynXTytqCbsrayF6ON5jF8QbKF9m6gj3btL9lOurq
YueALC7nQK7vZoMSALp9VpLi8jCrLsy1ksFImVPiZ5q0e40GChlwp5nPts2iJ7bR/yjkMSkAA+Bn
uBcZs98j4kCDt60/znstOqKCA616miFvO5bgggECrQYFQUif7gPKwreJLYZUuVwVg+gcQ+TjWCLh
3x/19+S1fRY1e5kXy3xDt/ZMkSNmIg82
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_ipif_ssp1 is
  port (
    Bus2IIC_Reset : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \RESET_FLOPS[3].RST_FLOPS\ : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \RESET_FLOPS[3].RST_FLOPS_0\ : out STD_LOGIC;
    ctrlFifoDin : out STD_LOGIC_VECTOR ( 0 to 1 );
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    Dtre : in STD_LOGIC;
    \s_axi_rdata_i[7]_i_7\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \s_axi_rdata_i[7]_i_6\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i[7]_i_6_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i[6]_i_4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    IIC2Bus_IntrEvent : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \cr_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC;
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    Msms_set : in STD_LOGIC;
    \RD_FIFO_CNTRL.ro_prev_i_reg\ : in STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[2]_i_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_ipif_ssp1 : entity is "axi_ipif_ssp1";
end zxnexys_zxrtc_0_0_axi_ipif_ssp1;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_ipif_ssp1 is
  signal AXI_Bus2IP_Reset : STD_LOGIC;
  signal AXI_Bus2IP_WrCE : STD_LOGIC_VECTOR ( 10 to 10 );
  signal AXI_IP2Bus_RdAck1 : STD_LOGIC;
  signal AXI_IP2Bus_RdAck2 : STD_LOGIC;
  signal AXI_IP2Bus_RdAck20 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck1 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck2 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck20 : STD_LOGIC;
  signal \^bus2iic_reset\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\ : STD_LOGIC;
  signal X_INTERRUPT_CONTROL_n_0 : STD_LOGIC;
  signal X_INTERRUPT_CONTROL_n_15 : STD_LOGIC;
  signal irpt_wrack : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in11_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in13_in : STD_LOGIC;
  signal p_1_in16_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal reset_trig0 : STD_LOGIC;
  signal sw_rst_cond : STD_LOGIC;
  signal sw_rst_cond_d1 : STD_LOGIC;
begin
  Bus2IIC_Reset <= \^bus2iic_reset\;
AXI_IP2Bus_RdAck1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_RdAck2,
      Q => AXI_IP2Bus_RdAck1,
      R => '0'
    );
AXI_IP2Bus_RdAck2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_RdAck20,
      Q => AXI_IP2Bus_RdAck2,
      R => '0'
    );
AXI_IP2Bus_WrAck1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_WrAck2,
      Q => AXI_IP2Bus_WrAck1,
      R => '0'
    );
AXI_IP2Bus_WrAck2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_WrAck20,
      Q => AXI_IP2Bus_WrAck2,
      R => '0'
    );
AXI_LITE_IPIF_I: entity work.zxnexys_zxrtc_0_0_axi_lite_ipif
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      Dtre => Dtre,
      E(0) => AXI_Bus2IP_WrCE(10),
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      Q(1 downto 0) => Q(1 downto 0),
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \cr_i_reg[2]\(0) => \cr_i_reg[2]\(0),
      \cr_i_reg[2]_0\ => \cr_i_reg[2]_0\,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg => is_read_reg,
      is_write_reg => is_write_reg,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      p_26_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i[6]_i_4\(5 downto 0) => \s_axi_rdata_i[6]_i_4\(5 downto 0),
      \s_axi_rdata_i[7]_i_6\(5 downto 0) => \s_axi_rdata_i[7]_i_6\(5 downto 0),
      \s_axi_rdata_i[7]_i_6_0\(4 downto 0) => \s_axi_rdata_i[7]_i_6_0\(4 downto 0),
      \s_axi_rdata_i[7]_i_7\(6 downto 0) => \s_axi_rdata_i[7]_i_7\(6 downto 0),
      \s_axi_rdata_i_reg[0]\ => X_INTERRUPT_CONTROL_n_0,
      \s_axi_rdata_i_reg[0]_i_2\ => \s_axi_rdata_i_reg[0]_i_2\,
      \s_axi_rdata_i_reg[0]_i_2_0\ => \s_axi_rdata_i_reg[0]_i_2_0\,
      \s_axi_rdata_i_reg[1]\(0) => \s_axi_rdata_i_reg[1]\(0),
      \s_axi_rdata_i_reg[2]_i_2\ => \s_axi_rdata_i_reg[2]_i_2\,
      \s_axi_rdata_i_reg[3]\ => \s_axi_rdata_i_reg[3]\,
      \s_axi_rdata_i_reg[7]\(7) => p_0_in17_in,
      \s_axi_rdata_i_reg[7]\(6) => p_0_in14_in,
      \s_axi_rdata_i_reg[7]\(5) => p_0_in11_in,
      \s_axi_rdata_i_reg[7]\(4) => p_0_in8_in,
      \s_axi_rdata_i_reg[7]\(3) => p_0_in5_in,
      \s_axi_rdata_i_reg[7]\(2) => p_0_in2_in,
      \s_axi_rdata_i_reg[7]\(1) => p_0_in0_in,
      \s_axi_rdata_i_reg[7]\(0) => X_INTERRUPT_CONTROL_n_15,
      \s_axi_rdata_i_reg[7]_i_2\(7 downto 0) => \s_axi_rdata_i_reg[7]_i_2\(7 downto 0),
      \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0) => \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid_i_reg,
      s_axi_wdata(4) => s_axi_wdata(5),
      s_axi_wdata(3 downto 0) => s_axi_wdata(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
X_INTERRUPT_CONTROL: entity work.zxnexys_zxrtc_0_0_interrupt_control
     port map (
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      E(0) => AXI_Bus2IP_WrCE(10),
      \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ => X_INTERRUPT_CONTROL_n_0,
      \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\(0) => \s_axi_rdata_i[6]_i_4\(0),
      IIC2Bus_IntrEvent(6 downto 0) => IIC2Bus_IntrEvent(6 downto 0),
      Q(7) => p_0_in17_in,
      Q(6) => p_0_in14_in,
      Q(5) => p_0_in11_in,
      Q(4) => p_0_in8_in,
      Q(3) => p_0_in5_in,
      Q(2) => p_0_in2_in,
      Q(1) => p_0_in0_in,
      Q(0) => X_INTERRUPT_CONTROL_n_15,
      SR(0) => \^bus2iic_reset\,
      irpt_wrack => irpt_wrack,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      p_26_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(7 downto 0) => s_axi_wdata(7 downto 0)
    );
X_SOFT_RESET: entity work.zxnexys_zxrtc_0_0_soft_reset
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      Bus2IIC_Reset => \^bus2iic_reset\,
      Msms_set => Msms_set,
      \RD_FIFO_CNTRL.ro_prev_i_reg\ => \RD_FIFO_CNTRL.ro_prev_i_reg\,
      \RESET_FLOPS[3].RST_FLOPS_0\ => \RESET_FLOPS[3].RST_FLOPS\,
      \RESET_FLOPS[3].RST_FLOPS_1\ => \RESET_FLOPS[3].RST_FLOPS_0\,
      Tx_fifo_rst => Tx_fifo_rst,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_wdata(1 downto 0) => s_axi_wdata(9 downto 8),
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
J8hsXOmRB+1guZQ2Nk0FZtLfh0P7QqEmRQcydlibT4v+ngXD7jsvCIEtJxcHigapAHqwoJaC2icx
wq4NBXaaQasGuZhuyNe/PPpECB8ZuNqGrDCrJk0bbg9Xn1D8rIa7c+APa4oE8vr1M9Hu1SP/ZhDR
lHpqyiE4WDAnEzbwQyM=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
i63XFcrth7UMoNjIDtJFdvGg204MKqP2xKW7VwmSMHfeqk2BaemK2RTrTWPOn7C3AVjA+hTK4rOe
unOr54b81VJDRu8VjCOcuyAVp7FwHRazyh6O+w0+2qZ/ITwpiQMvYN5PSAxZXf4otGqTguW6o/3u
BF159CigMrxWBpLAfCMh8HhjAcZFlKq8BDFWpRTS32VnqkUHr5zaovcuetRE9KYUPdi2iipUJzL3
c2YeEdGBNrXlLXJkUm35AJr+p7hYldueR7RTJJ0zcjyoUAElJTrIpLxxZI3OK2sEsPlq4hySV/3l
QcBbYMfwy09MlwTkU/pvtJsRxhQV6WxHq7SXxw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RDQmlpcaT+HCd+1tYKm37UnwpPYv6X4YlDG2Ak6rJB9BafLB1qbTwItkV4W6M/1mgHOFS6ktffjn
cSIQt2i2Q5GzjNDarglbRP52NDHA7eaWQpIiPXnsDVSHZuYgzVLhrNz7LJ34j8xHOTsmdkLVjLlQ
EtV7DyiCqgJB2DKS5mI=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
K55/ElY2fz8rbuXXIoWjQxQ3b+VjopLPosX7f21HYlq1rpUzdKgjFt7ObQAbQx1YiOc8f9jXuM/m
zJBJTpngc6Qx1jpk4EUDFi2XNY9sAl30rz3CSjmOHJSQD3p8Ie3KdFgq/XSfxovcLGUavr7d1kOz
oWVSfP5Zufwy00wMgQpmlNFjD45ej6YaDWVZCCWEqSFAXFk+blS+0sfi50w7tcCEKgUwIU7mL2P7
AH+EdKUOqod5a7gdOIL71g23WA48QA1IzP2AcZYi1tWYwqm7jk4wiwxBEebeRZq9G+iOoKy1OCZe
WXQJke+ZnUGrSPhYdOreFVUfDPVT1ZUz6Qtvcw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jG1/RLqdb6ZvCa0CQPtlVwccI9kxjY1dGK59oHdEH2FJRkgAHZdDHNNysttliSit2WVZoA+z+WUK
sK8H2np17aGy97E/8N3IEQT06O5HUOlFY2gIeHRxwH5w/Hti8yl4Rk7Qi+uSLSCczFYOj8Yf18xA
VhHKm+k5wH81YevXTNvuT2x61PlfoPXX5n9mpGMFk0YLHucSW5y7GzkhGi/KXUhMA6QyFcLEaKjK
dMSB/BjkyqmL8sRXNdUeMVtBtOEtRBJd9RQ12yOExNLJ5uZ1dIZP8nS92kBezXuJ0E+bj3ty9TK6
63fhd0isCmFhFvYcYgABurHjoSJfzekRFPwSLg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WuqFbvQ9JrQcMxwtdgJ4DcdxQwbZGq3I7qgQS3edaltTAODYFwstPsyO7J7LQlFdCuZQKRlSgqHf
+DqlZ+vyt1eprUTgGrdUkhClGjO07AFu9v9qANT+vXY9YYtit9bByGCkJW0CYCuLK+MiuJTu/S0k
EW5iu9/nFRQFbESR5a75+S4IdJucZmOQTCwx0mnyJ4zK8Gg5amcBzq6p8L3hulVbD6Lo43Pg/LJ2
EVV7wrcR0F2PkSawbHqsUiV9IaLKZSUIoo2evpKc0kY2gJfHuIOxM91wfaReDgElF29R0+PBs85g
ssYxK1G97T5zcY367N/1Z+pIwB4ASTJaGG89BA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f/nmh0AZcA7x/XphJkLLgcY29zKD6ZcVJTCGpuke4IS7QD6Io+BjDIo2sZo1kgLDhTmr2XhaMLyn
UQtXksvxeDmxIvyehpLc8qOSAI7nk2+s1WcZNgI/+KEt6CKoabIZMn+OjKoUb/aD/Z/9h6uVN62q
KGZ5a5e46ZiWZFZcP3QsA1zRSI7c+pdglcBUa71VnIy0dY3S0wR66do9hB5ugToJvKEjRQJfn1LP
O6B/pVN4JjMoE6KQmEvu8dRlgw7igp+Lv/htZRh12MpFiZFyg6VeG2gasx48sWZ1SjTxhJCr6TbB
2rnDn9kJh9LMhRl+GO24cmbKWTfRx4bGAuBDDw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
sB6M6khQ/uuS2NXGvtnXy3EqGL5kDxMyFTIXCggphxKpYAWUro0jIYE0zHbgjn1Oct40Ig68YDad
1/V7bzQ+cBlwR7S37v9BtBy/XCeiqDOkr2QvhfPPcXMkS2tUSeY1pbXzETna8BNNh3jHRd8rBdvq
PKRBKnsuhBk7Aeawcj1VK+2KiKefeW1RIRlsU6sSoXcLSQK0vDLokJRdB6ysAvTYfCg5fy6LvCVu
kTYDOfyUkwr2VDOehRUVEKOsypqWQ0uzDy5jIk1KWUZ6LbQVB4/sBdO738X/rYpnlFJxFEXKPXWY
OdzxooePGEqXl8oI95pJyjzk94PgF2cXC+2t8kLSl/8gofQdLJhQzznjV3aVZeh27pQm97IPpNB/
lF1jGZZZAEMpQIn+NTtdBkMJyupUZjgJ2RK6Ai4UO1dr5p8Vm2eVv+3mYuW7+tJnOo6TZeGFasai
HeL5+WGyyKwOFKquEzu3cGlfqdX+W8lE6mFnAkA66KSxjPZjhilqNlya

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BkAOY1vsnAkqmm0eEA/wQWzBEMMfBuZMsoF+54mHrqGjQXAgVNcmruXtKEro44M5oTDZxv6OdWjd
/GPH3KDONusMi+v/6s8ivcJRYiXRnRWRCzR9FrCXFZON3/nDr9uMpjWgeR3DLXkKYguZTSq/RYdz
bJMZr+/CcNTfonh40oBQ6/qIjs5F262qKazE06lqRXaW7VVP9+rFFsNxl+aRzUHgTNxWmcaE6G4S
/l34hKNV24LrDcCdi/9klL38F1Z/GHc7ATT/zRxvtRCVdH4zoRX6M0ECVj4217qw40D0Z4TwLIK1
MX6ReYydDMgr/U1JEiIbYwmpUWTHUyRjMLNnHA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QEw/0/xhteu9TssoDElm66gUloAgiCJvDezwNuv7k0sJQid8NncR0r1l6ZxkychYUoQIgIrzJ43F
dpAaEVEPuPAU7Vq1wwItP/+9hLDTifthzGvPGAu/ZgT9hSLYRGE6iQXWJPzeX0k2g5TAsSIpft2C
q1it5dV4LlvRhQgKaGbvvldvsN81h+1AMIa32VghTOVVcq+HbmJ44kls36GWHHIFum24yLChQBZ/
zZ15NSFj75cAhUIUb5UNr/83yqSPVUaPfD9g6ORatQ4NSFIyZsTr9HeAxrUTtnARutR5xmKGHqIC
xY5TcEzmIEjRP+tyEwyLp0WPR46X6OAE315aig==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PBU3IOumauHboJhMX6n/GgGMXEfI5zagnBupJTzHvLesjYPgWCo3FASzjBVtdeFbc01Y5F/hDtQ1
yIiq29KUYhA/aseKQFDG7y3wJDjBKh6aiZxQVth9NhQGR3AvYd5DYqTzTYnjOt6I5FXdP4IkH34J
HPbX5LBU/CoIf7kavZbOku9NXdbwzcjTTa/bYERzbK6EzyaLEhiM7tfYB5h2V2wjueV/wHZCjbno
Q5jN/Wdhu3obwAwJFSXqzAsXGTp1rrDaY0n7tEVw4iExQCW4e5XBAZ7yumgJRwG5kgDCZOtyFHh7
TF4a5WXuz3ZYpsHWbndE1aBvu+24baZZ5mrZ9w==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2208)
`protect data_block
2LI1gct92FwSH6k+Xh3uAxXpksw8yIbXkOyIhfWapS+nnsnwBMup2tz4mmix/jASBIdqaIHR3nRk
hfawIK5wyyto8tTwgrw6YbkSst0l2Pi+YqMojsidBez4b9MlHDAwzWjC5+Hbb1/q7MofUwtwEH7N
DwyeovbBvLH5nROXa+ToDzBMu2J74QWRMjI2MIT0QCQ2tvCa/gGCeht1FcodVBy2HDZ0Th/SHmt2
yk+/jk2jGQi1LDvNHwzfAD54iDiGOZEJdj+eRysGbPG8zsZq4qe7FFBk0neUY1Fq6ofDVLIu06RY
nHZKgywlOJgWU8zwy6dYxt8gXqrGCLcgw8XJGylemSvHKbfUQ52Xg+mjtGC9Lbi4JzaF0bzqxMB3
vCx72TqioQez4a51D/9987tWS0MHohTQ1BL5gQUwfMD5ZlUB/WrpcSxD7QxR0i/33O9pXOTd4ls4
IkAQ4ZDSsz9PMbxc5NMhmMz5/Jn2Ox8/+1rXJfz0BuMIc+xYXm3OQBH/Ic1AdPPrFEXooqRTVZrz
SsynJ5d+V3qyms0kTj6IY1VxUUWysuKWZy7q6Ro14mXqcN3pJBUulkyDwL7NQpGTK53vjennowuj
D/xt+Pv7j9wLdqv7xUmqVUDJzHMPi2F+4KONFMJQdlm0CPHI30zr1BMwWvsJcjdznU+Li6zyrVhi
1TzBkNyhuyUSMS9+0Q7OIjPyd1Tvefop8VMnbp+N0RMoCxYX7IWfXVE2c6+2ED3Hd9ARw8eD/Ipc
ZgukHJopTcScaoaSXEmT7ecNGVsxET19tFPbhGw7IcTYJwiUqa6rre4FOobV94ef3fnBiIdt2fFC
id/9Len9qIIiAJeXGsbJKP5m4L4nWvBHNCmLlHKamB422GrfbcsvY8kWZon2nCHue2lP8SvgMTZj
tkg+3MLQeIvBsely/GgI8N4gxeXVYZJyhSHXXjC2qR4iodEi8tgTHcpf3JukptGfAakSlJnb37sj
Isb65j5shThdk5EAS/BZ2eVUfK6QNA8Cj9uBZ2TuQJ5c8QiTUcuc963F6tACeAtg0IAb0Ywx98nW
iK8gBO9J5TdPE5d57boDFfBocUUwjCgwfsUUHcu/ffcaKQA3mqLqaeU7BptmhEjX8sdXI4CRH8d/
jehnntv9n4HkmAewZdudEU65YeJGXB+JTfesRhuM1VaaT46qB3+j3AAaBvVqtlJyOCtXUS3QpHZq
9jNpTjDN/kNOow28lnweZfZjmebbXJ9wuiUwYIfyLws994olyuv2tqAinEsLO4102P942JETma1I
17Kp+AafQKscLXbXeijtAhbrsZlUyFfSvz2x5J7L8FbBwdndL1GPYyg0qSRB5o9H8OalkpQlfUb6
itMMltvMhUXX9+c+MHXQLTuffFqLWon7qmNBLBl11owTRogJaCQMbtLRi7Hw0MnGGDZLbc8IhY9u
c3ZA/ANkVQCndqCufmwC8fyhXjsVZFQgIsKQtfJ2r4z3lhQZ7L/IbHLFThTbaS5MBtVr3RGxVZud
aGUGA7m6yGL2LO3d8ZqxmjFv0NUAzdCHPVbaCQxMS01sCqCQ2IdiI27ikJh5x8TLFVxNcbiUDGqC
nZrcAk2MqIHBirWH4/S/ZNvMSorhot1ZFpII2jA1OVfQPi3+LQDfdrWm54zBg9O8PO/sqgA7270b
w7WW49jPGtZF2pllEH5v3v1KCw4+ppBU2CNhCsoML9q5Fk2MNC+uFPXSep53rOuGcKBuDK02Zotp
j832T+nmj16djLWVA3Cg/PheOGjFq3y8fUGvTN+pIVmbBI+CHJ+hMhe3R50mj2PzxqF5q8EkN4AG
le0NG9l0VzXswRAL5+MNu9wIMdFKWDQUPoDVTghnqQ8FSlPGMDoy/O9X6Eoc/HBkxhoBf+4a4huH
lLFt1pETVF3n/ZS7fk9dJ+AaD1kwKEPDJBeXDnSKkDTG41fBruABNDF9KVmsXys207sgkl61kDxP
dObSnmOtIEilIrvrVjej5ajqe87TVWh0DzPbvz6mMs8vw3O0gyivVCwTytXqtPQFvk8CnDM6UGTc
1Yh/ih2CFxsG2opsl5TuqR8tv9pHHmhy20pgOFPwkYd7qr2FaEH1qw2IIN74XSVNKXr8+pXKiVaQ
K1ahTPSvD9KjTJZyRz/O6n90aD4dThvnx0FY1N/6KOt7T+0oNgkisWh4vhnfuzh4kxKDCJoTJvFY
mXC3ews30ThV2oztgry71I8dGNexupmPb2M0YinauQpU1ltEY4LPPDD30gA9CqDhSpPsIGPupis4
05ntxH0ASc2Cb1aXsdBlbBvscaDivpCCSGdSbRuvygcnDIhb7gO8/NHfObEqMwuyaRtUC1JURjWl
aQyZkoEZiHdE7tw0uK5aHnSukqMriX8aKV6cbCbR3H6QSkovBdeusXoVy55W07iQEdI82BYnQ3Q2
2ICw7gT3sfCeuSvlwB/JxQpFycr24F8X3IV4q7M2cRTyYBTg2sbSzf/Vg0pHLL1F7axi/avnJmYD
jgSsKXhzNVkTyB2q4v6O8c4KjIsZWM5IZWqVxSyNjdcZ0Dlqjn3PWwHl9bIyqADzW5AUvH2Pzhlo
5aQRBhjuSLx6puKN+cfAM5iPz2maCzRwcDPfoWfo8auGzaR1YVchv4MCRRmeXHzaxZDrW6O8vFTX
xJ3xR5KCxHlXguBzMFyeHTE45VaXmij3YNLFAph++h6/iBS6sNuugrim+TXeZMvotgKn22CJ54gt
A9WITdZSv9zZHoKXJ57YEjZk/TChW+eX1GZTHRDpaLpeDO8qabI4nNdF6VOlC6IwJjkTotIh74nn
h0OlUZ1g286mQwfQ6MR531zliIcCfao8iE9FBY6Oq/yiafGWEEGR+Ti56/CWwr6iGLw6MrgiiPoe
8svd4svNAN8Tfs6vX55jkHHFwzk0/oug+36Qx9lEAhlX03Vi+6g9b0Py
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_iic is
  port (
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 9 downto 0 );
    scl_i : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_iic : entity is "iic";
end zxnexys_zxrtc_0_0_iic;

architecture STRUCTURE of zxnexys_zxrtc_0_0_iic is
  signal Aas : STD_LOGIC;
  signal Abgc : STD_LOGIC;
  signal Al : STD_LOGIC;
  signal Bb : STD_LOGIC;
  signal Bus2IIC_Addr : STD_LOGIC_VECTOR ( 2 to 3 );
  signal Bus2IIC_RdCE : STD_LOGIC_VECTOR ( 3 to 3 );
  signal Bus2IIC_Reset : STD_LOGIC;
  signal Bus2IIC_WrCE : STD_LOGIC_VECTOR ( 0 to 17 );
  signal \CLKCNT/q_int_reg\ : STD_LOGIC_VECTOR ( 0 to 8 );
  signal Cr : STD_LOGIC_VECTOR ( 0 to 7 );
  signal D : STD_LOGIC;
  signal DYN_MASTER_I_n_6 : STD_LOGIC;
  signal DYN_MASTER_I_n_7 : STD_LOGIC;
  signal D_1 : STD_LOGIC;
  signal Data_i2c : STD_LOGIC_VECTOR ( 0 to 7 );
  signal Dtre : STD_LOGIC;
  signal FILTER_I_n_2 : STD_LOGIC;
  signal FILTER_I_n_4 : STD_LOGIC;
  signal IIC2Bus_IntrEvent : STD_LOGIC_VECTOR ( 0 to 7 );
  signal IIC_CONTROL_I_n_26 : STD_LOGIC;
  signal IIC_CONTROL_I_n_27 : STD_LOGIC;
  signal IIC_CONTROL_I_n_28 : STD_LOGIC;
  signal IIC_CONTROL_I_n_8 : STD_LOGIC;
  signal Msms_set : STD_LOGIC;
  signal New_rcv_dta : STD_LOGIC;
  signal READ_FIFO_I_n_11 : STD_LOGIC;
  signal READ_FIFO_I_n_12 : STD_LOGIC;
  signal REG_INTERFACE_I_n_28 : STD_LOGIC;
  signal REG_INTERFACE_I_n_32 : STD_LOGIC;
  signal REG_INTERFACE_I_n_33 : STD_LOGIC;
  signal REG_INTERFACE_I_n_35 : STD_LOGIC;
  signal REG_INTERFACE_I_n_36 : STD_LOGIC;
  signal REG_INTERFACE_I_n_37 : STD_LOGIC;
  signal REG_INTERFACE_I_n_38 : STD_LOGIC;
  signal REG_INTERFACE_I_n_39 : STD_LOGIC;
  signal REG_INTERFACE_I_n_48 : STD_LOGIC;
  signal REG_INTERFACE_I_n_49 : STD_LOGIC;
  signal REG_INTERFACE_I_n_50 : STD_LOGIC;
  signal REG_INTERFACE_I_n_59 : STD_LOGIC;
  signal REG_INTERFACE_I_n_60 : STD_LOGIC;
  signal REG_INTERFACE_I_n_61 : STD_LOGIC;
  signal REG_INTERFACE_I_n_69 : STD_LOGIC;
  signal REG_INTERFACE_I_n_70 : STD_LOGIC;
  signal REG_INTERFACE_I_n_71 : STD_LOGIC;
  signal REG_INTERFACE_I_n_77 : STD_LOGIC;
  signal REG_INTERFACE_I_n_78 : STD_LOGIC;
  signal REG_INTERFACE_I_n_82 : STD_LOGIC;
  signal REG_INTERFACE_I_n_83 : STD_LOGIC;
  signal REG_INTERFACE_I_n_84 : STD_LOGIC;
  signal REG_INTERFACE_I_n_85 : STD_LOGIC;
  signal REG_INTERFACE_I_n_86 : STD_LOGIC;
  signal REG_INTERFACE_I_n_88 : STD_LOGIC;
  signal REG_INTERFACE_I_n_89 : STD_LOGIC;
  signal Rc_Data_Exists : STD_LOGIC;
  signal Rc_fifo_data : STD_LOGIC_VECTOR ( 0 to 7 );
  signal Rc_fifo_full : STD_LOGIC;
  signal Rc_fifo_rd : STD_LOGIC;
  signal Rc_fifo_rd_d : STD_LOGIC;
  signal Rc_fifo_wr : STD_LOGIC;
  signal Rc_fifo_wr0 : STD_LOGIC;
  signal Rc_fifo_wr_d : STD_LOGIC;
  signal Rdy_new_xmt : STD_LOGIC;
  signal Ro_prev : STD_LOGIC;
  signal Srw : STD_LOGIC;
  signal Timing_param_thddat : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal Timing_param_tlow : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal Timing_param_tsusta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Timing_param_tsusto : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Tx_data_exists_sgl : STD_LOGIC;
  signal Tx_fifo_data_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Tx_fifo_full : STD_LOGIC;
  signal Tx_fifo_rd : STD_LOGIC;
  signal Tx_fifo_rd_d : STD_LOGIC;
  signal Tx_fifo_rst : STD_LOGIC;
  signal Tx_fifo_wr : STD_LOGIC;
  signal Tx_fifo_wr_d : STD_LOGIC;
  signal Tx_under_prev : STD_LOGIC;
  signal Txer : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_0 : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_3 : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_4 : STD_LOGIC;
  signal WRITE_FIFO_I_n_10 : STD_LOGIC;
  signal WRITE_FIFO_I_n_12 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_17 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_21 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_3 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_8 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_9 : STD_LOGIC;
  signal ackDataState : STD_LOGIC;
  signal callingReadAccess : STD_LOGIC;
  signal cr_txModeSelect_clr : STD_LOGIC;
  signal cr_txModeSelect_set : STD_LOGIC;
  signal ctrlFifoDin : STD_LOGIC_VECTOR ( 0 to 1 );
  signal dynamic_MSMS : STD_LOGIC_VECTOR ( 0 to 1 );
  signal earlyAckDataState : STD_LOGIC;
  signal earlyAckHdr : STD_LOGIC;
  signal firstDynStartSeen : STD_LOGIC;
  signal new_rcv_dta_d1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 6 to 6 );
  signal p_1_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in3_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_3_in : STD_LOGIC;
  signal rdCntrFrmTxFifo : STD_LOGIC;
  signal rdCntrFrmTxFifo0 : STD_LOGIC;
  signal rxCntDone : STD_LOGIC;
  signal scl_clean : STD_LOGIC;
  signal scl_rin_d1 : STD_LOGIC;
  signal scl_rising_edge0 : STD_LOGIC;
  signal sda_clean : STD_LOGIC;
  signal sda_rin_d1 : STD_LOGIC;
  signal shift_reg_ld : STD_LOGIC;
  signal sr_i : STD_LOGIC_VECTOR ( 1 to 6 );
begin
DYN_MASTER_I: entity work.zxnexys_zxrtc_0_0_dynamic_master
     port map (
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      ackDataState => ackDataState,
      callingReadAccess => callingReadAccess,
      callingReadAccess_reg_0 => DYN_MASTER_I_n_7,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      earlyAckDataState => earlyAckDataState,
      earlyAckHdr => earlyAckHdr,
      firstDynStartSeen => firstDynStartSeen,
      firstDynStartSeen_reg_0 => REG_INTERFACE_I_n_33,
      p_3_in => p_3_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      rdCntrFrmTxFifo0 => rdCntrFrmTxFifo0,
      rdCntrFrmTxFifo_reg_0 => DYN_MASTER_I_n_6,
      rxCntDone => rxCntDone,
      s_axi_aclk => s_axi_aclk
    );
FILTER_I: entity work.zxnexys_zxrtc_0_0_filter
     port map (
      D(0) => FILTER_I_n_4,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => FILTER_I_n_2,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => sda_clean,
      Q(0) => IIC_CONTROL_I_n_27,
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scndry_out => scl_clean,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
IIC_CONTROL_I: entity work.zxnexys_zxrtc_0_0_iic_control
     port map (
      Aas => Aas,
      Abgc => Abgc,
      Bb => Bb,
      D(3) => Al,
      D(2) => Txer,
      D(1) => p_1_in,
      D(0) => IIC_CONTROL_I_n_8,
      Dtre => Dtre,
      E(0) => Bus2IIC_WrCE(0),
      \FSM_onehot_scl_state[9]_i_5\(2) => REG_INTERFACE_I_n_48,
      \FSM_onehot_scl_state[9]_i_5\(1) => REG_INTERFACE_I_n_49,
      \FSM_onehot_scl_state[9]_i_5\(0) => REG_INTERFACE_I_n_50,
      \FSM_onehot_scl_state_reg[5]_0\(2) => REG_INTERFACE_I_n_59,
      \FSM_onehot_scl_state_reg[5]_0\(1) => REG_INTERFACE_I_n_60,
      \FSM_onehot_scl_state_reg[5]_0\(0) => REG_INTERFACE_I_n_61,
      \FSM_onehot_scl_state_reg[5]_1\(2) => REG_INTERFACE_I_n_69,
      \FSM_onehot_scl_state_reg[5]_1\(1) => REG_INTERFACE_I_n_70,
      \FSM_onehot_scl_state_reg[5]_1\(0) => REG_INTERFACE_I_n_71,
      \FSM_onehot_scl_state_reg[6]_0\(1) => IIC_CONTROL_I_n_27,
      \FSM_onehot_scl_state_reg[6]_0\(0) => IIC_CONTROL_I_n_28,
      \FSM_onehot_scl_state_reg[7]_0\(0) => FILTER_I_n_4,
      \LEVEL_1_GEN.master_sda_reg_0\ => REG_INTERFACE_I_n_36,
      Msms_set => Msms_set,
      New_rcv_dta => New_rcv_dta,
      Q(4) => Cr(1),
      Q(3) => Cr(2),
      Q(2) => Cr(4),
      Q(1) => Cr(5),
      Q(0) => Cr(7),
      Rc_fifo_wr0 => Rc_fifo_wr0,
      Rdy_new_xmt => Rdy_new_xmt,
      Ro_prev => Ro_prev,
      S(2) => REG_INTERFACE_I_n_37,
      S(1) => REG_INTERFACE_I_n_38,
      S(0) => REG_INTERFACE_I_n_39,
      Tx_data_exists_sgl => Tx_data_exists_sgl,
      Tx_fifo_data_0(6 downto 0) => Tx_fifo_data_0(7 downto 1),
      Tx_under_prev => Tx_under_prev,
      \WDATA_reg[2]\(0) => IIC_CONTROL_I_n_26,
      ackDataState => ackDataState,
      \cr_i_reg[5]\ => WRITE_FIFO_I_n_10,
      \cr_i_reg[5]_0\ => REG_INTERFACE_I_n_77,
      \data_i2c_i_reg[7]_0\(7) => Data_i2c(0),
      \data_i2c_i_reg[7]_0\(6) => Data_i2c(1),
      \data_i2c_i_reg[7]_0\(5) => Data_i2c(2),
      \data_i2c_i_reg[7]_0\(4) => Data_i2c(3),
      \data_i2c_i_reg[7]_0\(3) => Data_i2c(4),
      \data_i2c_i_reg[7]_0\(2) => Data_i2c(5),
      \data_i2c_i_reg[7]_0\(1) => Data_i2c(6),
      \data_i2c_i_reg[7]_0\(0) => Data_i2c(7),
      \data_int_reg[0]\ => sda_clean,
      \data_int_reg[0]_0\(0) => \p_2_in__0\(0),
      detect_stop_reg_0 => FILTER_I_n_2,
      dynamic_MSMS(0) => dynamic_MSMS(0),
      earlyAckDataState => earlyAckDataState,
      earlyAckHdr => earlyAckHdr,
      new_rcv_dta_d1 => new_rcv_dta_d1,
      \q_int_reg[0]\(8) => \CLKCNT/q_int_reg\(0),
      \q_int_reg[0]\(7) => \CLKCNT/q_int_reg\(1),
      \q_int_reg[0]\(6) => \CLKCNT/q_int_reg\(2),
      \q_int_reg[0]\(5) => \CLKCNT/q_int_reg\(3),
      \q_int_reg[0]\(4) => \CLKCNT/q_int_reg\(4),
      \q_int_reg[0]\(3) => \CLKCNT/q_int_reg\(5),
      \q_int_reg[0]\(2) => \CLKCNT/q_int_reg\(6),
      \q_int_reg[0]\(1) => \CLKCNT/q_int_reg\(7),
      \q_int_reg[0]\(0) => \CLKCNT/q_int_reg\(8),
      \q_int_reg[8]\ => REG_INTERFACE_I_n_35,
      rxCntDone => rxCntDone,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(0) => s_axi_wdata(2),
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scl_t => scl_t,
      scndry_out => scl_clean,
      sda_rin_d1 => sda_rin_d1,
      sda_t => sda_t,
      shift_reg_ld => shift_reg_ld,
      srw_i_reg_0(0) => Srw
    );
READ_FIFO_I: entity work.zxnexys_zxrtc_0_0_SRL_FIFO
     port map (
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_89,
      \Addr_Counters[0].MUXCY_L_I_1\ => REG_INTERFACE_I_n_88,
      \Addr_Counters[1].FDRE_I_0\ => READ_FIFO_I_n_12,
      \Addr_Counters[3].FDRE_I_0\ => READ_FIFO_I_n_11,
      Bus2IIC_Reset => Bus2IIC_Reset,
      D(1) => p_0_out(6),
      D(0) => Rc_fifo_full,
      D_0 => D,
      \FIFO_RAM[0].SRL16E_I_0\(7) => Data_i2c(0),
      \FIFO_RAM[0].SRL16E_I_0\(6) => Data_i2c(1),
      \FIFO_RAM[0].SRL16E_I_0\(5) => Data_i2c(2),
      \FIFO_RAM[0].SRL16E_I_0\(4) => Data_i2c(3),
      \FIFO_RAM[0].SRL16E_I_0\(3) => Data_i2c(4),
      \FIFO_RAM[0].SRL16E_I_0\(2) => Data_i2c(5),
      \FIFO_RAM[0].SRL16E_I_0\(1) => Data_i2c(6),
      \FIFO_RAM[0].SRL16E_I_0\(0) => Data_i2c(7),
      Q(3) => p_1_in3_in,
      Q(2) => p_1_in2_in,
      Q(1) => p_1_in_0,
      Q(0) => REG_INTERFACE_I_n_82,
      Rc_Data_Exists => Rc_Data_Exists,
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Rc_fifo_rd => Rc_fifo_rd,
      Rc_fifo_rd_d => Rc_fifo_rd_d,
      Rc_fifo_wr => Rc_fifo_wr,
      Rc_fifo_wr_d => Rc_fifo_wr_d,
      s_axi_aclk => s_axi_aclk
    );
REG_INTERFACE_I: entity work.zxnexys_zxrtc_0_0_reg_interface
     port map (
      Aas => Aas,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(3),
      Bus2IIC_Reset => Bus2IIC_Reset,
      Bus2IIC_WrCE(6) => Bus2IIC_WrCE(0),
      Bus2IIC_WrCE(5) => Bus2IIC_WrCE(2),
      Bus2IIC_WrCE(4) => Bus2IIC_WrCE(8),
      Bus2IIC_WrCE(3) => Bus2IIC_WrCE(10),
      Bus2IIC_WrCE(2) => Bus2IIC_WrCE(11),
      Bus2IIC_WrCE(1) => Bus2IIC_WrCE(16),
      Bus2IIC_WrCE(0) => Bus2IIC_WrCE(17),
      D(0) => Ro_prev,
      D_0 => D_1,
      D_1 => D,
      Data_Exists_DFF => WRITE_FIFO_CTRL_I_n_4,
      Data_Exists_DFF_0 => WRITE_FIFO_CTRL_I_n_0,
      Data_Exists_DFF_1 => X_AXI_IPIF_SSP1_n_3,
      Data_Exists_DFF_2 => READ_FIFO_I_n_12,
      Dtre => Dtre,
      \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\ => REG_INTERFACE_I_n_77,
      \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\ => REG_INTERFACE_I_n_86,
      \FIFO_GEN_DTR.dtre_i_reg_0\ => WRITE_FIFO_I_n_12,
      \GPO_GEN.gpo_i_reg[31]_0\ => REG_INTERFACE_I_n_28,
      \GPO_GEN.gpo_i_reg[31]_1\ => REG_INTERFACE_I_n_84,
      \GPO_GEN.gpo_i_reg[31]_2\ => X_AXI_IPIF_SSP1_n_21,
      IIC2Bus_IntrEvent(6) => IIC2Bus_IntrEvent(0),
      IIC2Bus_IntrEvent(5) => IIC2Bus_IntrEvent(1),
      IIC2Bus_IntrEvent(4) => IIC2Bus_IntrEvent(2),
      IIC2Bus_IntrEvent(3) => IIC2Bus_IntrEvent(3),
      IIC2Bus_IntrEvent(2) => IIC2Bus_IntrEvent(4),
      IIC2Bus_IntrEvent(1) => IIC2Bus_IntrEvent(6),
      IIC2Bus_IntrEvent(0) => IIC2Bus_IntrEvent(7),
      \IIC2Bus_IntrEvent_reg[0]_0\(4) => Al,
      \IIC2Bus_IntrEvent_reg[0]_0\(3) => Txer,
      \IIC2Bus_IntrEvent_reg[0]_0\(2) => Tx_under_prev,
      \IIC2Bus_IntrEvent_reg[0]_0\(1) => p_1_in,
      \IIC2Bus_IntrEvent_reg[0]_0\(0) => IIC_CONTROL_I_n_8,
      \LEVEL_1_GEN.master_sda_reg\ => DYN_MASTER_I_n_7,
      Msms_set => Msms_set,
      New_rcv_dta => New_rcv_dta,
      Q(7) => Cr(0),
      Q(6) => Cr(1),
      Q(5) => Cr(2),
      Q(4) => Cr(3),
      Q(3) => Cr(4),
      Q(2) => Cr(5),
      Q(1) => Cr(6),
      Q(0) => Cr(7),
      \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\ => REG_INTERFACE_I_n_89,
      \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\ => REG_INTERFACE_I_n_88,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(3) => p_1_in3_in,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(2) => p_1_in2_in,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(1) => p_1_in_0,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(0) => REG_INTERFACE_I_n_82,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1\ => REG_INTERFACE_I_n_83,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0\ => REG_INTERFACE_I_n_78,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\ => REG_INTERFACE_I_n_85,
      \RD_FIFO_CNTRL.ro_prev_i_reg_0\ => X_AXI_IPIF_SSP1_n_17,
      Rc_Data_Exists => Rc_Data_Exists,
      Rc_fifo_rd => Rc_fifo_rd,
      Rc_fifo_rd_d => Rc_fifo_rd_d,
      Rc_fifo_wr => Rc_fifo_wr,
      Rc_fifo_wr0 => Rc_fifo_wr0,
      Rc_fifo_wr_d => Rc_fifo_wr_d,
      Rdy_new_xmt => Rdy_new_xmt,
      S(2) => REG_INTERFACE_I_n_37,
      S(1) => REG_INTERFACE_I_n_38,
      S(0) => REG_INTERFACE_I_n_39,
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      Tx_fifo_wr => Tx_fifo_wr,
      Tx_fifo_wr_d => Tx_fifo_wr_d,
      Tx_fifo_wr_d_reg => REG_INTERFACE_I_n_32,
      \cr_i_reg[2]_0\(2) => X_AXI_IPIF_SSP1_n_8,
      \cr_i_reg[2]_0\(1) => X_AXI_IPIF_SSP1_n_9,
      \cr_i_reg[2]_0\(0) => IIC_CONTROL_I_n_26,
      \cr_i_reg[3]_0\ => REG_INTERFACE_I_n_36,
      \cr_i_reg[7]_0\ => REG_INTERFACE_I_n_35,
      dynamic_MSMS(0) => dynamic_MSMS(1),
      earlyAckDataState => earlyAckDataState,
      firstDynStartSeen => firstDynStartSeen,
      firstDynStartSeen_reg => REG_INTERFACE_I_n_33,
      firstDynStartSeen_reg_0 => WRITE_FIFO_CTRL_I_n_3,
      new_rcv_dta_d1 => new_rcv_dta_d1,
      \next_scl_state1_inferred__1/i__carry\(8) => \CLKCNT/q_int_reg\(0),
      \next_scl_state1_inferred__1/i__carry\(7) => \CLKCNT/q_int_reg\(1),
      \next_scl_state1_inferred__1/i__carry\(6) => \CLKCNT/q_int_reg\(2),
      \next_scl_state1_inferred__1/i__carry\(5) => \CLKCNT/q_int_reg\(3),
      \next_scl_state1_inferred__1/i__carry\(4) => \CLKCNT/q_int_reg\(4),
      \next_scl_state1_inferred__1/i__carry\(3) => \CLKCNT/q_int_reg\(5),
      \next_scl_state1_inferred__1/i__carry\(2) => \CLKCNT/q_int_reg\(6),
      \next_scl_state1_inferred__1/i__carry\(1) => \CLKCNT/q_int_reg\(7),
      \next_scl_state1_inferred__1/i__carry\(0) => \CLKCNT/q_int_reg\(8),
      p_0_in => p_0_in,
      p_3_in => p_3_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \s_axi_rdata_i[0]_i_3\(1) => Bus2IIC_Addr(2),
      \s_axi_rdata_i[0]_i_3\(0) => Bus2IIC_Addr(3),
      s_axi_wdata(8 downto 0) => s_axi_wdata(8 downto 0),
      \sr_i_reg[1]_0\(5) => sr_i(1),
      \sr_i_reg[1]_0\(4) => sr_i(2),
      \sr_i_reg[1]_0\(3) => sr_i(3),
      \sr_i_reg[1]_0\(2) => sr_i(4),
      \sr_i_reg[1]_0\(1) => sr_i(5),
      \sr_i_reg[1]_0\(0) => sr_i(6),
      \sr_i_reg[1]_1\(5) => p_0_out(6),
      \sr_i_reg[1]_1\(4) => Rc_fifo_full,
      \sr_i_reg[1]_1\(3) => Tx_fifo_full,
      \sr_i_reg[1]_1\(2) => Srw,
      \sr_i_reg[1]_1\(1) => Bb,
      \sr_i_reg[1]_1\(0) => Abgc,
      \timing_param_thddat_i_reg[7]_0\(2) => REG_INTERFACE_I_n_59,
      \timing_param_thddat_i_reg[7]_0\(1) => REG_INTERFACE_I_n_60,
      \timing_param_thddat_i_reg[7]_0\(0) => REG_INTERFACE_I_n_61,
      \timing_param_thddat_i_reg[7]_1\(6 downto 0) => Timing_param_thddat(7 downto 1),
      \timing_param_tlow_i_reg[7]_0\(4 downto 1) => Timing_param_tlow(7 downto 4),
      \timing_param_tlow_i_reg[7]_0\(0) => Timing_param_tlow(1),
      \timing_param_tlow_i_reg[8]_0\(2) => REG_INTERFACE_I_n_69,
      \timing_param_tlow_i_reg[8]_0\(1) => REG_INTERFACE_I_n_70,
      \timing_param_tlow_i_reg[8]_0\(0) => REG_INTERFACE_I_n_71,
      \timing_param_tsusta_i_reg[7]_0\(2) => REG_INTERFACE_I_n_48,
      \timing_param_tsusta_i_reg[7]_0\(1) => REG_INTERFACE_I_n_49,
      \timing_param_tsusta_i_reg[7]_0\(0) => REG_INTERFACE_I_n_50,
      \timing_param_tsusta_i_reg[7]_1\(7 downto 0) => Timing_param_tsusta(7 downto 0),
      \timing_param_tsusto_i_reg[7]_0\(7 downto 0) => Timing_param_tsusto(7 downto 0)
    );
Rc_fifo_rd_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_rd,
      Q => Rc_fifo_rd_d,
      R => Bus2IIC_Reset
    );
Rc_fifo_wr_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_wr,
      Q => Rc_fifo_wr_d,
      R => Bus2IIC_Reset
    );
Tx_fifo_rd_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Tx_fifo_rd,
      Q => Tx_fifo_rd_d,
      R => Bus2IIC_Reset
    );
Tx_fifo_wr_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Tx_fifo_wr,
      Q => Tx_fifo_wr_d,
      R => Bus2IIC_Reset
    );
WRITE_FIFO_CTRL_I: entity work.\zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\
     port map (
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_32,
      \Addr_Counters[0].MUXCY_L_I_1\ => DYN_MASTER_I_n_6,
      \Addr_Counters[1].FDRE_I_0\ => WRITE_FIFO_CTRL_I_n_4,
      D => D_1,
      Data_Exists_DFF_0 => WRITE_FIFO_CTRL_I_n_0,
      \FIFO_RAM[1].SRL16E_I_0\ => WRITE_FIFO_CTRL_I_n_3,
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      \cr_i_reg[2]\ => WRITE_FIFO_I_n_12,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      dynamic_MSMS(0 to 1) => dynamic_MSMS(0 to 1),
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      s_axi_aclk => s_axi_aclk
    );
WRITE_FIFO_I: entity work.zxnexys_zxrtc_0_0_SRL_FIFO_6
     port map (
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_86,
      \Addr_Counters[0].MUXCY_L_I_1\ => DYN_MASTER_I_n_6,
      \Addr_Counters[1].FDRE_I_0\(0) => Tx_fifo_full,
      Data_Exists_DFF_0 => WRITE_FIFO_I_n_12,
      \FIFO_RAM[0].SRL16E_I_0\ => WRITE_FIFO_I_n_10,
      \FIFO_RAM[7].SRL16E_I_0\(0) => \p_2_in__0\(0),
      Tx_data_exists_sgl => Tx_data_exists_sgl,
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      Tx_fifo_wr => Tx_fifo_wr,
      Tx_fifo_wr_d => Tx_fifo_wr_d,
      callingReadAccess => callingReadAccess,
      \data_int_reg[0]\ => sda_clean,
      dynamic_MSMS(0 to 1) => dynamic_MSMS(0 to 1),
      earlyAckHdr => earlyAckHdr,
      p_0_in => p_0_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      rdCntrFrmTxFifo0 => rdCntrFrmTxFifo0,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(7 downto 0) => s_axi_wdata(7 downto 0),
      shift_reg_ld => shift_reg_ld
    );
X_AXI_IPIF_SSP1: entity work.zxnexys_zxrtc_0_0_axi_ipif_ssp1
     port map (
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(3),
      Bus2IIC_Reset => Bus2IIC_Reset,
      Bus2IIC_WrCE(6) => Bus2IIC_WrCE(0),
      Bus2IIC_WrCE(5) => Bus2IIC_WrCE(2),
      Bus2IIC_WrCE(4) => Bus2IIC_WrCE(8),
      Bus2IIC_WrCE(3) => Bus2IIC_WrCE(10),
      Bus2IIC_WrCE(2) => Bus2IIC_WrCE(11),
      Bus2IIC_WrCE(1) => Bus2IIC_WrCE(16),
      Bus2IIC_WrCE(0) => Bus2IIC_WrCE(17),
      Dtre => Dtre,
      \GPO_GEN.gpo_i_reg[31]\ => REG_INTERFACE_I_n_28,
      IIC2Bus_IntrEvent(6) => IIC2Bus_IntrEvent(0),
      IIC2Bus_IntrEvent(5) => IIC2Bus_IntrEvent(1),
      IIC2Bus_IntrEvent(4) => IIC2Bus_IntrEvent(2),
      IIC2Bus_IntrEvent(3) => IIC2Bus_IntrEvent(3),
      IIC2Bus_IntrEvent(2) => IIC2Bus_IntrEvent(4),
      IIC2Bus_IntrEvent(1) => IIC2Bus_IntrEvent(6),
      IIC2Bus_IntrEvent(0) => IIC2Bus_IntrEvent(7),
      Msms_set => Msms_set,
      Q(1) => Bus2IIC_Addr(2),
      Q(0) => Bus2IIC_Addr(3),
      \RD_FIFO_CNTRL.ro_prev_i_reg\ => READ_FIFO_I_n_11,
      \RESET_FLOPS[3].RST_FLOPS\ => X_AXI_IPIF_SSP1_n_3,
      \RESET_FLOPS[3].RST_FLOPS_0\ => X_AXI_IPIF_SSP1_n_17,
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rst => Tx_fifo_rst,
      \WDATA_reg[0]\ => X_AXI_IPIF_SSP1_n_21,
      \WDATA_reg[5]\(1) => X_AXI_IPIF_SSP1_n_8,
      \WDATA_reg[5]\(0) => X_AXI_IPIF_SSP1_n_9,
      \cr_i_reg[2]\(0) => IIC_CONTROL_I_n_28,
      \cr_i_reg[2]_0\ => WRITE_FIFO_CTRL_I_n_3,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      firstDynStartSeen => firstDynStartSeen,
      is_read_reg => is_read_reg,
      is_write_reg => is_write_reg,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i[6]_i_4\(5) => sr_i(1),
      \s_axi_rdata_i[6]_i_4\(4) => sr_i(2),
      \s_axi_rdata_i[6]_i_4\(3) => sr_i(3),
      \s_axi_rdata_i[6]_i_4\(2) => sr_i(4),
      \s_axi_rdata_i[6]_i_4\(1) => sr_i(5),
      \s_axi_rdata_i[6]_i_4\(0) => sr_i(6),
      \s_axi_rdata_i[7]_i_6\(5) => Cr(0),
      \s_axi_rdata_i[7]_i_6\(4) => Cr(1),
      \s_axi_rdata_i[7]_i_6\(3) => Cr(2),
      \s_axi_rdata_i[7]_i_6\(2) => Cr(3),
      \s_axi_rdata_i[7]_i_6\(1) => Cr(4),
      \s_axi_rdata_i[7]_i_6\(0) => Cr(6),
      \s_axi_rdata_i[7]_i_6_0\(4 downto 1) => Timing_param_tlow(7 downto 4),
      \s_axi_rdata_i[7]_i_6_0\(0) => Timing_param_tlow(1),
      \s_axi_rdata_i[7]_i_7\(6 downto 0) => Timing_param_thddat(7 downto 1),
      \s_axi_rdata_i_reg[0]_i_2\ => REG_INTERFACE_I_n_84,
      \s_axi_rdata_i_reg[0]_i_2_0\ => REG_INTERFACE_I_n_85,
      \s_axi_rdata_i_reg[1]\(0) => p_1_in_0,
      \s_axi_rdata_i_reg[2]_i_2\ => REG_INTERFACE_I_n_78,
      \s_axi_rdata_i_reg[3]\ => REG_INTERFACE_I_n_83,
      \s_axi_rdata_i_reg[7]_i_2\(7 downto 0) => Timing_param_tsusta(7 downto 0),
      \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0) => Timing_param_tsusto(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid_i_reg,
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
J8hsXOmRB+1guZQ2Nk0FZtLfh0P7QqEmRQcydlibT4v+ngXD7jsvCIEtJxcHigapAHqwoJaC2icx
wq4NBXaaQasGuZhuyNe/PPpECB8ZuNqGrDCrJk0bbg9Xn1D8rIa7c+APa4oE8vr1M9Hu1SP/ZhDR
lHpqyiE4WDAnEzbwQyM=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
i63XFcrth7UMoNjIDtJFdvGg204MKqP2xKW7VwmSMHfeqk2BaemK2RTrTWPOn7C3AVjA+hTK4rOe
unOr54b81VJDRu8VjCOcuyAVp7FwHRazyh6O+w0+2qZ/ITwpiQMvYN5PSAxZXf4otGqTguW6o/3u
BF159CigMrxWBpLAfCMh8HhjAcZFlKq8BDFWpRTS32VnqkUHr5zaovcuetRE9KYUPdi2iipUJzL3
c2YeEdGBNrXlLXJkUm35AJr+p7hYldueR7RTJJ0zcjyoUAElJTrIpLxxZI3OK2sEsPlq4hySV/3l
QcBbYMfwy09MlwTkU/pvtJsRxhQV6WxHq7SXxw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RDQmlpcaT+HCd+1tYKm37UnwpPYv6X4YlDG2Ak6rJB9BafLB1qbTwItkV4W6M/1mgHOFS6ktffjn
cSIQt2i2Q5GzjNDarglbRP52NDHA7eaWQpIiPXnsDVSHZuYgzVLhrNz7LJ34j8xHOTsmdkLVjLlQ
EtV7DyiCqgJB2DKS5mI=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
K55/ElY2fz8rbuXXIoWjQxQ3b+VjopLPosX7f21HYlq1rpUzdKgjFt7ObQAbQx1YiOc8f9jXuM/m
zJBJTpngc6Qx1jpk4EUDFi2XNY9sAl30rz3CSjmOHJSQD3p8Ie3KdFgq/XSfxovcLGUavr7d1kOz
oWVSfP5Zufwy00wMgQpmlNFjD45ej6YaDWVZCCWEqSFAXFk+blS+0sfi50w7tcCEKgUwIU7mL2P7
AH+EdKUOqod5a7gdOIL71g23WA48QA1IzP2AcZYi1tWYwqm7jk4wiwxBEebeRZq9G+iOoKy1OCZe
WXQJke+ZnUGrSPhYdOreFVUfDPVT1ZUz6Qtvcw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jG1/RLqdb6ZvCa0CQPtlVwccI9kxjY1dGK59oHdEH2FJRkgAHZdDHNNysttliSit2WVZoA+z+WUK
sK8H2np17aGy97E/8N3IEQT06O5HUOlFY2gIeHRxwH5w/Hti8yl4Rk7Qi+uSLSCczFYOj8Yf18xA
VhHKm+k5wH81YevXTNvuT2x61PlfoPXX5n9mpGMFk0YLHucSW5y7GzkhGi/KXUhMA6QyFcLEaKjK
dMSB/BjkyqmL8sRXNdUeMVtBtOEtRBJd9RQ12yOExNLJ5uZ1dIZP8nS92kBezXuJ0E+bj3ty9TK6
63fhd0isCmFhFvYcYgABurHjoSJfzekRFPwSLg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WuqFbvQ9JrQcMxwtdgJ4DcdxQwbZGq3I7qgQS3edaltTAODYFwstPsyO7J7LQlFdCuZQKRlSgqHf
+DqlZ+vyt1eprUTgGrdUkhClGjO07AFu9v9qANT+vXY9YYtit9bByGCkJW0CYCuLK+MiuJTu/S0k
EW5iu9/nFRQFbESR5a75+S4IdJucZmOQTCwx0mnyJ4zK8Gg5amcBzq6p8L3hulVbD6Lo43Pg/LJ2
EVV7wrcR0F2PkSawbHqsUiV9IaLKZSUIoo2evpKc0kY2gJfHuIOxM91wfaReDgElF29R0+PBs85g
ssYxK1G97T5zcY367N/1Z+pIwB4ASTJaGG89BA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f/nmh0AZcA7x/XphJkLLgcY29zKD6ZcVJTCGpuke4IS7QD6Io+BjDIo2sZo1kgLDhTmr2XhaMLyn
UQtXksvxeDmxIvyehpLc8qOSAI7nk2+s1WcZNgI/+KEt6CKoabIZMn+OjKoUb/aD/Z/9h6uVN62q
KGZ5a5e46ZiWZFZcP3QsA1zRSI7c+pdglcBUa71VnIy0dY3S0wR66do9hB5ugToJvKEjRQJfn1LP
O6B/pVN4JjMoE6KQmEvu8dRlgw7igp+Lv/htZRh12MpFiZFyg6VeG2gasx48sWZ1SjTxhJCr6TbB
2rnDn9kJh9LMhRl+GO24cmbKWTfRx4bGAuBDDw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
sB6M6khQ/uuS2NXGvtnXy3EqGL5kDxMyFTIXCggphxKpYAWUro0jIYE0zHbgjn1Oct40Ig68YDad
1/V7bzQ+cBlwR7S37v9BtBy/XCeiqDOkr2QvhfPPcXMkS2tUSeY1pbXzETna8BNNh3jHRd8rBdvq
PKRBKnsuhBk7Aeawcj1VK+2KiKefeW1RIRlsU6sSoXcLSQK0vDLokJRdB6ysAvTYfCg5fy6LvCVu
kTYDOfyUkwr2VDOehRUVEKOsypqWQ0uzDy5jIk1KWUZ6LbQVB4/sBdO738X/rYpnlFJxFEXKPXWY
OdzxooePGEqXl8oI95pJyjzk94PgF2cXC+2t8kLSl/8gofQdLJhQzznjV3aVZeh27pQm97IPpNB/
lF1jGZZZAEMpQIn+NTtdBkMJyupUZjgJ2RK6Ai4UO1dr5p8Vm2eVv+3mYuW7+tJnOo6TZeGFasai
HeL5+WGyyKwOFKquEzu3cGlfqdX+W8lE6mFnAkA66KSxjPZjhilqNlya

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BkAOY1vsnAkqmm0eEA/wQWzBEMMfBuZMsoF+54mHrqGjQXAgVNcmruXtKEro44M5oTDZxv6OdWjd
/GPH3KDONusMi+v/6s8ivcJRYiXRnRWRCzR9FrCXFZON3/nDr9uMpjWgeR3DLXkKYguZTSq/RYdz
bJMZr+/CcNTfonh40oBQ6/qIjs5F262qKazE06lqRXaW7VVP9+rFFsNxl+aRzUHgTNxWmcaE6G4S
/l34hKNV24LrDcCdi/9klL38F1Z/GHc7ATT/zRxvtRCVdH4zoRX6M0ECVj4217qw40D0Z4TwLIK1
MX6ReYydDMgr/U1JEiIbYwmpUWTHUyRjMLNnHA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QEw/0/xhteu9TssoDElm66gUloAgiCJvDezwNuv7k0sJQid8NncR0r1l6ZxkychYUoQIgIrzJ43F
dpAaEVEPuPAU7Vq1wwItP/+9hLDTifthzGvPGAu/ZgT9hSLYRGE6iQXWJPzeX0k2g5TAsSIpft2C
q1it5dV4LlvRhQgKaGbvvldvsN81h+1AMIa32VghTOVVcq+HbmJ44kls36GWHHIFum24yLChQBZ/
zZ15NSFj75cAhUIUb5UNr/83yqSPVUaPfD9g6ORatQ4NSFIyZsTr9HeAxrUTtnARutR5xmKGHqIC
xY5TcEzmIEjRP+tyEwyLp0WPR46X6OAE315aig==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PBU3IOumauHboJhMX6n/GgGMXEfI5zagnBupJTzHvLesjYPgWCo3FASzjBVtdeFbc01Y5F/hDtQ1
yIiq29KUYhA/aseKQFDG7y3wJDjBKh6aiZxQVth9NhQGR3AvYd5DYqTzTYnjOt6I5FXdP4IkH34J
HPbX5LBU/CoIf7kavZbOku9NXdbwzcjTTa/bYERzbK6EzyaLEhiM7tfYB5h2V2wjueV/wHZCjbno
Q5jN/Wdhu3obwAwJFSXqzAsXGTp1rrDaY0n7tEVw4iExQCW4e5XBAZ7yumgJRwG5kgDCZOtyFHh7
TF4a5WXuz3ZYpsHWbndE1aBvu+24baZZ5mrZ9w==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2320)
`protect data_block
2LI1gct92FwSH6k+Xh3uAxXpksw8yIbXkOyIhfWapS+nnsnwBMup2tz4mmix/jASBIdqaIHR3nRk
hfawIK5wyyto8tTwgrw6YbkSst0l2Pi+YqMojsidBez4b9MlHDAwzWjC5+Hbb1/q7MofUwtwEH7N
DwyeovbBvLH5nROXa+RpdEVr/FUvIofgdCdlS5mzxVDWEBDRfrJ0NZWRbs3AoKIluAwDCxSGd48I
7iuCCttSGhx+iOWJEhiqOc3BkuRlpGr6lsFxOf98WK5V3y3sOSC0UZGB1IRiezqC2ztsf4KzIkIF
JFviv8J4jI968tfQh5VsexefzpiSbZIvNMZ5xMCCRuVe7QezPD8Mm+0/BYg6zdFPmvNgXYh+2xV2
2qjNjMYWIao+J7amh9PPfltjS+C27tR90jJTsW9gtPZrYVBGVhVqoSdKh1NQT6mmKZvvAAgTqOT6
XIrw+GP8t44tCHTNL8mioXD9S6oeANlYIXE5nTFin+jhRCVShk6Y5LTULvDHYyIsH0RYhKArnWIU
qu0orSbY7AKqqMWL1P5x5460eQqkU2fqs4rhTk6k91ytbqZjp7oU09KENVc+TimfU1fEzOLd+5ov
QSeBBtgQvBwTmEfMyhTWbGYKJeMfLotEFOa1FhvLgrG9T5irnxGtn28zW8jPSFIJmtGyfXJ8vh0u
6JdfCVSDofBU6K2sQyIDpfZIsRTRdERQwQeOj7K/V8QBRbb2oriLblKIDKQfFZ/YTTbj6DLI5C0I
+gg1wc+/UEOCTU9L0XyUpKaJtk9k9eyGWR6uKTIzO2HE+/RjYJN6ov0as/D7npaCNAPHK4u6gz5o
gKkXIk+a7WNDatK/kH/uZ9Ohe7vtj+8GawqQbXedxqvh/yq/AirAE0LHb4puqiv/PAESeILOaAox
2wywGdoyICyuckE20Gqgk54jHE1hBecbgye2RI5ANaX0E6kOkVvRPdj+ucZk7wKyqGjncRIHSWHi
uFuWBoDK+K8hOOEGEbu6nmDW6Iar3P/D07lXKHyOqmyAVHB5nNEv+qRaU63C9a70C7vs+p+WopXw
BpBp8m/LEMouvuTAJ061wUGFl4NILHS+e/Mr2sQRSvudqQYv/PPoJmWoFN1dBd3Sd0ASETdFEOJE
OrUp7WXZg+MeazgTc1is5+OSeoiIAsxTOZ9C6R/b90apQKc1p1egu03rOv/SGoZ+ERhV853M9y1p
K76/N1im+nc8GNDJpQy3RdeFhhtgDEfWtMS5ctw1Z9WuhPzVhLBrI0vTTvrwXVQ2wCla3v8X9TOm
qvWsYAzVApsl8Xq+qKSnusUOc6zPYQmSGoTDRa4B5WwGKAhCu0mbP3u/B+jHVEg9auEGk8wjMGMD
s+FSBj55EkTv3RF5pftc0mCp+QPd6NpKVoYdoKYq4pSaPwnMh+4nX24SDOhXX5MUPHVnoCaojmci
GSSpg9/Avn/3XkXh+NN+Vtz4S4xkIWMoPnBSFiBSGF9AuofD4uEsS9Wog0KDmZ2acZStleB+XIbJ
Y9EMPj1KPTaaOHNzv/aD1HWz7wUhb7MPyTKOCJscc7p78UlbyQpV/HkcpQUmmNa1pxuNcCJsEomI
PnuRE+MtXRT30sVTrVfGtsjkQmpRq18piVMO8veLKFi+m+PkbH6Nn3RBiP+AJvsMB8uLUY26BXCf
IvmdRWfz7UTFZKL04YwzncbTEg6p7dQ9ROVtnHA5mzX8bAl/Cp06NptonlIyJBMkB7YLE+D8N3b3
ssXrQur4i/EC6znn4lGZHcr4I8bdxEx4a6Zg3LspEaWZ1qAiYcivLsIFIL9DBpcORVqt+4+5A+SH
g53qWBxMLE/wVVK0qe3lBn+v0uYn5Dh8MIs+QNyxJJz+fbOtIjREnVPbfxOBeqENnmA9kghmmfvG
hmSU6h8R2986QWXmf08tf1KC7i8yqXPzNGGNsPyasC+CExDPl8gD/5poBMJ3yQLRsWi158paeU1x
y/7cZs1lUWQ7dpnzXVcJpqYGvKp2BAffVNV7t9UK48vOE08B7FzHxZklBPimGjfcDVGptUoBay9c
6aRM1xgunVSraWA/a43OnTDa1ziYreRfy3X40xPgK7solXDJRGLObkCcCzJATPvG6TQAidPwU4ED
2Zky4fp1ayUSisB79//ommGZjg9nxrhdcPvVxE0yBc0WxcaoFO6oj1OlqcqSFxmivvsjUPxciGVL
JigCbJ29NFy/PflxBvTVlxHnbMr2OLNlxypiv6uOdLcHOPopwmPa4VoAus/tZN1jFgPL1aq3iiMT
9ceN0H0g5Z3Sb7Bz0rF23cLCRMbjanqbsqhPaDu02d2ODHjbUTuacvQf/EV5sVIkaKwOb4LQSGuE
K4oHozeTgW1Cq8BXHFHZm4C+pRfTJFYczcHHI9Z4i9ourUH1pLrIYWE6OVaAiJr8/rV6ncnL/iIM
gMZ3+SKvdvkKU5Z6EB+vYFWRxs2fnpH5D1tAF7CeASmEPZ0HpdWoDNbpPnP//VFLVlXNfznGgysF
3gz0T2KG/JvsWgqQKcJaGDzwHYnA/PjuNWDNLuscXvF+i8lIZvHMzYcWTqZgEHHKCgojz0231y/D
uliR9EBJA8OKUaB+h60KVfVaUBSCssUMsJnkrwJ5W+8dm00CgH9G1QqeoVqVY5MgXVWSoxg20GuR
hs83FyvoxO4HnyD8qDmJpj7KAYbPbbeQ1X/5RygtC0DZHa+nEPUQv0Pj8L7nDSzMyeL+fNxL8hUl
kZPfF0I2ikdu047ngpV27j1/HdSnn4rnVmM57dMH7TCgS5JdX2GdOAHcKSnyaqBZFWCrpk260zYy
yvXbN88dmfLG/kh3QeTm4NnapfPx7lKCXmauwE2eEQ++8O3SxYaDktBjgpNdZC9HSueDD57i18WR
jrIdvcB20P+NUTcEJvA67x5+rL9nKNVbZn13FpnP2zRRda9OPaltVHdPiYxaTclvjM1CHEgfnboL
Xu1LWw5CXdqyyNwjG+TTBh7WQ//U5C3LXK3uC2DEzKQuZ7f+xa47RykJFwICX9un66p8swU34Ac+
N65drVQjTeHsGb8r7kSh8/SqkQO+fDCdVKNNjI8ymmySbg7Boceuyg==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_iic is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    iic2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of zxnexys_zxrtc_0_0_axi_iic : entity is "8'b00000000";
  attribute C_DISABLE_SETUP_VIOLATION_CHECK : integer;
  attribute C_DISABLE_SETUP_VIOLATION_CHECK of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of zxnexys_zxrtc_0_0_axi_iic : entity is "artix7";
  attribute C_GPO_WIDTH : integer;
  attribute C_GPO_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 1;
  attribute C_IIC_FREQ : integer;
  attribute C_IIC_FREQ of zxnexys_zxrtc_0_0_axi_iic : entity is 100000;
  attribute C_SCL_INERTIAL_DELAY : integer;
  attribute C_SCL_INERTIAL_DELAY of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_SDA_INERTIAL_DELAY : integer;
  attribute C_SDA_INERTIAL_DELAY of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_SDA_LEVEL : integer;
  attribute C_SDA_LEVEL of zxnexys_zxrtc_0_0_axi_iic : entity is 1;
  attribute C_SMBUS_PMBUS_HOST : integer;
  attribute C_SMBUS_PMBUS_HOST of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_STATIC_TIMING_REG_WIDTH : integer;
  attribute C_STATIC_TIMING_REG_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_S_AXI_ACLK_FREQ_HZ : integer;
  attribute C_S_AXI_ACLK_FREQ_HZ of zxnexys_zxrtc_0_0_axi_iic : entity is 28000000;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 32;
  attribute C_TEN_BIT_ADR : integer;
  attribute C_TEN_BIT_ADR of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_TIMING_REG_WIDTH : integer;
  attribute C_TIMING_REG_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 32;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_axi_iic : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_iic : entity is "axi_iic";
end zxnexys_zxrtc_0_0_axi_iic;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_iic is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  gpo(0) <= \<const0>\;
  iic2intc_irpt <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7 downto 0) <= \^s_axi_rdata\(7 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  scl_o <= \<const0>\;
  sda_o <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
X_IIC: entity work.zxnexys_zxrtc_0_0_iic
     port map (
      is_read_reg => s_axi_arready,
      is_write_reg => s_axi_wready,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4) => s_axi_araddr(8),
      s_axi_araddr(3 downto 2) => s_axi_araddr(6 downto 5),
      s_axi_araddr(1 downto 0) => s_axi_araddr(3 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4) => s_axi_awaddr(8),
      s_axi_awaddr(3 downto 2) => s_axi_awaddr(6 downto 5),
      s_axi_awaddr(1 downto 0) => s_axi_awaddr(3 downto 2),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid,
      s_axi_rdata(7 downto 0) => \^s_axi_rdata\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid,
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      scl_i => scl_i,
      scl_t => scl_t,
      sda_i => sda_i,
      sda_t => sda_t
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
J8hsXOmRB+1guZQ2Nk0FZtLfh0P7QqEmRQcydlibT4v+ngXD7jsvCIEtJxcHigapAHqwoJaC2icx
wq4NBXaaQasGuZhuyNe/PPpECB8ZuNqGrDCrJk0bbg9Xn1D8rIa7c+APa4oE8vr1M9Hu1SP/ZhDR
lHpqyiE4WDAnEzbwQyM=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
i63XFcrth7UMoNjIDtJFdvGg204MKqP2xKW7VwmSMHfeqk2BaemK2RTrTWPOn7C3AVjA+hTK4rOe
unOr54b81VJDRu8VjCOcuyAVp7FwHRazyh6O+w0+2qZ/ITwpiQMvYN5PSAxZXf4otGqTguW6o/3u
BF159CigMrxWBpLAfCMh8HhjAcZFlKq8BDFWpRTS32VnqkUHr5zaovcuetRE9KYUPdi2iipUJzL3
c2YeEdGBNrXlLXJkUm35AJr+p7hYldueR7RTJJ0zcjyoUAElJTrIpLxxZI3OK2sEsPlq4hySV/3l
QcBbYMfwy09MlwTkU/pvtJsRxhQV6WxHq7SXxw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RDQmlpcaT+HCd+1tYKm37UnwpPYv6X4YlDG2Ak6rJB9BafLB1qbTwItkV4W6M/1mgHOFS6ktffjn
cSIQt2i2Q5GzjNDarglbRP52NDHA7eaWQpIiPXnsDVSHZuYgzVLhrNz7LJ34j8xHOTsmdkLVjLlQ
EtV7DyiCqgJB2DKS5mI=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
K55/ElY2fz8rbuXXIoWjQxQ3b+VjopLPosX7f21HYlq1rpUzdKgjFt7ObQAbQx1YiOc8f9jXuM/m
zJBJTpngc6Qx1jpk4EUDFi2XNY9sAl30rz3CSjmOHJSQD3p8Ie3KdFgq/XSfxovcLGUavr7d1kOz
oWVSfP5Zufwy00wMgQpmlNFjD45ej6YaDWVZCCWEqSFAXFk+blS+0sfi50w7tcCEKgUwIU7mL2P7
AH+EdKUOqod5a7gdOIL71g23WA48QA1IzP2AcZYi1tWYwqm7jk4wiwxBEebeRZq9G+iOoKy1OCZe
WXQJke+ZnUGrSPhYdOreFVUfDPVT1ZUz6Qtvcw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jG1/RLqdb6ZvCa0CQPtlVwccI9kxjY1dGK59oHdEH2FJRkgAHZdDHNNysttliSit2WVZoA+z+WUK
sK8H2np17aGy97E/8N3IEQT06O5HUOlFY2gIeHRxwH5w/Hti8yl4Rk7Qi+uSLSCczFYOj8Yf18xA
VhHKm+k5wH81YevXTNvuT2x61PlfoPXX5n9mpGMFk0YLHucSW5y7GzkhGi/KXUhMA6QyFcLEaKjK
dMSB/BjkyqmL8sRXNdUeMVtBtOEtRBJd9RQ12yOExNLJ5uZ1dIZP8nS92kBezXuJ0E+bj3ty9TK6
63fhd0isCmFhFvYcYgABurHjoSJfzekRFPwSLg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WuqFbvQ9JrQcMxwtdgJ4DcdxQwbZGq3I7qgQS3edaltTAODYFwstPsyO7J7LQlFdCuZQKRlSgqHf
+DqlZ+vyt1eprUTgGrdUkhClGjO07AFu9v9qANT+vXY9YYtit9bByGCkJW0CYCuLK+MiuJTu/S0k
EW5iu9/nFRQFbESR5a75+S4IdJucZmOQTCwx0mnyJ4zK8Gg5amcBzq6p8L3hulVbD6Lo43Pg/LJ2
EVV7wrcR0F2PkSawbHqsUiV9IaLKZSUIoo2evpKc0kY2gJfHuIOxM91wfaReDgElF29R0+PBs85g
ssYxK1G97T5zcY367N/1Z+pIwB4ASTJaGG89BA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f/nmh0AZcA7x/XphJkLLgcY29zKD6ZcVJTCGpuke4IS7QD6Io+BjDIo2sZo1kgLDhTmr2XhaMLyn
UQtXksvxeDmxIvyehpLc8qOSAI7nk2+s1WcZNgI/+KEt6CKoabIZMn+OjKoUb/aD/Z/9h6uVN62q
KGZ5a5e46ZiWZFZcP3QsA1zRSI7c+pdglcBUa71VnIy0dY3S0wR66do9hB5ugToJvKEjRQJfn1LP
O6B/pVN4JjMoE6KQmEvu8dRlgw7igp+Lv/htZRh12MpFiZFyg6VeG2gasx48sWZ1SjTxhJCr6TbB
2rnDn9kJh9LMhRl+GO24cmbKWTfRx4bGAuBDDw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
sB6M6khQ/uuS2NXGvtnXy3EqGL5kDxMyFTIXCggphxKpYAWUro0jIYE0zHbgjn1Oct40Ig68YDad
1/V7bzQ+cBlwR7S37v9BtBy/XCeiqDOkr2QvhfPPcXMkS2tUSeY1pbXzETna8BNNh3jHRd8rBdvq
PKRBKnsuhBk7Aeawcj1VK+2KiKefeW1RIRlsU6sSoXcLSQK0vDLokJRdB6ysAvTYfCg5fy6LvCVu
kTYDOfyUkwr2VDOehRUVEKOsypqWQ0uzDy5jIk1KWUZ6LbQVB4/sBdO738X/rYpnlFJxFEXKPXWY
OdzxooePGEqXl8oI95pJyjzk94PgF2cXC+2t8kLSl/8gofQdLJhQzznjV3aVZeh27pQm97IPpNB/
lF1jGZZZAEMpQIn+NTtdBkMJyupUZjgJ2RK6Ai4UO1dr5p8Vm2eVv+3mYuW7+tJnOo6TZeGFasai
HeL5+WGyyKwOFKquEzu3cGlfqdX+W8lE6mFnAkA66KSxjPZjhilqNlya

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BkAOY1vsnAkqmm0eEA/wQWzBEMMfBuZMsoF+54mHrqGjQXAgVNcmruXtKEro44M5oTDZxv6OdWjd
/GPH3KDONusMi+v/6s8ivcJRYiXRnRWRCzR9FrCXFZON3/nDr9uMpjWgeR3DLXkKYguZTSq/RYdz
bJMZr+/CcNTfonh40oBQ6/qIjs5F262qKazE06lqRXaW7VVP9+rFFsNxl+aRzUHgTNxWmcaE6G4S
/l34hKNV24LrDcCdi/9klL38F1Z/GHc7ATT/zRxvtRCVdH4zoRX6M0ECVj4217qw40D0Z4TwLIK1
MX6ReYydDMgr/U1JEiIbYwmpUWTHUyRjMLNnHA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QEw/0/xhteu9TssoDElm66gUloAgiCJvDezwNuv7k0sJQid8NncR0r1l6ZxkychYUoQIgIrzJ43F
dpAaEVEPuPAU7Vq1wwItP/+9hLDTifthzGvPGAu/ZgT9hSLYRGE6iQXWJPzeX0k2g5TAsSIpft2C
q1it5dV4LlvRhQgKaGbvvldvsN81h+1AMIa32VghTOVVcq+HbmJ44kls36GWHHIFum24yLChQBZ/
zZ15NSFj75cAhUIUb5UNr/83yqSPVUaPfD9g6ORatQ4NSFIyZsTr9HeAxrUTtnARutR5xmKGHqIC
xY5TcEzmIEjRP+tyEwyLp0WPR46X6OAE315aig==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PBU3IOumauHboJhMX6n/GgGMXEfI5zagnBupJTzHvLesjYPgWCo3FASzjBVtdeFbc01Y5F/hDtQ1
yIiq29KUYhA/aseKQFDG7y3wJDjBKh6aiZxQVth9NhQGR3AvYd5DYqTzTYnjOt6I5FXdP4IkH34J
HPbX5LBU/CoIf7kavZbOku9NXdbwzcjTTa/bYERzbK6EzyaLEhiM7tfYB5h2V2wjueV/wHZCjbno
Q5jN/Wdhu3obwAwJFSXqzAsXGTp1rrDaY0n7tEVw4iExQCW4e5XBAZ7yumgJRwG5kgDCZOtyFHh7
TF4a5WXuz3ZYpsHWbndE1aBvu+24baZZ5mrZ9w==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 31312)
`protect data_block
2LI1gct92FwSH6k+Xh3uAxXpksw8yIbXkOyIhfWapS+nnsnwBMup2tz4mmix/jASBIdqaIHR3nRk
hfawIK5wyyto8tTwgrw6YbkSst0l2Pi+YqMojsidBez4b9MlHDAwzWjC5+Hbb1/q7MofUwtwEH7N
DwyeovbBvLH5nROXa+RpdEVr/FUvIofgdCdlS5mzARrcEWn6+uRb4xRGWOLH37sB9ipAlw+3yJlp
8qYl3oMpypCI6ENUtvlgVMmZFhjuUD5kKFRjsJj0+i3NTKvUxeD5m5BGxrr8mCrKBMCFn5WeY/i0
c8eatvYvcX6/hcJzm47GMV7YVUsRXNWEALarAWDY8weisr3j0fl7+7JE+CWY250bZRoYJFqG7hQt
mmDO0lAYgkN+sQ6kW0wDjS7BrC8e2IThTiQFtCQwiSuruxtI4PHOykgKKXnpzVwmP4ru8/tMlFIp
zussEia+rmMr8K0gIBlDU2xfMcT4donymqpKpJHo7CBnZ8QJ7nekq5iKGb2baFdhjsvZTvHr2dRM
M1p9Z78vjKL5RHexsvdF0zFoIzffeUlhvRTkzNcBGtKalmiAUgZFUaA0ACYzpWd/vyImSiKQXkh/
bDzKelkJbB1/f3E7HLo1/E/cDZ65wIV0l4eb4IefzMXef8roYrkY1sawWrIkA+WeHkIky/flmXUw
XS1qug0G9j3C/eny3qklLksFo2Xa615zHjfrSijy2/9K+RTLNVcjFC9vup6H7yQ8dIOU+MDSmD4K
120recgAAA2pSAoC9eE3OpP9PgaOTZTiASv8TAqYEQzeBn0wPjsqktxRhFhOr1yKU7uJHBMkrnr1
jsuwhO73vOQv+DPDj9uHQzz4BKKHYuma54cN52M8BL6sLc1Nkef6KmtF6MBHLwkj1tnoi0EHWKnq
yKiu5d6jdeilZ7wsqdOjdTy+FcVWtCTS+YCNO/Of0XkHmPrdOgY3SpZAyAVrVOIxxGPlqh8piUyd
YiOjpiBzcF1MEOURmGNi8R41VY1m962I8eLJsfPPT1/2O1FDk3DHq0ZfaWCHynYREZdfx7ae4esa
LTPnEU3fijja//hEuJSU0ioBfASvj3dpg+sVUDaflPrbkrijwMaTwMgjcZbo7y++vVoz/0i+smX4
DrUlsjZ5aU7x9KQqr3ZywXoIJdfjuPhaH9XKf6Qj6HVeOIG6GVfmNfm8G0GKVWCoBmmdjqQkkEgT
GyirdV8qT7ac4PeIwYUF6QlsKCrkM5nnCio/8/GKWzIC/2BDZwid8/EFVHQSc3dxBe8/L+T51jcE
3o+0Q7EHpNB6AxEbhdVh+2+0qgQa6XEh9jeFK9bpRAdQDRICAekRy1r5gwBAcm88EBtOsXj4/GTR
z4kmjRprmbuwjWW1kcwtdpB2m6WZwRWEEYs+P0EgNMUau247nKa+tpQ8CN0jPAnQxrZZedOS9aVh
7du7NebDgjdcoRKTHm2qdj8r9Yfq685yt12t4ofBDgrwtpT3gIlXfcsXqDIy1hJBedpHo5N0/5KZ
kupT+PBwGPr9OHWTbqBCSrMv3ZWHmJHgWdIWyk/wurJB8BSpcaDzag9Nxzs1pF68WxcemcOROKEI
9nwS/yH4yqKl2f7VEsU2CMiML7aBMc/01Llz3NQWDK/ZAP++LURwH0JgNK38Qikzi73Jl/QW+Hec
lcKlUwcdEcRWAVS35lQ5XdWHRr/Z4Ic81vBM7wFTmz7sxnmdIeBNuI9e+xGli9YInwpJ8wOmxlug
bC4vUddcEmfqev3vue4B1LKq/vtJES3NAjWDXsTtRdhBERLmOG06OJmAJWCrvvkLk7Z/kFer+mH9
xilbgDkrzefrQZoIa3GyVimmMehj9qGgodgkmZFO1yY2bptVcIbZGBps1NYVQWvD0sXpbskYzrFT
7g3ZoBYzlI2DF/No3T/uu2DqvGdMbktXcig11guD/m4ypwOVqhA7mkWuGAQnQVRXZhHLhrUWEaeT
g6eYsQ4JKE4jOBqPd+nU3L8p0hh+eXIcKK1RdkroWhjeZ0m+QZ7ddsN2J3H1tJma8Pu0Yss/DA5C
4gpubqp3TN0XPzIVCXXzpZOf8sJp7JUWw6+zsZgOP9lnKJq7QsDyArBanNpX+LJ8QvCBzvIx7R2n
p+RdHDg0ESDkqmBmhAxE8RvXL7UvLO0ge548C4Y5EIvZ/ZUXh2DCRzwdgh/U6i1qh893qeDGiTVV
K0fQ017jDoC+3ufwxIHqC6MOgCDOj3hjwBTlqjcm+D/KSSP4EfWRuYH8GqQ+7SyTreZt2+WgcEAv
KbXxQK76Ew/vrXD9Werb4GH7b9wqnOWcMCn930BRAHRe+qc+N4KQcXtIIDc03yaGuTFJBDBJtiva
8WxV8wabaKhRk2p0VEIBlRw+GrXiY0sIQ6Iqua86WfOIHVQtwb5a1N+W6s/TYiExa4EpCZr5Lrrm
OQZPy5iVHxfjZThBTe2T9aPSr95zmDL69J/z0trPZjmu8+1L+dR0BovHUxtkpcDcN7mJnke/IqaJ
FqnUNFqbHWB92OZSYq9Kke3RefZ0EWJ7xqdQGCIUQddWAEeCfGL5XKYgsTd23iJy/fTUCg2xvn9g
HwlvLMl2vS1+f020fuYt7w2E01oROKyiGFy538JHDWpYvEB7RnJog01lqiv8SZknWe9+k0tCUhr6
2mPul80w7lowYWFjgSS5Jl0/aQzXPp8QbeICNero2e7CvUTX4u8goWT2qf2fP+rjtkjlJnkCoI7j
A0jHFSzowij6yqlNIfQ2utrSk0NBGI0ps9WIejDagDFgQOtKAkcfJWWcUERD9ttjpXOCHCTXIYyR
Ovtq2V9ef16RTiRis7qJZ/am+AuTIFXnFH38JnlfDSgxdi9/dgNS6QyUiN9oQc8BEs30U4wioGyo
XOvn4qZ2A+RpGQhBcxeDoKlMKND00a7ZZ8S0mvAmEOxvIaxaA2soLcD81w8eUAYwP3E+QE1O0Chz
iU1NK9IYBnA0yc1KeuCjHj1XWBoFaoubftNays+WRkYvvDurMrpNJsLNY0wNvFMmI1pjD84Qo2ji
cCaNpF3hS+vC6TEYxX7l7tPwXo4UQ1KK01IdEzpb7qQac8rs1JKx9YqplsFS2CQASZwJvfbJRlkI
z62cwJyoPUKirauBZ9x3dYEpN499MK7xBI/mC4Qpz3EBwgi5bn2dz8WByZXp4fqe0C3glmURAyI4
7Pw0T0q7nxDein/L0Hk2/2QH5Y+Rk0XhukFskSBjxXN9PU5jJKm0tkQOMgggX2g811ATsN5FwDM1
jXlBURPeWN3Vtc27ttvHqgz2Xhe98csAYxW9BOsiaHhR6QeZku8ywbIp44yqDS2NkktolFB9RKEs
kgutsMW5Zv7AZZX3zufoaGLiep45hTe1F4KhRX2DKnENkl8rSEeNWPMIEOGNG1J+4SnhLUtQjHNJ
KhBoIw21YKUbkVQVHzRPZ2NTQr3YS+uR76PSyiYmJM3C5viUcLeEZF8N1iaemqIxPa2jWSiekYh1
wOLddbrLwRD0z0xbJ4YYR+4qGdEMSHOLe/KdVNcQRKgndIiSwMQCuOFav3ZAlbcmqt9ROxrAd877
fxToi/MRKGe7+S35bwDCxSf+58ScFk7y13C4PPsbf9bG/gpripqt75nQd1J8YsAr3BO66ME60DqK
K/BSQRD+tlY3kCxCVTOuP1VRQ7FwH6Nln2dK6aJQPXPFoB3SQ4jQnRhp2wua2Ag/esYpPm2BHsfB
BiWlyeLzm9rqyvcnT8PuZQ64Fjq6q28Ix73TJT1edn0BIEISVJoZJIJMwCziAL2C7cAZKcnBCHDd
/29Q8t90hKrfVUpbWTfsxQvn2F4puXUTqBbIxJtfoY6J1wjY06+7b4NRV48/1yO0109Ibq4B3nOz
a32iS39rL5YnA/pPLODmz8MDY9TPRuCSBvkFA0ilAggFyMa6SZt99L4g09I7X9LB0b2owSfSpHXw
XBsrieXN7xK1kRm+Hwa9bAiah0y1NlIBJSYS3qLFQZXwsXJuGJCR+ETNlYt83iBvVMBubA+L8YLc
uEPHzFu+tS79DFi9eOUlPKQAUXumrL2Q8+/WfNosY7h/QQedGzRcnXidfafC3aDfUYtxr/f/WTZC
yEshu5VEkFvWMRrHXSGFZEHiySqorXdfBj52NM2yRc3WKmUJgyb0cnthSXP9blBydMgm2dUimWkB
szKc/tFo3I6E6vo0yuWI+aOwfiAzJV5N+XrQI+dWS4r4GM5q8qr7LRa0rSFY4IJKZ/JsFZ/LhqKk
RIEKrsrP15ZnjKdWp4pzz1bZXDUwyOvPmACzOmVUf5XJ5lgRDFuC2XSO+D71HG7YltQxALIRzYST
WxAix59vbk7fazvEBrf1Exyed6Y1uMlPKrgbDgnOZLKC6CDnDVRvCyH92ufieT2bScuI6muSl3Uc
vx6d7gtR/Wb8xlOoSVUNyBhItjtxH/h8D+ZyJC2YX3d4MwGJi96LPy+MpJx2fhT8gb5p/1Nr6dzD
hqX0CR0Ep3cm2ZClZ1m+c/0C8w+ijRXf6XqFKgDjA/mu5Q1+8htwRcBnUEn4nJKxzmRlYBmz4LGL
wdoxdQxxv5iDntHjdSA5FlFD4jcBWpVVKaM1Bt8oeeVHYPH7tBN60VsiqZFaBY0KIs5+3XQ4KPNW
1LWVmgDE2BzSPxsfDmulb8PevNY426oA65013ziXlfzbL3X8RY8i2MVnFjCbgnmmoldQ2iww/WgQ
79PUKQ7hq+4JM1ZBDJYwWPcNdPJnpzfIZRwiQqLPcBxEDnFL3+5GsBpD26c2CL9mLuz9803XdWm8
pDkLiLevpm8rpbMYgcbbSYNR6cv8XG3wAhROUIT53BkJMXhreeGNj4Fy6BY0gV9Q90CaivXaasWQ
rcp3A5g4txHUVjJ/sBc71/XPXo2JOHfgIZf8gwAJiluJf2BGflAcnytXzj9Ec1OuhHbeWZflr3HY
kZRVXMSpixTNhpYVg5j/Waqas3af2Ej3zA1HJyE91Jiz++U0g2jA7tq2k7nt9evXSPTTjRf2SuU2
Dc8R+tPdY0AL6QlfnogsjMU8DPEbiBG1o6dXcsBWZmrKZgTX2er5AR2rRdLTSpqXt88Qb72k79Q8
zDgoxitwXaJavtQaLEQudDFW2B2jG2Byt3CfO0dvZIQ99kvAv0RaEu+McHKPVwDFNZ410dSK+mcW
MgkM3uPZBQTuu7jeBHUa5m4Wg1tKQjaRzT+Fbg5ztgaYv3fgYz72WiVzsIU/qU1GPdX3ZkwqpaoD
OA1dHEYAyT8KUugT04ekUgtgrMHLvtU1dJNaIGYjqi9FoKz05o8XyXhn0Afuv+FqAvglgA1x9Q1+
IB59vQUpA1OKo5V2Cl3FcR0VHLqyvtHlX/c5TFbOUtDDIXuk27mH0e7CTNIVBNj7HFGtJlqj33tP
2AkqtOFZ+RTahil3Ry3hjZ3ABK9ndktYYSha/ziMpjw6hThhSc7RDWIOtwyvlGYPlGlTMOM0hFbV
fRen77/sXy0z8QIvueSdD93ykGmt+9CIyU3qfAcw4/+P/wWL83KHJwx7W2DqVZwk7B+hHdiT5Qwr
uNQ8DfxxgdW+5Wu0JMRvHdgnk87/VnPVtV2TFQggS1n0pj13uLnxXqHwXIr1CU1Jzb2pyCE4vm5o
vSsUm3Ean2f2uuga1pZuqtR5wewutpSreFL95w9/U/ByU6LosL4zeDcSNgl86aadtd4i2Kpz45Ps
XM/SvLKLRg0dgM7HtqN1vc90V5J7L1eS8i2zjsyBjxMLt80Cat7gRVVI6FMDcd0BgE2k1Lmir2ve
bI7unjQAruiLiKVzQWvUy9v9CYF+bReQv3NPGy48TsHBnNNOWg2WyFdzYw175yfO2QxNGGSN9IwS
/GCTtlhDOhKWPW3x9UZHJepNuzatA4xDMIsnGjsefZSfeUn/VInpR1QtLbKUVAqg0SIh44UkPmhQ
j4Tslp6kjAnkahbCx/DwdOREX6q/jJcXkOqY+0b7qV/WY1TGbaxruK5A1kTceAnH9fpP5zFGhzY3
Z3YBhWabf94+KGGvI76paWm7nAebqQBPLH56blLd1OxG8F/Cjfdf1vXdzgniWZVwRY0QgDiJ3L1G
NjLDjvJmg4w/MErnMjOYsztrExJPm4nnGEks2M1OQHCFERhsrUpPQ0agHK+RFv6TIyiHXxdtxvQO
Si1vBbp7ESuD1TeiiMFNQHSQngcQHfXfEhY1arlAVVWx5Izw93sXw7w8YWSz1Mzmaz/EtbujMDaD
uPnGbikgsxiPDG+tRjrKQIGHTL5+WJ5qEffERlojgzo6JnnsGz6EFTNYLthZEayq2CeT3YfYe2GF
LmKI+8AlJmPIT7eSRUiLyrB/RSEPLaQI//4XlllIiobqE3ucoY6fE0pLK+WbelM1SoURTNCqNgke
84les2MZhOjs9Xk4IDso8AmmRN9tKWT0yjba/d5Clbc3PP/n977+/5MOZtYV5VFXPnAbooqYA7v7
a3NI7d7+aI5e3Ty21E/QIlsYIy3oVh4SfwbEDspan1Z6BtvkqO2d1Z9v4spyshDVxpQO18WACy5i
nN7tYhPkEVI6mC3NyLtbfh4YQUkpTVBaSqlyZi2Ee1UVv34bLGGktuHnt85RV48EKj6Gp2/bfXoJ
F+pu/gkw0Y0FUCv5/s+PuxOb2Gv84Sbp/dtIrT+10FzjjoXjmM0HxK4cM2MPxepT5W+y7qIhxzag
SjL9GDP+AKqqyYiB/PqcMCabB4YBA6Mg0EJW166wtyrF5rGjGmww8p0t4XlN3r/wITbMY+3hFYHm
yFRP9tdPdQoUQ1JOKpbvB5lxXxtWtV75AV6zNoVnkDlKBbbGkgWKfF+hYAgvQQ2QJatPkOm/aZtb
6vxxqiv6f2+tamysyJVmAMGJ5BhP1m3IQPVhvQWj66LcbDGuqczo0XfkTkc3JwbBW4tTb0lgqnWq
5T0doGUsUvHKfWbdGSEo2E+i3hz6YZ6w0XbaZW92sSDcpAZ+t/hXLl5rYuyKEP8es20TEVWGn7om
664xBERnU7X2VK8QrkO1BN3VA4qFjvfDV/dVGxlSyZdnNaoYTjA2zqSCpZpg5MCLxn2vDS8bKvRW
ALd9R1GEVr92yV5ltvhXISV2P4qjxJn1zKM9Rjsua1r3WE8QvvgTLLfozoaRJ0uXz//kY1Pw6sSX
VM5H37o7PwVHHKBc942O+9CbHwcT3EkudDYoKHSWZ+4zVKxMa+B/M61ZFewyiRBz0tH13wGMiwP3
BdozapFUYn1NOYgyYHgO9YqnbXzMKGbBDcjkI3Zn3jXbDBJtfeCPZvVOMrrq9mx58uK+S1aNfW2s
XjUwvzBM6HrvDRMuE6dGbQAjg1wigtaXuuHaln0/xO6effxpnIspZjPuPwlRC4aGflKZ0naFi1Dg
fas04deSUN0PfM3JMQGobnkEoxYR7Ll/j6X2OPSziz0X6zH4g1Gahmmq/SGaWszOEPfL5brytZ0a
8KFVrYluCvXzCFY7WtIQL4aUOCwYJBzuXIrFiOt9Rr+syC/WS3/gtFoJw8XQDq/vxzEHQ+xB6end
gMwYD1Plhreae1TamoPoZWqGjAEgAX3bQYs8BDCTMdcaGJ/7AODdYJ2bJE2IZWRiVqDgREMXjwgh
7R2Yg33UmVaBBLKlkdrOx43GBLulFe9CB0VfI2y6VQP7mUkM/ZnZBBQhuGEwVleiOHGKi7K+CiBp
lmlcmVHjWLIz8t6wtempYgbv+GYDf0FAQwnrsPZPbj7DKQvU63WoFwqmmSahzwCkY4HMHcMQsnjI
rLuUISZEthXLT8fLpsJw8gHgtchD1WozBj0lJBoynyyDbC1tOVMpq1DUyuGYa3ggEZR27lOwVpLH
2Lzo9b2nvShIH2hZbeDEMOfg8vJDuXEikGoTJA0AJb13TwuFCjfBAL3hh2xo76PixkPvjCOtp9ty
gQUlj1klPqEP+LuueH4JHauFY7X/w38Ztbwj11SnKt6KYOm6z13Y3R2r58i+1iYNkrI4vmOjagtV
voDpy6YqgaZSpaHorEhEfm15a6Qv8ZnDDBaotEqZ7XmRvNWL1XrhCcDT1tCH4KthSKGe06b3A6LV
/OO02QO2/p0GZLb+BhFzlNZ1gcNVMJe3WuXu3UqactOwjSpSMjt+WxYgIwOzq/adUNOI6CGqg0hC
7NRqN13B2EZg/61XjrAePm0UCMJRmIApV0NSl1qEnaEYv2fCOmlTKMEKsfbGnFO4C1zgyJOncKPg
ElNlWQs5HtFiRv1KmvIazrxHy1ts/nINOtphxEHXdTyvBFex2B42cnXatbo8RWk4PuEugtVHHgnU
L2s9cOMT9g3Np7TIhS5WlhrDaLqXpCYRMvBoY3pY+vsnp7dGBjZFPHQwvzQSEC7TTBu4kAx0d+bv
6MtrqwIrFp9cgBxS/ZLM67TXAKeJJ+M1eeOg+w9HXxAP94h3fV99kwz2wihcuzyKsM/qFrDPdQ6E
shYcvQR1Adkrfg1Z6IoQXGVZ+H9foF/PcJjhatEtFi1AFUGaO8wFue3hy3Sl19xPHy3BPR3JAPC2
MSH8dRZB+XxNLrXHsMGBgMC/hcsTyi2IiarjdG5M0XkVhQhCsV9f/a3Mn6EPaapyqz9gWN1H4vH2
79mP8jFC49P+K5FusKxxW+bPc8BPFLNhE2LyT2qrWqUP75GuzGEQsakN+S00lJnW2BAG37S48/x3
kIahXsBmW3DR5qfnSW5Q53FhJeXBDp1IIQnM8/vedvjmgJx2Bvj2hZGZK/lqoIaolBBGsvEkMgYs
IaulpFlYgSP9sfxqvjOPcK4BxPGT4LB0N2TlXgSfL104Y+i76VDHiJ+yz40XizQneYLcIRZsaZvz
9RcpgCLdxy3oxcLecg1ctqz/C0VXfJFOjourAnISpYCkCcjHNBUqC/vBFw98FD17SGLAFiwkovvw
pU+O1Cs/hrzzYChQZAOjwZF7icVPBWPstoadp8A6N6XOBEroHxSw3EocI2RccyCnS3A5SM82j6tE
ZjRrJJq9BgNCeZ8SJbOQMQbxgDAvUguForiEvHOWPVZd599iGabmFKehg5FI4FtxuYn7WF7YVwCO
CUhkyejeRI4Ojs+7DHw/cv04SuflkHklHFu+TRmCEm7EJ/7RHruUbI7InheSpp5yTukRJKT5VeiP
MGX08mOOUUjI8i+6/JNQ5J9TLAnYA635FuvIgBaD1gGC1X33DnxfRj9JrNtLYVcpIXH4OsHbQkMM
UzaJkxce24b+ozkN/ikODXsuLoaljpvVElY0VM9tepf9fJhZV/0nGrId7fptEmh++u/lIQ0aj//b
+AAE1+z+ygu9ja28WrYrzSMObiBLAJ2qYDxoIRq01o5tE+bIHvC+rnpN7EjOT/kN+JexJVy8pED5
e1ekUd1E9r89YzP7Re6lUnFE4qFPJvdCE2yfNhJaaEniygsWw6P51DH6kR+Jguxg/NAIn09Ptms5
5arVKtMQF6GBWLkc0LH93b5oxf3MqKpL5YOOBPM5aLi3bdu7pLon3/Hm2UXcUWT7tIz9km/NTdFo
VqNF6FXbTtDMtYjDt7MK40h66TJBU0y6xAD9CKycz/bwH6RxuALWICFEC0ei3siOwCZIQBq/RuHO
Zhkkl1ugMtkSueTlRScz7yaW8xYLsV4M9DZzMx4jEt050YGj1GRToaUynt63WCazWYLWYAf9J0Si
VswHMavkAwqDvXMUynZ20cnQ7MVuEBNXA/b2pYmBxCv/d0+fzS9gS/ktJLNQiiA20s0OoCuPKGmz
lRzWuOmJxUqp5lJnvYnbCg3iKsPm5nIwNpYdcfd/irTehN9uNFV3n2wJO41rGSYcOuJmZMg9/JUb
sWB+lYCDhhHJsgyaWxAg05jxl+A0HEveeYptT+/q/yMijGYbP92bl354kaJ+mjEMvfJrZljkfZXE
1ttki1Fcfs+ktZRrxkFM4FyuJu/zcwS716QuiPLDc+eDlb7GsgujRX1lvR+HQ20IcCPZoPqga2uI
lBJbeQByBTyGSrY0GEu/+SVxn0wh23ymssXPbb5qiL01u7XmmkWPvZ13HwjU5c6hAEmuRiMmRE2C
45SWRsnoxeTeuPbrKq1av8Z8cJU1AqGMxeGdmP+2d+8WZsQ/vfZA0WSMmeNN3aIJGLWS7Z182mKQ
nN5jlpJ86t6A3GPhodjpm3gTxB+lle60IUfXAcz6yiF1UwTwmrfbV4ui25o/e2KDmCz/rrw6mxHH
Z479bGVryApybpaQJcmo+VJcXJIbtn13M4NdfRXilWxhHZXw4y9XfHbKgksI0O5jbBisFbeqVZwX
xj5txpX6811rIuXFltH0mRsjdAEOT8hmT4iVHyn1POYl2kq4XpIno646Ou0C1nm1nKW2CByqunhK
HnyLt7VTKX8Yl2bxjZBWiEe0BTvPBSS5n7wxF0mjJYpP8geV6ZUNxTtR5gN7D+YcIDy5VspSskJ7
sOBCBfFPVrYNhRPp06cudCfKLpjVy9310HLabtd9wnNMSzmwjzdHmRfgaMW5L3oV5C4ZBnrZEtS0
/y9CdM5zmeVMISQs1pDeUXD+vOGlHRI7PpbALpKt/rcHKSkpHG2w4mfcwx+10zwVvUsDi0f5Vrwa
hCBd+LnoJM2zOXtegcXMt6Io5hKWY4R2CKzMG8hazEdZ780TOZP8r8gksi34IQtf+hSxNjzYNjKC
4i/TLBYrdVo/AsM39IoX+g67ZfpzRWjlc1QFty6Y3o9tiZ6zx8J+vd3hTY7MgtwselRYnjStgCWQ
a0Mol8Z3UXNia7+VmPB0qgw8/3aMYsDJkr/cZH0Nqt7lBo3eIN1NZERV9nVYiGkG5nvQz2fBQ6qX
5XnQ97QW3hcL7MIWftAqVUXEqAgsSxRgmRdjTS7jB3rTdazxrVsEeYro3k0nBKOWINl5KBZe0YTM
REbdmnOsBMbn7RaSnfx2gEqaBTXjW3N8FGPCDIbeL81ZNa8wfNjaaslojWQUBKWMO9FI11FRSp4k
fz0q23sbF1ZaGsEcdilnCTXxX6Cqnckrcp5Yr5uEivnuYpSdE87QDoAgXDiMGBZCWIhO6qHm22O5
fZn6TKH5IdXl0hM1r+JqIWl1f0lpNmdK88Gidi8EQ1Bq5H89PLcBJ/vGn6zNGAhpqRdsRYwxXUjI
9JrgpSnLlmbp7kSHeW2tN5UNM6UUDE1SaUl4imJQdy52ZoS7pAS4CEJk8uUrd+se3cMAc8Tm38ou
hg7foefXiiw/yWdUHuZrR/piZTWkJvzNm5bItp7dLCEAD3hVsi8zCtz58+FqDugVg8cjF7scKkkb
lqPX+fmE9Y4vmlrm+7uAD53IYP6UGwwCxtikpDNc3Kql2b3y6f5c5gKyg6blJM/PA7Esnl4F8URt
HueBevVjzKQA083b7RGUvPlb9g4vElwwSaMeLtGoYWIk4zWbTfLkyJfo9hxNsAxgt+TVONhbxR+a
GsLPVL3/b17B7/1VQcEAqYRRQfftO8b+VKMtAt7gQEinf/a8Z5pUdCFoagQaWr0FvVDn5qGsIvxq
tvaet1YKJ2lm+cYd+SIX8Ls3IbWdy9MHElj+eCO2fJvH9RhQJii4ORNxKaVWYtgGNwlFSHlaFL4u
LW++TJY54sZVD8/dsqD4ehqRmugx2IR5R7v6fRcyBcnj0iPuipkd+Vkzgj+2Y5IPpIPPj9W50Ocf
zMCojfoTULNRUuAZQhst9bGOxVS0r3Gl3HwSiHkBZsoU+uCZFhG/5XWqoJxB20Sqf2DEbla8g7Wq
0pNrzh2at/DzVg0njOSyWytcPa74CLYKxZqDEdN54rE5q9Y33cNQWCCWL88Z68wrBkNSO0Nl39h2
bpegMZg0dqcv571ija2FI5uWlEdCIuOqjPeOQeREFzhifDv90lkemnCL2ia7OzwlrEFYhE80tV8M
wTZKk/mEZPotbMQzlVrC+U2D4ci1Q5KXoC1paFU6kXpU5gDxmJMqdiO97LSOaFqlZTxYhAzFWbX9
nJdrscNiltNHFWrZn+nmp2vcLde9ckeJ7x0fW9QhQM3dVWIaDLD+F8wVgOXP2hDbBXIf37yOV2ep
FHiyqsbJgJ++XPHhbztKBBcSramiSB5o9L/VPvMGhwXdqS4kVCMu0Z1BJETdbl8j6YxhbKH4S7Yl
ASOTpi1BvE31nx5l6EAzSzakOlY2sRqLmDr9ZKD9E/D/fHzi/5eyfPwDM8I9sjhUa+H+mGirYYsk
rV8QCA1efz+5JC6qhd4tdDumRzMjm7++8lSuoLmBUwrUIcbcRMypnTxi6Ss9ileYW7RzBH19r7lv
W/GUf+2c15N4d6eClxaAsiHc8YN5tez3rIKjYC0WN4OexW8h1t2mshnoOyDGT3AoC9caMcWCqeY9
59obV1MbBjdeCqmjeYCEAuf98Y3HLyf32k16j2faLshy5n9tXIipiJtkALQj0s0zZuwUYV8dqSfQ
ww0qhTM28XtlRFNWHwSYSEtmxnIOh7oBG8cu9rDxDxC5QA85WHtVlGpXjk7Lq89Us1y9eW0XFcOP
Y5ZiyKlLoYDnuOZtlGEi0wSc0oe5IkVI9P+wGmV2vP5250otZwKeiEUYxtl7SCpNzaNTQOPmCXdt
eKCjuFraZ7jJU9c7AD18UV2GLJ044zSmsA4lcoYU742TNuMkCR5e1FwsHDO/G2qAFcYhQ/tjvVRt
q+/poi0nBC6H2k/SgU8gpt2G8AeY/mhbQBDrhcRa6ZvHX/VPJgI3KU1n+OPf+ymrCAZCuPdU8LIy
wzBkih6EkVRm2q9x+PemBApQVfAnN2OTymtjQP+ES39kRko15Gh+LxYeR40VlNQR/cMzkhUVkL13
2cEeK3OpIkdTiDrZsQ0S8fMv2FR34r2rp2LCIC+jfz/P7yAvaj9T9Ke4tDFTYvNQwLOc/b2IM4z4
c57RPUsnnIci5QleSRc1+pZgW6122fmu7HiBiNOmbjbOWyFoxbGbEQ/ahg/vBa0vd2liss9pUSkO
bmsti0z8W/YBJsCWuuK8SXp4plViT9cJvqktwaKV2n3v3oNDv2j6QMgGcD0SttIPgIBHpM1xxmCF
DOSGKdXo+hikAQKODMscbo8IIDiEp7QBrm8/lUONSd7IGx5i1TrmcgUis7IW5aM10HbJPEzolLkd
SrKWnU48Mm3SNCr37MV394EhQBFDZQez2OXbOkjGIonsg6j6cejcULIb8sIjxYhXEExSFbT+KW7t
SqybjCdgLaYsMJzrIKMSkkTo6uWeYkZVal+JmIgB+RoWhRNZEu8m9tGSdxPVOqxy0I4t16KL8rD/
xEecx3d+b+HqkbU+9F81/oyhrfz+FN/f60uJw9kpWArWDb8kLHn2aZRETR58BNyeasPg5dS5uTo7
d3lJqicMoWwjXk++oBIDvjt1faDK0UF0Sq7jeP5pXpRKoZeCUg4Wy3S6j7/PyfxIeboiqiGMR1jW
JoR4mF1DCGoJNCfHPqdya+86e1rfHvqYb7XJ83S5fk2L/C4WYORU9v5UQqOI6wJhs3mecreb9sUw
HCJcr5ffYgrElrmDrJIKQZazadvEwNvPSOVGffpbtEZXsvoqQ6dD3/yi8yCxOUYMQbqusrA4MCNZ
1/FnuNbe9OX38fmlGJ2MtioYjSmWxgQyJAAIbU+owUodVlulm+peNBNMp+sA49NWkk+cMrikF1CU
4pDyci3BgjMaD4zD7YnydauN56+OjUvB7CkEtmPWmlrclY6ViBzH+ZQYPlxrsgeO/bt15pQ+mosY
QKuK7XOMKecQEBMPGq1eaX52SIoxO2AzbNcAW/FfRigni137+lp3tN4og8oZRr6kwld/4I0ueOjg
JkAJKW5Tf+2ABoCNAhG0G1m4QpicHsirLkvoLaMsrLZKvy7mUgZzi2v/YV4j47iqcx/Wz3rZY3Jn
1SXTMh72XVKD2eEN2s9vfj7KSeyXNA9IrtLVJO36L83ZH3ZCcAlyHYRgJXzqxdGa7jBJ05l8wqDi
I8MWd8d3IQrYMoedunVUph5jOR5RRgCntSBeB4dTr6vMOnduQ0HZtz+XbzN23LqIhU92UnAxudP2
K04VS6iW+N+BWM/EfC6g+0SuqdOXAft6P4WSZLixpFI0YWoNDufscox1jdVbwb8FV5ktMUZZr59V
CL0FpGxW/lvdmHjzhIK0jXoampY+arAzaflVx0s3ReGhw7CgmfiSUDUosbZSrdrvsMzfAQpZvxYs
cDTeweHKNC1qYDFONHl6QnKzEL4uYYbdSpF3JHakDnTMrUnshfvx4u7JUwOay9MO5FWmOzfcvzCN
uIgA2x/tvrac95bHks1OS43EBnoJNdGhI/OyW0bVN9eFuL5w8iQSmsnONeZKQGsG8jOMU4elbqno
ZTMOp7XoD4lnWqI08kszJUeKdAIuKHzDBwJX47J/titZzWQm9JLX2I45lxO3e8VLlQu03xhhLgyC
cxnFXItMAeT858VZTPQgquLbLxppSX9Wcy7jwxD210uEaLJHfX5J92uBXFF6w3f/3QDouXetFzwP
c9V5F1WVcAP3cvxD2tE68TSR65V6/UgXSnYZnEAkOP2UvoFeXTCX3ymL5Wf9Nm/jDGkLw9Cpl0TL
hF/g6C13SjVH5mKJrFCCrvGqaFJil75KOzNVbYk+gp0Zvd8hLkqK0Pgb582MPNkBl2pcGL3fmnZo
+H/7bvuPuiORtHE8p+0K15SzcoUsky4cFK3yBVYPtwnDw4hKxkhN7LA+IHEZoI+4KiWVCF15oczQ
PUBoYyHjv0lmrs9qpnkGNI4MpDoMjzVSNhRMCUNsNjIJxvO5ptw53s9WS42rIFvW5nSghgHYqA4R
5VnTOalChjqOfQpO3HwuFQ8PHbHZu8GBaz03QlcXg4Vs6kIQ+v0vB11iMgEInLQsiqsPreW6Vk0I
eHwXoA7QBI7Gc4ex6gcudjnXBaHuk6Ufwa+95BzFco5D6yZ7qwn8r6vces3ksB5A+SuWkjaQAAGi
WQbkQ+VxB18i3nIJv3osZnJf/fmpsk1BOPLrK4uLhJicaacZD6cNlEV6CH3+JOfHgJy/Ebq7krxL
pAkQ10FO2IPNOEr849Suy3oNSqYd+j2ffaejP+AoFkmlNo/ewLszeg/vF3OTX7Rvggqio4k7xkEg
0H8cgJDABU+wDvqzwUNDHG2KCs5ljoi/b3ewpGcMq2SIvk4OjTr4bqo2FUzzsOz9q6Qgdq8Bl2X+
5UMW2YII1/w35ww+sLfq5POIGTXGxPJtrEgLQq5GJUglgTXnTqFVG2R1qkTYBvP05cJdK5SUrhhW
FqHaeQWtNMsyPkk//t92R3dukmfq4nZevOCLJSuMoawoSESU/kycyGDPli8Uy3SL4pvdfuUN4RP1
MHhHtY11BegaWjwiXxmHvEwtyxtyUc88QXjBKqmepBkh9vByhar8EtxQRolQprMUePwja3lYK99x
bakY/qKXnoh7y8AuEw5gHBRlZpQb7e6q00TFqCtopYeb3nb0TGIeIh2IxZ35CVXTvbmQCdlHGUyt
ULP4Itz11JBzX8EzADU0OWfgi0UX8IHzVC/XaXhYywLEzXBeijj7wxvgfBvOGFnI7tjMKkRJPWEP
zjiuFtMljf0M8/9dlbswveEe/7qdulSyD6F/C6BT1KvNusZk0gN0YjEaEc9wruWeurVMALnI2wtS
ngliuiEk4ZTqjcIx+xe6KNjk91HZpgcHoac+zPGDqZUw60maRFZAPAY+DnNMSfRDVK/SKtztHNOP
5gKjVm++Yf3tic/yjP6aDXVy2bZGcQc5Jl2vXdStuxUDq6C/PYmErzaIKW3UsDEqnHHIND3hh4Hv
5LMZDFjM/dU4LDTLdH+XbE4JUQtdPsLxqd2VUaJ8TOZl8diJqEzGa3ApjRcvc03J3AQ8Uk70memr
+nI6+PzLbz4LY1UWknNMOWob20DpViQ9e8c5CPjxtkzkubSBhXJsOGHEyb63OS3UR9KDKYS3cJ60
FEJ9gsvv9Nl1RyQVzg09iPc7lo0+oleoiqN9Vmy0W7iqZBUbChGiPVKDJqg1GqBmjdkbISeQwZKw
7hsdVI0NbzHQptUhNaDk9ezs1h8y7Uq28g62Ud+J2twQXssC3EYRpYkOVsRjASOWRjkZN+q31pdU
i8N8rQ2KHhLZrWaYwZLp1anvShR4Bb1rJAX7xupBpPsTBKoxa50MJLXeUC3HMJnJZKBwtD8xB83Z
5f1fH8xhZ367IH+dEFX4mkk9kqq9PI5lej8cTfL59E3x1fn7w9Y5U4eU7XIsl9hulrP9HasZZ97x
9lb0dUVS5bZUeHzgkjiogUML6NzzImqDTFkRfuAK4TYxGHYw8s8G3gpvQFRRBI3AuE3n66oI2ABq
hus7kQ/AYC0MTjbl6evehSVeNighwmP07WpQ+P7pnTGO4LwyojKwlxWBBpqzwQ7N51a1lltZdPA8
RfJdQSNjnhE78F+TAJPxJkLyfW1d/njyUVY2CgHkT3MWRwJttsNkNj23IDPj+cpdCEVD6FLPNGgK
HEqWalFtLOlCfTYjY08b695+Yucqn8PqdlnEElIOeTHE1BVUAaJRECPp09V1RFGL6aOOaSq5xrLY
tpNxCekhQjkhFQC4SJFOMo7mV5rzATpfa2YXVKF8tz2+9N5aGz3W5JtsRHW7VkxbjoEcuKogdogj
TY7YLhiDfVrWVQ1TBP0Mb9RlBvfPHMutVQlFdjaUYWHgmg690NvRKjhYQI4qJAx3n0+Eyd1So40h
Z5Av0T7iVp2FrF8CzyS5KaXlgyM+lJwGRc5it3nGr+bNfhu3iAAZQI298Zl9DL2Y/oOWUjLcz/uR
SEbnDX4Ce6LDWOLrH+OLzEXUkoF+bTOq2VfkktjrHm2x/OaJL2D3h/e1Nk+t2lOtzB3ojwSI5boc
A+V7DInHSQ+IOc9gu6QFzDeG7fKXwfBC9x+FHZmelgBtSU+MdVXmnGc4QreL83+3r0knxWUeozjB
gkw14UzidKvzwVlwdLCO8Arp3hXZxVR0MLvl7n5uKVEJW035Vd0T9gOw7Q7F0Zi9ckTVryUAIrJc
ao6B/hY3KZ6zLi3Axdx7vhQ29/uaP+7OLbMT+RayXVGgCrfHHDlshE3NZygsh5DqFhuDqgWcQ6Ny
wcZ77q5CSXnIT3T4kpuMJh2E0XgUuwn0Tfe7KpYa59XfXTqQ/BVSez278AW/dx8+zhCE2Lzhtz9y
TegKy4qzb4uZ110UN4on6lPxjTag7t478/UferiyIaq8H9ks1/rQTauEmvvlIP5vT0RRmuAIyzqq
vsVrYFTyvHRum3mbOeMOdupZx2C2Mj34qGxk9jFwmS/X6KUmUpZjv1XpNBcHH9Vp718olSHrKcMG
FXkPoQVGudGVR6oTAF5fdfskcMaeL2ZNN/MEmBfHqK0jfLMUffxb8oXff1sbB4f2Bwd7/sVQCF/W
XR+E98Rhy5BPK1gVGsiI93Rjn5HEdtT7Q8j+Zc13DAcYmFpvkHQLRGz4UZavI/E0N2IVv0R+fk5J
Rl8avBsOAqW2EDLjqmbq7la/N2L7uv+zaNQ6o74jS8U31o5wt72gTNjmsGFGkxXFdYrYNS/93jjG
XYcn2LkHg/1FVCxVULz3Jj1+4kLMFW/jgbtc95+5XcxhKyVOLe26B6mUmUKRNq91CZ0RVmWeSYvi
bDkl4Au9a3gc4Xfxwek0hpi1OOIup8OK4oKZw6+FTfPHdzuuH1ySkvfhFIuzsjsWq9Pr3/bb1NfP
ObQ702m3F6QG+lsH42N3aHXu3UIaF/4jnst4/vlJX4nHOn+esrlspGIOUGua5H4F1ub57PmeX0w+
fip27vcEPBRMjQx+4GzVTHJiMfevaGqZp3ZcKECse6kUper9HH1jpS6w5oBfSktfJ54Lq3C9a4r9
mbD1+LUSHh3CK1bfmrsYiot6QcI/imc7lam3busdsqA31ZkWI4XmFqr8NTBLcZuXH95mX/EgVUAh
EwrPLf39c2K2GAz+e4XaGGnq6kagx9yALm2RIp854vUny4OE0VaUitVv/3DdwhLe9lhDFPcE8GcN
vInR+07BN5s6ThEm6BD6saptQWxzo43nTSCjCxi6GoNtd0d6JKiCSHIr5WaxUu0d2sJpBjidG37S
49RMh0nguLWBPaxaNa/b877gzmfYPN5xOPpcftL+PrUbZFGd44vCiQ8aqPtzjCRue1O2QP3OZiG7
xyh4+P4A6/lxctepsbrJh2b2ObYOD7BSbhQJ8TOwu5Gx/1w7FJL3TUo/046Z71cTJORvrHzTXFSF
OI3fTf3CfDOuVTl1LCuF0H5Ybfz/3XWhIeYbdglPbxe82mM/slopCep9ceXKUlzf4AiW8bKzgm/p
iSJyW8vtbg2S8og7eTIg+gfP1ZpcAIX7o2tra5OgyjDKy+kVuLfzojBdQfy5Csxleg2QxcM7HAy2
aerN3RZ5enYtnVUViKLaf0q4ipRKHfFKWzC3XI7dSgtRfiachaMDoCwLU48Af7KustlT6/P8yjJ4
fbE2grh1+7oyOTtvNC0YaLnVcrSQ0d2oL2+hdQPePjSved/kJZo6nglwh5F/W/+XWyYnGyphSXe1
cdWhj4vlKk7w2Qc4v+OzWjBWDCIaJaDMb0qG6taKZOeAb6ubEfWBCknX2m22Y+HgeARIZA8AAfoe
HeU+dUZbYg1XIRN1sj0GpbDoNeM7cInyM5sUku44EXqxTdXEUl0zDDBadkEU+JgldKmLIy8pkwDQ
rOSYwAYofF0c3mwzX+b20kdciQUzKGyFyL0mRu4sQm0PO24/MNZtg2ZW4z5qaut959/D3re+N2Mk
VICr4+hvOEIV3iZvkNfYyGLOwP8TBxGog1edCp0h1mfAK6LV/ru3rZSZNhZg9/7UP/31Fl28SbNm
n2RtFiH7Tw5d+D6GrdKParcCs8AOvzwG7SfGDeLNlACKJiacpw50xSTmAoiKeoWKN1yWa8p/U2oY
bTydj1JqnbiYW9HhWtuzpjEBz0kmsdOlZsi8w9tPedH1uTJdGnXd8JsrDR3wbrmDQR+Tqg8SJrh6
rEUMuazib7MqILb27qg9jl9NTXSXPtbjHD6bN1KJ+mpEeTsKPI3ydhAq8osT0JEZ1U/lum1kRbHk
RnBGcVVbvKLPDBsXAiNFUG4vBiUwx8kfM/K5bTwRZbfbUEjbRfoQHJMX9O8ZpqAK2rN+RWVLJxPr
m5nRsRJvIEqgVajmva4KUZIuw3i1LbOweZapp59p5mMrWtmpU7KZ7EyrmaDbuhrchzyaoc4ggov0
bmgZVpjuvK5IB8K8Ni4iB5hanObJI2GEgYuE+A0Ecv971KsoeFZk/s10HTKy2PpqBXsjYItYUh6y
65NrC9NfLdNgzesRUod7ehW4qsajoXIE0ija3/Trh3Vo+PQt6LXkzU/35/6prwCh3LJugE1iNVm3
Ayevii5FaPJLRUBKGn78wxNzYenPZsVYxu+5qU/Vfz9lhcm1jXWJfZPnyeRSHcqAmJPio71X1aQC
3d9M20TspLW/PSi2HbwBtGj9vRWBQMEBbIXk2He5zKjdgjqIb6jMIDB03YOafAoU2kuf4xptnT2S
5SmPwRvQBErGCO/Dehhm76yIHA5SvbDBbVWeiWROSt8y6bT0yCW7pbs+hAzHy0wQgvxvdEKMtejP
6w/QVenwAgunIHKyzUxVXX5MD8EsMgpQBcBXwGDcUsXEwgppEJVfdPMR8YNn9ABc0bS4/Uzk9kHI
GPOu4ApkSAYr2U4xBMlCJdRy5/ZE4LIT2DXlEA0ZfBGOMv8sloPrFF88WJ45/d6rXcEt180QFqyy
1Gol4lRXkaOHVB8ouxtjBUCSBA8hPSZRqAJuNXljtHqkmB37C1oPkZhYv8z4mbuEcewOUTJWV0E6
c7x4IlXgYvL3lW/LuNjBHQ1HESmCpvvYZ7EKMqcVfmX1rDu+MJ8xSUMVfdG5STUM6fin9jT82KtT
DnNd101yO6mE5sUHP+xClMqMcJqy3J4fRzlzSzXjBwblvCiD0tiUZa6JEgr13BDNZeb9Z7XAf842
aUcou2bJeHwG4xAV+rrHdZGjsBbHFjoEfqm35oVQfDKv+w6BmVPzZvaqDnwMovIE7KMDsABy85nS
WgjAceLcrCMtrCklC1LfekBY45PCBZQA++/dI5sTZjQ7h0UTPfn8JE5h1OSUkodQw/4UvR6m32ay
nbMGeamwtWo3b+GvdwVUB+8N19oGg5xv/5Fw3uiY7RTnBlydBK1h4RQyctuNLpW+W6UwppClv37t
oRb7hZde0i84oHMJvylnmTcktzJ+ah/I65KPNrnLw844QCYrdzBJ2UjB+uKYx78LyUg7cSYqfNND
GA1wW8QdaXw/sC0jbHV0YDBtis99pF/X5Yy1hXyLsaZG7qu6GPZCWkswm+gcSnGSwLrnk63nlNSJ
ehTFUgp561ady9NBM/C9Mlr7mdHokOM5jzjBTpQLfXyUCNaSz3ob2Kt5RU4A+MxJrcbyvt39uUtL
ta3+kq6btrE8p9cIbmiGrLrGkLFuVlQX0C4e7KkZL9CUkXJcnDPiIUzhSJLyP2LcM2fElwXBVa8N
GVSv187+R4FwnxZScTc5pyWRz+BPtbFVtVHx90UP9eTYLU59r6T/inbKEyUXOrcQ1Cr/dVH+19F+
p3ZwxeogWNaBBWVimLRO8c2x6Ls+oU6Cq/Nc+eY5hJRJSLH9zcIwXvSq72wiMnLvvPhlmhGZ7rt7
S7AvL8sZq5hBIziGmXqqYuffmeIUlz2gzm7SpvecqIhlPsRLJRZ0ahaYR314vHZcCUrOyXqNXgrC
BUAHjB0pp0/cv5uWsWWxXObBC7I4qrE9rn94yhrbpbTx5VYC6gWBJCEBXZPq1n4QOtxinmeHHWn8
W6/zP2eZj81UmuziS+Ch1pHjJqPybtmARRFP1V0/Gzr4T9tQ6Bol+hOJbOV9lj3Y9R+0f2rzMUCg
yblCwD0NhzxaDEroHFbD1NQlmHSsM5QeMFTdOJkdLjx/rWI0J6CTaVQVF8GRCPVnLN+klOA9pX+M
sC5BfgK1YvnFGkGAMH9DzVHdkg1kYtF5iHBbpB93aAxUaJpQIp785X5sMPJ5JppZHYx+adLsFzg7
eO1HQ0TXR5S8vHcvrJJKRG6HNTf08U2/hHoqQz1jJbQS+Woh2rQi+XLOGs1S4+HY/wuQbfNyaioF
HdGN2B3Eob39bhBpRPGzEIq2AboBk/tQFI9KOriImW8S9lQUGUZ/hLK2x2M8b54Ue7V7VwmsUgGT
aybduLrzOMTAngrBYvNoAWq+wCN7yr00yIQ1k0bN/e85bULNOoOfTXI5n8aogXmtt1nNnpDteqLJ
uFfHX16Hx49KsjejGNwMNcyI2V61okcbKFGRxTfxU9x6geLNMLjsqDvHQnH750K3q2C/nyLMbmoL
0QzCnwZogImgkD0L2Z2aJx4JImR9goILP9qJUvYf+2h4+EKHDsdiZhTED0UY0XUDw4FE//cuG3l4
iLXGS8tqccNB7PqdJKdeOiMObquc2vAx9NhPasYqXuQ+QNTnOn2cXtD5N4+54FAPEb4htX7iixyj
FUprU0ZLuXh/bT77UB4ZodVJVY/cEE4ij6etPzFjIPTnM6N3KQdrah2ZXiP8BzET2kKe5y6Qyd1+
vR1k6lC3/GEoYvv1jqPih6veFHVWW4ZfOswQKL+tXbECJ02QgcbWZ8QDoBEVFWrS+Br2XLKoADJv
uEw6LPorW0RFRaZVwKUaaE1Yq3fu374XsI/mPjbv/n+hzwgEVpZ4/DAWWKyukwM60OWu6M3j4sp9
VNoUli+Sfz/bZPuUu/bTFXc8XGE6zqzXjNwQsjvwxBBmoBD7q9O3uiVi6XJdguaxLoY8Sak8qmef
jB820yWuBWNaLVV7m5+SCG2p0Dx5Ng08JZPFymrD7gG9jhpQjBVNUjqY1r4HKhfg9Zidp0z7VzXz
wxI2r7NnYG7ciK49Huy2oB27ELE+keBXuYfPWG7L8/Xz1JDIe09QkBWXILjV/Ba+mXzglqjBtatm
k7py3fi6w5PhmbSxeBLgJtYLkPI3iWb+PSkxEru3nq5EM0XksdkXXyn7f7oP5qpFyAp4Ojakc8ow
Z3EYfir3QV043gawb3dve2yB1RTk0A0HsKyytoXzOw9TufvUjyu2agMd6/5LxOOfpP+Wfs6HPGyR
QcvIAI7yJSoioeEuT9lYMNdMp5xM2Q3z5EWbc/OUN0tVzBLvukLgs+bh/vr8MqhCaKAj5C36MwY/
6JsEERIGAV9sQ1ycPkytdDvSIExcahH9k5lAemKOYA/LIIHoalAZ43wqra74Ppn4XWQHLA9DEf5Y
b9690UX73cbrbXOp7OhiD1fkdXslQ0Y2c4R9Z5/eep96cRLuRY0BnDriEYvcqLZ4VH87DU+nx848
EujqJ2Y8uGzO3hgO5lEXx7zCas1f0QzgyInNxg+tvKnNu5UD/GB3GE4Gs8hBLC2bhjyNwqbqDHfw
ZENeQBlaionb8gay6pSFC/wSZMRPyeAT2+t+LdG8YcIglGAXmZpNjFnL1ZnBYOXmfHXTQ8d54Sna
CbXqBUctj38pdmDz94ViBmhHYHY8OrIofX1nzepOb4/sGdzn02g6Lwk2xMWgczqRO+JXDITVyEOV
fdk1YFdM/YkPVsVfki/Wqbu6H7uIIUiG0CmRJVi7jBb7NiB8GK9dQYdWzQas3TCMTrnN04UZ6WJo
6hdRm3q1uVyvEp2H5R6t9uGveHliXbPPBzdYj5d/vm+sJz3WpkFEBTyqzvkZPlonAae5g4oZj57q
BxWKpFA00n7+E23HiyESebBvjbtOUzxdTfU7SP2/Rm6gteavQKBKRNzrnhNZj1tE8ydj0x36Jf20
mAImrYiXhXVluzBT4ho0sR2yesmqFyHxq9/ydBgGfvPghAGS3pQfJFJ+2B5/wHt0mdaQTP0E+4pV
9VzmLyeZWj6NvyUM5h6tiZBsVx+XX4gOS2HRk9zOgG+AVE3i+2Tbo20upE3Qu7VM6AMUpGSUHoL8
3ogJ7wgmF4lrGARu/EJJTxy9ybm4T03gD2ZpJJhs25ZKqcFoSSeE6K0nMdCcrZrcg9sEEtMfWAb8
msOyjI6J4WOwIGJ6BJOGcJzgck7tqjwatyLIGK1XRhxGnPgfGTzaHu+uvQYZJhRfqWlOW4wt2RpY
/hC1SeB2I/682LKpLD0VbFnJhdm8kwuPBKSvSecUxED04x/MdpZ1wFBB66UmHrF3CsOFUgqiIfIl
wecsgWVMF/GTvWoytFlmvxTu9/OGhxwojNONVznUI6KFxb5rndZHcpv390gD2frgEdTQeJb0TYWA
Y7aNbmDYzABbuXkZBzPliOTH40GaL6zax0iLBHMu5I0YQigxo4+9eHlM5mTiMRCztUJSTuq8zaMU
31P4X2x9Ze8emJtqD4K98Q+0BG0d7x1ZPXaWVoJEKN6BfE/8N73e4UAmkCHccwLawQvZ7UPILdor
Jf7Mu1nzzvtb7MtDolASeJF1dciWcqgMEZalTCKTmoqyQ4+m1Pu1roPJqVuy7bYcgfAlv3rRezES
ibc149xjdTmL7e6TblQnBSLq512o2xdJKsCPyqPGGW9zYuYf4lU6g7NJc2Yqw/de7J9vzZpYbNdx
eUbXwuZ9IlDlldx/7t4cSBd0qc+22Uct01xzJZmZrydRHhXBkGS2R9zFztnLZZFHggEg4113EuIF
o8fV4spbrZkoHxL6VoWivy4dTcrFZnklf6K+d+MxoKawBbSNP2b1qBpAUXQvycB4g/g5ghdbReis
ovbUWrhCWephqxcmRHlz49Y5LDPmDXbfJ0RmQ9RdByrBQJpa8f2TOhbrmOrDgspmCKfU2jw8aXqo
S8hmH6LScV/oBu2OFhCCMhsgYh7TYLTB6vJ5A86gX7CjenZaXJDouQa3dZduiFlNLGS4s6vTHKKk
p7SDPtFZhFWfZ4povab/QL3d5s5HbHT/CPP31P7uOQ5/MCHkE2xDHgF3iLOKycWTeHuvsStab/9X
09PsBhs3F8u/hPZvh8FxqhcMHSxkmIbqNHzkwkbcwsMMBFscGqYxi4ZgqaBJeKxiirO3/Imc8gEl
SI+RyF2guYUHASZFbeiCOozr7yIJ1+Ph6IxoLi/eMjcsCj8tB/DAarV1qIgTHaznZjmsWdVCWnZg
CiUTqw/fJh8qaQ4SAu/XlKApxUZq3czD6+TlDFhrOe5RzDXZ5/j2NJAa37P1UcbLSkUzfCNhuG3Z
HsFWejEty0QQ6+4UIq11JHcZ27Ia4z4kRf7kY8nrCJ1kNY9Q9bam6GWgStZxc+d9vK7HjVntD2IK
PIZ2QwW1CBljrEjcv/kj6HEF3olXDQCXQjFmQ8fJhgznwhuqH1/u9mFlRArk7Gm8wOVArBw6nAos
PjA7iVX+fSaz4mrg8/GNs+SxZ+SZ/EHwgCadod00J8W9DWiHpc7QED0kf7egHCK65hzdX+udDgmo
UE9GGBNSsIfxFpnREMj39j1j/z8VwUgvP8YpHtMwAF1AnUdPA9Bohoc1mln02MaKgYIfpCVS8Y4b
i03p0KqLL9NFAvjRTrultKfwwuBq8SUZfK2hDEiO22JDmz4pYn6EsCJtooEkZothwRhDtaH6cy/2
6A8A6QccKKfiYbAhfFwVEgpLhk1SYac6ryxqTgH0X4WUQVe6G+/aEVkVxKEf2GON983v7+o3Xua+
To5chHxMxQTr7o0eVbfyJAjlK+dkP5MwKROFhhW68tvL57g9iGrWKnFH4tw8mn8WLJjSd+ulYOCy
yp9jfCabacr2xbWri4FewsRhUnljKEflwNFWRaT8ZfSFVKd7fOkbD+7WWPJlAUycn6wu7r6BAsSZ
10F/y52a+aBnQh5IfWTopOnE9wWfy313wroECCcbp1yff7ywYXVtjFwyCHdEePG1GzLbsw99ecvP
65+ZRYP5XtHPx/V4u/taQbsDkoc20R+JPFlPu/BOT19Ynyzl9ZQt8uNHFItDxGhV7v8UxCQPGrzu
dvKE9187S4FXcgVCWutkWGPYD0i/hBvOZIdgEbHh8X+LrBhklQV7kK7EgCmtZJlwrO7H4qkxbaeY
gmYaewmCzgDWWKQt6tqlIOV6H3MQ1ENY/nEuKRyRQ4k6frmZmIJ7I4tKOQwC8R4qe1IRIXX8YgEs
x6DTWHDTD0Sh8zV0vMVkLl1xLm+yudwA3Ye1eSJJ6LFeWBYdS+bvY2+16QePsRXueAMjC9LMG9tH
WQH5zLlE6G+gMmGgxoyunnjfuw7lv3RAQXyIhDviYM687nNRQARUXjAzivT1OqXIZ+xRRL6V4mtx
kN6VxLb2H+68gEHL4yXXUWTwq5LWmBkVf87RkjiXKC6TFuymVaOwwlWua/qQpL8czbUBWjVFDZof
6bRoCO/L4koKd+JDU8ajFSlu+GB8L6C/I08VD6adcENj2WgjZYpcW3EOKfx9pRuRuhSJFM58M2tm
3MXbWn/xb8x8l8kiZMbvXInD4s3+WhuMpk21XuXg/R0XqDt8FMYu9FMqnh8vOnS0LTVzoAzfkpei
+4IsVhFAKP7GyYSgaDYstAs3vyH2/buH05XcA+1p0E22ulTGIBGbeWJ3FA2nIJ4S3qai2YoAtdb+
UBaP+E02gCgbEjOqADe6aF5/eFE9ESK5Pc+tAjfTYMOc5fyNMM3jtMPjmiRz1U2+QgLD558JMnLF
fwWZgzLuXkgrjnunFvgBYyggPxBps+BhXWKhYyvyEFAvzdnz2s4n3FUa7PxMrPFqlQmianBS2U4A
obL1VUUXNfMa2TQIBDhHbx9jv8x4+qKeXNb5WdUoVblgZkPXv4q87S4Oka9pwHr/OjKfd+PajkCs
Spk2OW6vwQ9Kp3tFIBOsomhKg5Iaguj4bAFUDzocXQDxyR9ujYWhoIES4IwIuPnFmiWsFmXXL5uj
Vilrt9kCHaFQsmD0lqhE24tPXTB0TgKh195RbsVJpKrpqJMznClhqCoOQSJAl2LzoLN1XGXOMCSd
wOxR+J/W1F3LF9cmZyhIRnHBGAt1vS8zy98u/Wtsn8MOwCucgYy0MBXjlcUjJHfbjknnCV8hN2cP
QiQzVxYy2DZr1NtcvOdL3XkUpcAj4WbfIB6NRYXBQ3cg3oE3pKXEEDt3KYt2yFCCToVeMHTirjwl
/29VlOezEKIRhEgLY5ligW65WcylxQ4GqM0KVbzZYiXZIk+TasUTxQ9YNAJeBGBm3CFsKRv5SOHW
vOk1IO/tx0fBrJrRBsbVxtHEp9XO7v42Vz6KYtzggSLPwRKCiyyQ6yT/XvHbblC1k/2B8/h8huA1
s9+Y5/dYLKs+XFenEnZe27NryPGSd69zs44nbuHksK+xUrhBk/5ckbipaZR6Eo/ZBBwBfPGvBMZE
lFzyR/S22r74APT3UVcSOHoNMCmWWufmMjN0z7GGd1POfhovw3LGVyjhUopY2n1k3HaO/GRMxB1+
6UdDfwuMe0Zz8VK6qUN6tsw6XFYWo48MW7eSxGowWaxdFUGG+E6gBs4zICALi23EhhKOykfUWO3N
TtI998Vmj8f9kWgFJ+WPayx6cfqdTJkT4BYSptRsAeRCBkBKpJ7hQnMEWAdq5ptsLoQOt3JyD63t
9UJEp/F/86Fe7ONVvLZ86pDqrSn7zkIKKIjM25D6yMtDDhP6tl4OCaYcNV7HGTjuUngk329YMo3P
w6ehEqK18b8d6U+uAkwAYkQE0mYkyshQuiz0B9jwalTdpvCDrQcdQ14bownLU5/pTcyQ9+WGEPbO
VSqcDQSEpRXCaRxXUrkUxP0i18OWOcP+Oe87WoGespTwH3toCdMf42gljE2jX6ocxEPS72rXGadB
2Gr1xITDDRbftvTkraaJd49ccrWiy2qfFoFw0onv1YJF7E88Hn0Le+zUzhGbbrY6f+T3ysodMo7r
AK9PnlJRFDzVnvcJhBtahQd6cwBiGUfZ1ltmSnJjNAZVo+Y/o36JWhqHGYoRykiQw/kj2QU0tygz
IzGzxq4xe+0HcsGvKw0ncwJWAK2fmRyM0AUnG1DM49jkpRdg5cU1DliSQpj5kZs8Ke1c85eUNMb6
fwjNSBVtY3mo+hMKlyxtVVcFbNuzF2QBRSiPypLRT4kihkANLNHd0K3Gi8iIKl9TQ89bniK9H5HH
wN3Nf1I9AIYABrdsYrG0e2YQW5bZjcP5wh4T6Sb85cYsLJZ6H98Svq2XERRdRRfsyxLsLLWtiaon
Vjv/BYX2BwWsKy6xavbcdZIZAfRJ8+wl7lNoHYJgCcLVcuphp6G1ieWYHklouHoGS2TkIJGISiBU
qM7SY4P0t/0t66GMqiyLu4M5ZgRgcaBHE8Th5B+NchF0wIzkhnS+V0vlzu+gbuLZ1EBCpsbEgnpX
ubBFozpEoi5B+Ql1wNEIkpb5pZI2GBKBSCntr1lHdSOYMRWJsw/El1csBmJJ73GqaUDiLcIrmExO
OnIDik9qQvTHuaj2n43+ZMndeOw/TbeXoQVbKOHJW2CGj7yFuOxEpg6lw0thKjCMexjiCF9R59JE
oCvDFhmPZe67tySp97tNwcnd6AtGYuzzTU8hMprOXCdqi32BcOwI2FSHQtnylmoj5UI8kIHpOdu1
o3XkWgQ/aXQzOyZYcjkqmBjD0O0+EMMo+b2GJkQOXe8MPt7M2dSAZcyqsvvWrBd2CwkbWcE0HmXJ
zSfmEDhlsMeqQgIIrD0ZyOwUMEGVtMBJanoXMJ31ZTnw2Tc2OX49g1V7m7Nv6EhsMBnm8ojS8rh2
HgPZy4UHYo1+84eB9UCt7byg2ES5zB6X6A0gEAuadSCl2idMT+F2tvtE1aeytO0ZIm8i0oR4rHGE
oMoz+dhEFn4XW5lGbaoSZGfY6jpPzSPhpgmTYJICRlfmR6wnx3+PY43+jxSe+WyT5x93MwGKiTK8
MMribjdSQmvbw432nHe84TOPe4JmWSRL/FDqECpNkZwwAgnvxnugbhB7rNpgFBqqWLjS0NyS01zv
+okGeTOAbBTgVP6dZyqSTwZ4kifrC1XvVKCK1DvaD24OfDas5lwmn2pH/2TI1VMI7EvHHbZ+14gc
tWfjBJi2R17nnG9oufGfoN3gyON8JH1wENbq5bBFWDfygA4wrGcQP8lTZ/H25M3CHM7f3//QSErk
0VM0/OGfS9jK83ai+DjGe7WGPh753CSPfmzKIqV4FcLOG/ZBP9KBMTf6JjrXfW3jPl95CB+ZDn+r
flhJU5Gebww156D9AljmWdqWkONkNZ7cjOOXph1VNaz2vFluBhNIM/b4mKJOOrfi5nDTUTuo074/
wv6T9S8qwGZPpQ/9PiJFE3kSdmlfdGoWOR/297PZiL4T5tNllqoojsTiU0wJVyq5FfvMJ7HWafUm
Ua8yspWi0Hc1L9jl00JXtFg/26RjcynsUrbM5jKwrOWPef9r8dNWtfN781gDvaHIb3wgomZYfn6O
JjB+FnpO2BUm84BO0rr4BNNKQP+bn4n8/TJ1HdEgz1twDpRNfc9Gy9nz4DPKGdJfYF0xpUJOm9C8
Ei7MOyo+Anwk93wbUaUOhc4z7wB7OiQjDZIWE217GDo+Z2r7fLj7HeIwipFTM+8g97bd8yIL+gV5
QZI7KLt4FqyI+p6fM8BYSroSEAu08SlUz9nXNsRvV35LcdUoOunPGY2qh5uUg2pDz7aWm2lvVF2a
K0Q6+mQOBLID75a/3lmA1wGNUaI6mVKlfvctl5NGlh6t5tJ6YGlqHK/nYpYOS3LcUPtuvCH9RcPe
GoZ0vu6/6HXSYi0NTDJPIEoapndMELY8zYF0v+mF2ViYDjnLjuK1GlQpM/QmGeygdTRURq/6vui1
fLVlZXmMoT9exft0K8Yf+Wz/w+Rgm8ZMsUmoxQW66E5LMki2vsyFkkvIrrSWR28N9sCfcfzprVj0
WKB+e5Jiez1OL1oV+5A6Q3rkYSX3e+1mVJCG4umoO6COp7f+8LoVS6e2aLcsr9A2eDioT7FWxdBj
yHa3OT4lxzMR6fvj5xiL3DKjHwceaCjGCi30u1JzgGwwjrDd6OWPYjIGkr8Fae0P0TXboaMvPy4l
ZMHjbUTSq4kAGnr31kShlUPsMge86lML7HukK5vFg5hKJhsU/m9zseY0r8xyfDX5ibHLW2YYi9yR
Rdxxx0iRZUzuO0k5MDamilbSKliOE+hRv/Ch+TCCdYxzQuv8MGXvvOuiBGkaEcI6grBMTwD7vFu2
fjxnYSzzO/Vr1/XpyCd6+C7u/2MFq9NsQ1NLgCelJCiRbPhLHgWkCTT0Q3hyHV2x1HMF/t/bFlXH
weIOQzZAw/pjU2fiwEL+sPodCj9lw9GKsRRGctAXLJbD8aUqkDH3ni7IUcew8RjuarvK5medeFOD
rNk3akwfUYDWeI+fpiW7xTr4LM02ntJNRHWMbbH8CXZ/qGKF8VDAPD+IbV7qALjtMGsRzPoAiHtM
VZAbALAiQxVROkYAgQtGyL40t2lCNcmj6XwO0dQI1UGlrr1gXf2NufKuINX4MuvpAZuYRjK8l02x
KZvtm4C/Xy6EUt3zysJYNWMBvfVJ6ibw4aNZnJUeB3Yn+x9IiKVqAq60466dgGEXHe+jNXt4uS8f
qIYPDrXmxPLLWjEXRZBzGjKr52pVhsqGpcyadjXaZ31+Nr5vz5ODIRPZAjOBC4HlO8eg/ff8k1o/
2lY68WTvY38UB+Tc0Lfbmm5KjRWvs9hoxkPGkVO7zq8ILNCqK0jb0Cd8R4cEcP2m13/h+HxVtOxU
WmUmtJFwfKnotQun5e0JY4XgEkwX0i7mTWHqLqBZMbQ9Ixctbb7fuc3UiDcwkDpuQXhIn6Q5lSis
mKjy9bWuDDFdQ68NujCmPbn/bpWI8IZXYeYZRPk5dbSNiOGhY3/QG6cZ3Jd4Lb2f10fc5irRNuJU
CNAIouZgC8z1jwBxqa5l7ht7Cfm3LW6qGmVbdIrZDH7DKR7FNDkNzkaSlQFcM90HR0h8GBj5YLpo
rZZOQPIobrQC6VQV16coexTDbm4sh9LOJBe3l1GibH7PcVM1LOUxc4PIF+a6/WW8sU9vkTPcAUvf
zWroqZQrcPn6fq5r9YmL88tIN4eadY9ZgfPvJ5HVO7sEZ6rLEHXyMU287z3Wo+IdFIkRb1mnUU5P
dRJ65ayu8C9bHcCADFKRoFt2macF0FMjo6p+46wc+NbRzEYB9J0PFxtEO+Ao6ti7Rdmv+Yc27izn
yLNWXdqkyjijriLoQxUv153LQwzKvHYKPY4I9nheM/1sC1yi3lIIWoM3jYSBwA2sIvRKGFJiX3pn
Pc3zBMO36mive9Vv+FG7wjCMp6u8J3ploE5SpJYYuhXLC2e5gqTld51Z4IaIOdOJWbXnWxd6y3j2
MPgpXcsO8MqfkKRAgpAtmjDFBzzSgmactJPzdjefvpjA9L7Y6m/l5ocU4i20fl+to3OJ7PmW8Gwi
RkxKSvkYKK6eYesr9nX/C834gCNx41p31TyS/biAyMu887oLabyBxl1MqEDHTByRvOfIC5rJBrkK
L2ygUEtWq4hAzVTnaEHgBH7wDzd3o2K9Nl+7jb4tSy/d+Kf9j9VVHkcdjRrb/KgkAFMrnb6qYHeR
y3YZbXKs0Q6oE8AHY74uxN839GQyk6dP7ilkh+5vAS4u/9XjuaA0PzrQfkIyWETrToBsZUv0Qdmc
Y1FZvJkrWl4O/SH0Dn2jJm059uMKJOkIDeSARq9/HOj4Se4H7nVBpMn5FM33t19BrfGMg015TWxR
gIacLNeIOS9IouznqRrbbU35KJ9WFgl8yFeLdT7Kat9/eOpFvSrHvL4YoyC4rr5Naj6iCoRP19De
ZndSeTcJ6+1a7xaoQf0NBES9XzZqFuxfU8GhSsVfIgPkUpKJ4rReLodc2Iel88hYu3hkxCw9MZ/P
+xu9jrk5tEf8QsAQUfxYS4yDK7iqreSsGBej8zXtUB4qeLdY6wCBn2qd2ECFoBB882AsDfJKTnN1
LwziKyDcteLNPRYACG0wEBej/6SO//cwPaKlY6/196qNu0gEhzu4euIOVf3Z50qyxs6hLlJORHuC
atnI9lWNi8Zh/sFc4jVWtlRE//HA3d661jtVvgHffKvb4CBh+O/oKIQfzR/hrk5sGgoQhYgiDN6W
6L5L2uOT2gkIune/iSTkZbFzcIMGimiGc/1GLGB+rvEGMi6HY+yCixl3mPzWoq+7AyISOm3NuIJ3
d284WFxmBxURbnI2omuZHuTTCM60pqkLVvY0pUlZUfEWfLg1uA6ok3ABa9OGiI7iofs4aEfAAVwS
PGhR73F0DHJNgZRK6M/+Z/nuGEhbMpvghExkdZKvx6sStFGWNUTLNRAyFJARGBWv7YGNrpfzzpog
/rOuW9KPurXyc2y9Mai/r1Dem9cmy7HhMZP9Ufgi4NQ51zJaHwNGbGPD17hqsM9Hn9ReWnyEr8Yx
zqN0rf7Jk+C1HDcl/iv51wtXSM3SSWgADSDVB9BTVjp5G5IYSWuDUrBs4EN7bbwcOyZd5M+MmKz2
TCQYzXXhcEFgMpNAUYhI0Y+Txt+r5spSsgdPEN3WmBTOkPqr/ZWHzwQ6TWXygjIv/993aB70pnWX
TqoGKKJxxbZQ5P2Ruvh6jUV6jCcTdhQoIpcccQyqgiWW/sE0XKGHwh5JNmH/247T93WNbDy5Jeyn
3zjmsKxo40AXe+fazSpX3AgUIxNgIrsttSviyhGJXTJPfkLZXUeXkafpV1byCdZlB02hJ6wJH09h
lKlClbwqXfFLgoVWIHlKq7Rt5gOqcebYf6NS4ncln/0oLkGQmB4V4NAbHDH5iRfMPPZwNDMLPpey
lmrv7GM1VyVZYxp7VxEJYEvtFBZOkWJyLVB17abZuiG2QKIn37Ux8HrZZSOov7yzHXiYw4oRB4Fo
gAqNp62PP/OV7s8h0mZX4rAU8yQsIErGsHz8IngtbUG5vqLnpuvUAOEpVdyeSAuN1kk+14oGtLtq
qhBlrFbNyLsdfOkUsd40YRbyFM0w3PxqPnmq5izA5TRyvQtHw2ITBVVtrlxYcmAniPEg6ulW2pUO
KpGTGuWZgepT/F//DCpYSQb1hEEd1Mf9Oqpdo9wnHLZQ2Ao6IhZlgMKnH6MBrqV7Qp0kzzGfhxBN
IuuxEfeaPtzdWIQWTbAPA6uhPPn26+uPYCS2QEiyW/RcId6Hsed6FTXuAUr/Ar2ol8itALVraZzp
OKQzgn96dpXrZA5J9unHaKHSodFLkQcMGIby+zx3NpUdytX7d9ul3ax2sJN3mBdXzgmsxyPEg5Ls
OIiuewG1++t1u/7X6Yq0gwEgtZRBlhTP+V7P15r97N++FhnLNYkQa734iivUa0B+JU81zpn7lyiI
ORN4UjrU/BuDno6VCkmTx+p/KjOy+CqdzWi4GZaZSf+kgctqyheQu1KmmDeqIdydO9YVyYEi8L4r
z0cEbWs7Oc2KwKRACwuaG4Bqj3NryFrISmsdwvnk0jGpZ9KupCoUUMBafmDZu7W3Z35khPmgGKKx
8rLMFlLgk19/vVKwXy3rkx8/1oTP2Iz4iCK0/0Yv2u2nqWkJ3pJp6n+dcyEC6imQCGXy7WaDgGST
9LJ1DT9U44qr0cI2+LNB0PNnywSWoo9PBGWe8IdYr0g6Yg9wmy+PZ7T57crJE9wewZoI6QP/d7bB
zuUJJtvm0xvjghrRVyhAdTYb/LtY9NwNb1Te1J5OVpixpmuqptNf0nYSGeOU+e2nfKAwNxFK0wYn
u1dguFyjAg8zzT5BgjF+oUI+a8oYZRVLIbRcY6fina0Arzbw9mPMaM9SFAru6nYca8IvLB6PRAb/
2Lvrzkg0A3oVuhRTFqygbroDACKLOAI9npIqaFUSJueua0FC3OjVitu0a1K/6rkcVJwp1I4jm5pa
pXHKr1FZODw2p3mhVJZckxsskQhcd4Yz1Ei9Vk6OY7gpbsvQVuaM2vLLk6vXW+fnsiRqHJAhk/bn
HEAvudygQHN1O2YUlfto7Tji88qX0X16yU3uBulpd/F8key1hajZ8AxJKx0e9WJdsUiD/5bVEOYp
uV9zOxZa4xbJacMfXNUBrZMjeZVq0nCZPIS2inMC6zrsrqG1nUtQj2lw/h2l++SS18eCnGav8i4p
+SBnJRCdnHvBW64mlWegx2ycQOdM3JqXel79TtFxY/w6pTR3fPV8Ts4j81njoAE7s2a3uuQp9gry
HOyvzIGQ/OBT8OVS2J5hZAbuqjZUXUHISRr6reEpIVt8twWBl7CkdcDjGmVGMeo3nUhYRQLRhGFU
6qHUPKOemotxfUZwLmxCbtA4PO12sOXVs8cArwizhoeGr0LgiXPOXpRGsmj3OfmpZdPzR32QaY+a
2Qt5xMSq8WXJdkv4BYZzCF1Q7sVhbfuGM5Sc9Wigvv4twYhhW3xms5XNeD95zRed51LyBXFiWyNn
uBupyCLz/9T5QCPZh94IkxIa3mJCHQ6g8pUo6Q7eh6JPtlPn+3EewBYS6XRbQJ5PfrQqi5F9a/Dl
+G3vlgfaqRHkkQeXdpRiUNlbtVudY53l8KoHmOc/1Hufp833r16WeVEU8bGIRAwFHr0NULrFzJQi
tYBQclU9oBKnZaA3KyJFn2doUK/cGsAvhZuZT9YG64cJ0wcsTl72zNcCVRzWAKBJpCKDxDEx+xdT
MvPoUFk9/7uHb3lWI4M2wOowHtCQmSQTntobtBwmBI6xlleID5YP0StyJtFV6IPU4hcYWXW6j6xz
sIZuRyn5Oo+qZdzQnQFdL0mDeUrtx3nmMk3reXxHzt9yl7GIeDccJ/1WFC24euN7zQ0oNRvGDw1L
PaLOudk2NzSnro7CLTQi18Lta8rUmsMcJouWa99K24OJmwJWusNZt3XJ+d7DxWyjxEZpGZbCIdqq
0+JC8ioQoLNrGucheW97ifNn0t5oloBt6yeJm6SX9FwXSC7iJu+JO7+FXQ6cJq62ZCSvcwnjp3Jo
o1rTkGKkA+4+NZKnDmqaj81BehA6dbA35dpzJVq/w+e80a5DSPbVsb37v+D45+SJaEhQ0YEhXKvb
f6ueU7aNEJhTPgoyenB2zIalNpbUjLr+EfFqurzmr9fku0PL16BwOH6tIaUwDlQMacdN/Ztk0rIa
0DwlOm0quDCJyOTt/8dojZTlqgapnYYVzBAwRiVVWFkVb1UYLyMucvrwOUVpHtUO8/npYXDzrrZS
KaQM/+ki2S0U2q9SBVTx794W8AOuGNiy0YgIYX03SAJajyAcc8/mGyDNvzV9X/WtrTWVqMK0UZWb
9sS0uP6eVgBAskunZJ84KbVZE3LzA/bN8vInzb/WHmzoBw3LjIukyJ7VTDNF/lXsimVvtHc01cVR
/m8NvsROji7OR5DSUWkP1F/TsyqBd9qKlZ0jQw6PmtOiFjvo87TT8lxNdy61ylAxnecSR5I9Vfxd
F0mPXyJwXkkPW3igeCu/RzQsSgh9pdeQMJg66inmsmyOPI+Q1yb/l5O2CPh0vj44bnpD7+xvHpLB
z41+dYatwXKvagq3+79MgrBS55J3kRr1FrP8a6zHl72Z/G5oh0r7vMzxp5WMUtSiM1v/165M899p
oAOG3rtq5vyrFb8qcD5P/6Drrsf9AFpoFnZ82+VAnJoC4ORz6BruFW4I9nZOymL5OyFwXhUClfhl
iO6P2aC9m1KYvlWSnI/ZzyOGqSmJrwQleC/tgE7Y8KtlgUQv9sWoN7PKhBr3TqbtXasNmAoTSb1Y
KwltXUiFtTyCGa3WIVah1dxLEwj93InX/aBO7lXwOn5Rt4wXsmuFlFXXgzJm6Lv0y5G2LFyGxwJo
rKtxSbLmHp2yUUNBEyLOPHHbah3K5Mvt4OJgrDSXl0o7HiH0S1L5rFxWiNEnuE3y/QK58ooqmHHI
dXuOaQnVlKjGquY7l+A/KJNkzwUKOaaWNw75YpSUbDUzEmymA3gPn4yNIml5qzDt3JCEYyblaVuK
w4izvqv72UjgZY+XR0Nq/osu0m6txz8RtOQhHmqjSZ9IqJcCKksxIkpJWwPp0J8U/adVSR8ftEup
tT6hpqgaKaeBIDGl8ehu8EJwaCknNSshT+pd8mNgRvoCSS3okNO0q3zzAr1/BqfwWzTyVKAYfreB
eXNYlhVWGlTx++uoh9UNPMmM5ad4LgcY5l71+nCxytxpDo6XsdZFfzurxU39F0xo6ab7lACJD1kO
BWrkohLOzc/aHO6o6HmSvzN5+pVNV71FFE8PCrOub8lIAUH0fI9AhUxeGCeYO587t3TRgqBraso7
Xf9+ghGZiTpupJtTxFXIxNRFIkPam4m3FAC/Pqu0x6w+p4Vbp+jwQFa/bHMxnHulooxZnv8dOQij
CPl93JwGn/WWpoFbtE7jj4+vMLt9vdmfByB2KeHhH7Uzg2jX5uwC3FJDV1xYQuWU0dXrMr1mlPJ6
B3R7x5k8C1CvfMiQ6mDuOxv/PUZ9f5udEEv1trvX8T3UP1CbYksDtkAARXPlii5/fP6qFZsghR8y
M+czYovJTfwwj5F4aI4Bkmu2HHu02RShngNLqHjz2f09dG9jiLbRuP+SdVWDeUaY+ESpUXEm49yO
CiZkahPaJ29gydNOpxV1S/ULVpmfXrTc5XWv+dOuwtZpbIworIxsHrvrlppy57SFZsviFqu5DeD+
Rq90V+tLBrTS8jt9F17GbG3W80ETEp+3+ZEPFjCFig1/DNxegu0spsNu5yd2TNqPSTouIjcVEQQK
Mijxqbs33QptcZXE6FrhQC8/Vh7UAj2VWuaCdxSAdJxsNqogWj1RNccAMXZ79q7CogfVC5Q5IF73
4aDnewFaQ6Eai2qiACJV592lyK+Dg4B3WkUDdXkz2oqdBJnVx41J70URGp8Y6OLtwT1Q08uofTos
uULxgMK72nB0wVADVIxx+WY2fweq7AeuS/XzZBgQwta7/x+0tnCqTFH3dNPn9S0PRa60pydQUv3k
zfm0d9Nrg8MHs9sARJiPpN0ls3SisxD/19LX6BLTsBJLl2Wthu5IsFOutv5sXnQFYnz6zAyohvKO
1xhv3wU92ITSKx60SGwfiovMBRe+W8+sAyGtAwkjANhFKL2KnEXwcMYK9bjZaQ15CrwgNzkG04lZ
ZWQGTvw9OO98KEo6BIGoqdDQP92G6hobcCeaMSJTo7cSmTWmvv2ybsb5e8qs56OcBK3WtKXTBhrg
DhpGQDqE2hWE8lJDCl9xMOB9fi8SSRFuMBHvjR4HeeHl7383i6kO8iJBMoXq4/sDdGkB9bN2aFhv
T5SgvoLdfws5kB4vUiL1w+njP92vQVkzxkOuus/5Jq5N0L8JP3cFHSSYB+aehedOmz2DaKfHranT
Bc2BKg4CJkr+HBh5CxcXW40DjksgCeTPMPjINBgacXgnSqjszsG1n7Sor8lR5+JO6oWBkiX8xnxn
pYdWyTaga9XRl+c1JiSStfPrWJkhFrCM8H9HxGvqo+GpFWDX7NVWheHv/S6fTFN8P5hAuQHg+n49
854kdM6bzT/fcffHUfxP9oOGNLa7vTJsoVRVbpPq6Yi/HH/CIcm8lfIe6I6TtqcVUSuZHz0SrLhN
0k/FCaxUMz/eZ56KkO4i/BJPO3sIp4tt3Vo3BrD1T41lFMkKWi/FHQUhVkvU/FFa8HXWOeuZmmof
JVgnHak8W6dq7plS6vPK4ZiKnG05x6qUxJbCl0NngVl8W8aq6bMNeD4WTolruwjVTwYsH0B+HC1J
H8ktj89GxEgtj4wDvNYBL4BsWEeYYV/WCpEpCsGmTOFJsxNPb+cfeGeK5dxCrv1on33RBHBI4yoS
DU87H/eqcP2kVYnHySEllUmWpNZgfQ98Qt+zk4UVyoCvRVaL73+7kD46/kIVYvyAMWAEtO4/m9uo
SEirrL2r4cH2zFVbOIAK0hVWO878yVGVONHPehFsoxnjXu+TKZNlubD19fG1ioQP81nudEQAX/sF
5Mw7wbXfhoH9FIR60qTotw2c0UcO2oKieqIhLqom0LZSMX019VqRH6Ttj4SYd1iHqXtPxqpovdWw
mPVD9Irpr3vzrx4yizmvvfm/JX1yCWorKTDIRnednHL2ahfWjOMViqgHsBq5jL9M8bkOvdPUH1Zb
j8FPNvVNfP0ykEgtaqX4xAiZ0+RpKgohaFTz1v1NbBPm9JTa8hMBuIyHkJ/KW2Tj88HvmRsZN5Iw
+tdpS/OKzbI8qB+65Gm2nFfAnaPSI6B4o2uEzhky8TY26cnc2KKkedOXdtENkzE8k0P5hF7/Bn7q
mXFs8n3+EoVP023NJkuEpKb2ZNfGvj6w2BNpu8emXg2ZnKX6X0t+2KqNx7ycmgfO5jtQxJ8L9Z3m
FWYtpN12DDAuCfvl2O5RvoMwE3hjyHE6kBqNS3a+8HCxv7ISM1vTkvDAfcpJ2raW5mzPk192hkrn
J5ADJhPOEs8Szat9e51/VWcH15sxB+mLmL3SY6psVVuLpkSsGP6rMN77b939IceIR36ExkT/QCWK
RRdsUxMobYHtNU0IHIcBaprfzwqrv4jM6nenSh6LAYmYrRA71dulLXb+ENk6eNCns5wJYmNm2txe
7dt/552dRDrRc+sAqFFazugB7hjNj/ed0dFJY7IX9I+B1Jb76ZjH7uryAPoS8vI2N7mJrUxvjgNg
CjR2Af65goK5WB7jxsXD35msHaK7yxzULBUWZ9ivmgsxefx2Pjul3XaPPl2iHav/fIg4WiTFal8x
fSUvleElx3hd1SUvvK64RT6Wg+KA4MWcKjwhzg+SyQSu9c0yKfe9TdwpZNpMjzwFfLquAUS/vf5v
1UUn7P4FwcUwcz2Ak9DKOznevAgJXsWjfaQ8D6SyGEELLkOJkcMJg2gifZZTPjFdkRUQgXkjMWWM
nSoc3ZglPQ7e07PJvckDIug7XjV80H3ZFtsFlSinc7f6ElNMKZTXrjTJOhrvM3BBLlBCsHLCQO7h
rmW3dGXZydzY0F7Y6sAhrH4efoBlb4DsFSrBgoATewnEm07b32JN3Lr7C6n0Rh2HQ4bkJILm2kNt
6VhbqEdJB4O7baA/9Eupw5H05T30pPSbEdNkQeaxGmamfXgKqQ/nAoiOmPsjm8trWI1SDWfJ3uev
HstHEvate7pyPTZs9RJKzy9Xja5SVe0oM3a5XN8RAHd/uPo8gUs0k3V6N6opoaZV58zpfh0PAuIX
2/70vyK5pWYAOmxwnKLnDzITTy8NXoZBKnPziLyionPHAXus7hB8YsLyE0NZ9ZNJ0QINLxrNlD5g
DRg9kopcgxRMZKLws9abR3zAppF/ShXZ6maSeoUeykSAvGSCbRFzIYU+I+S7rM+tbWr+YWMGK3Ds
QohS79atAd9AQZSyVL4zwFwKA5slrF7plguGlglorZDA082jWSzphoZDyrcmM5o0Z8kdh8sIe5Eu
oEF6swF32r17DcaZLo5bJl243C4xwDy1cI4ReTf/9m7qJS3EqCQpE1cizDQquFbhvdSE0k9haDlP
ya8WZClmAmdJR5L61GfsnMYgEuMg3F2T8Agh34SNHW1TgD6+4zsYdHztRS+tTaHJ9Q5mItXJES09
Sm8jq4WXIkyToD6mNqlHoB3ADTWqd21xz8p1xxmSqVDvj1q/wc2JpPzcbq7lwaYA8DL8/2P4iHez
Junosk1ryIiedywmv+j/mFA9J9U1z/NlSmMPDjkN4Q/aY9r4FY0nOnyasdf4UEXBrlM03sXp9eG/
Hm1GoN/1ffXrMLLAamzfz6WNMunCHuOkaO1KNW1NaQ29YtjY4LSet6DpLgieqX1RN1xvdT26PSuN
0/bVSqm98LYc4VxPq6O51+zbYuACTSln1djXt236FeN3O+NqScVyr7BNFzNDI8sAJ4WSF/sJ/rCG
jyd54hpfL8TEYnVi4wNpMRg+m8eIWlIaCYhwkVGf0eN2y+WJ6BfLJo6lHzxyyaObCg6o9xGKgmqn
DxluAWiUtJaGI9ywC+ELz9wL4eKCdNYMHLIfUb8XW2dJhmHaAE2St9UZUXG5viQILqCPQzR+5s1v
gUgFfsiDGvo503jC0nIGebjaYMCWkyB8Vc4uHSV0O+vhTV9RD1MUS41A1SeUOLHYhVcgeiVx4/q3
hJKkAKogA5cPOiE8JCurr/7kSsuF3i7VB/kcnUMyEHjBrDKp1z3RlLB1+O6brC0xu3Efi7Y17itp
RdDrR+TAW9omJEurtjvwZcNkGhnhL2jHKZyQTL14wkkCnGSFvYwaQyKViMUIZz3G/Si4G7b+upr+
c0rEe0+pdhI1Y6PPjt6nFaqRAXOhJzaI4xj0IAQ5Z0ugE80e1qnsg7bfwN1BsmUAANQPFYw6mJQ1
2CNRgPTE+qg2kRC4GM3OKpCzLI2kZ9ptL/jebA5zpookxM8oPx0p9INyI6zuTU6GI2p1W+7Ki7ZJ
6itVHi8+64nOa6zBqEAMd1XpHwHyZ8r/eVCqhx4A/ZyytYDwTy/1sU2SWcC7pn0y/cSfyMQE1bDf
HQ535g0p7F9LrpNxEdvLCvyYJDmvDTJIsE91EQOPmaA/a7B12VzW31tWHZcF3MNfuX7fU2N9/Kgc
Toep4yyCWgBHjYgcBZ1oKYJlTtgxSOewUaWiA46iJEv0O6zEPgLAJdjn0A/Y8OMG8avXFpxXsqlK
5tcGg1aEmagEU0Y8EkrRteRavl6hMKX3EHS77B3BTipI5Q5h33L0PYt1M+X29+8VasCtoRdMCz0V
CwwkUzmYEaxMy57fyfoQzurqLb1ySaSGue1tnjbjUfcuIrQpEQAFStrEQVD3GuQTNUqJmSYmXBY5
KU4US/JgDXMtaPBMZJR2bqUj1N4oM126R/zyVdBuKseNLUxkQ1EfOl2qQWBaJ9utDLYuHyPDoKiP
q9en+XXdz0rjHFabyZep+Nltv2Cz01mn2oPKfFojp4rPqN8XMiQSh3szRmd3o7mZUQAHoxIgwz+1
iqnLS61wyceXdMrD3LuZm6lATEqUV+8RrnFXl+MQchRqY16WreSeNgQjHAXiOrNhGw7uf2uUTbDP
AaOSEwHQZmzd9VFPrt2yfDHA+T18ua8/OprWr4o4plXb8ApJH83tadC4KbUEjMhQArQBu3TCSjPw
7ScN0ODhgcsIK0xK3qxmB6IqK790sUbrY5Br02xMC74yqZhKfNKUw5NqPuLmADymXZdaP9WZ22Sf
5OVV0cQWUOB02GwHftN4gKbhLhK/AYovoA2F4XD2W3O8LUy5IHxmbRlV6VzJUHhLJD6xGY+Y/yGq
EQD7nGZYKqEW3a8PpD6L9hm8or63vjGU0HAgjb5YiR+62bA1eI6teIc2tgmEhf9Ey566q6bVgQey
bWPZ5a9ycdjF/Zl7cXSkxuf/CaI13f2a0hfpyvVyVGzRoj7OVQLnKqJDLGYbtKmiZOA5frOv0zNZ
9brBVmtm+M+yMHRPu7/9ye4wPcqN4hm6ukRYJ0HCY9BRZWnDjusirUClptNn62zD7bk5z11fN06d
pcvVlfTxC6B5Pgcmb/Xnp1l/DaXVll2O3IyHpfkWzyy3uAwDuZCLYJE3HwtVAhExpT45r+TEQDH4
25XFIoqe99+mv1Rx5ydG9ao/jeZ3KNunzOcVVcoGWvRUkP7dJLkZFF5pQfwLtmHCFoCo6Pl1aGaM
36Yi7MP74Q8AtZoXriWOCmfj+ZYukXEoZL8LFJB3T0j4EtMmfDM+1tznrq+u31NMkdMxSn4D0Tpo
kWghLo1bY79Mf40aXUItvI3HH3V6Z4qKhT7sDEPUtdhi4w0bdkjm67MjzOVdNNF7hh3zTKR06Je3
4zjVpUw0HbpsBFpe76sZiB5fAQABsdDF6c/B8gES1hp8jFUkwwvszl2HFSzyNcK277bjwo+VqaD6
p6sX+PuXOrW1aWly0e7dY7ie6Q/LdVIrL6BMx7li6BjUKi5saWBIEhNzLGcVvtkgbSWw7cBAZQq3
jLM+cOhz8PlDwBen8rgTyjot+96p7syI574Vqb22dchkTlAt6wb6TshiCWT7nU1ZnR0Hyq0j7BWH
mavIPSfyhZlA7rs0q4FXSQjAJbiIVkVSflGeZQTqTFfyNmxFpbwCxHRzSiRwt8ZkLrUnTPUWWC7E
BjDsjBF+SrDgpCcMyYmwKzY/gDH+rJ6/gGO5cnkMzVfFM784273iF19fHT0tBc/w7TWjgYVM9Xgn
T3daSLLXHXjgyyE5O4fTv23qT7n/r5Lroqd0eozBJcrGR9jVb6XJpOG0MPJmILFPiF+MtXIqmm0c
zenW0AeAvsDPyGH4UYJHc9u2l4q9o+R8tekoqYuCpJebNbOVYNMVw8GgIbmb1QVC2HkkQ89PZiZm
6d0muJOAtmrBC0QR530NVprSfnAEdzUEOp+cjB+BXyRpz8gbqyczfCLveOjBm1VMuqWBApg4i3sQ
mP0QEHkASh7HyKjFOrIvtvMuyrUTfmUdAQr0EbEkzgVpZJjsKOsZvI6CyLmsU4xER/1HDIOSmQb4
OiWJ7wP/EY/uR/bsi9sIoZS/xavdt5NDSegx9y+DEF256wakkHaLaxfBXQxUf0lotkIg0Zgl74Nt
rFLQ3dL9Ap31xzg/VWf1OOO6S7B6gsBbEzANtHpKsLGnCcAa7CAkyaor1KiNCV9JAEdeCl7RgvxS
rhVa0q2rEUbrWfS55b93MGeMK6SwqGQIRjbGCIdZvzARLvBSaINt+wkpZMmeaDVh6H6R5X6Y1UKc
EDvbns0WXpvaa6ymIaHEvcdE628cVwZ/1zvgavOkqVDMc4ZXz818Fy5ov+C1NmtCpLE6eP1K5SGz
A7pMFK28qeWSPYky2QKacHd7YnzLjAT2uwP0sDHxaa4z/YGn0tTq7oXTiOdJ8MQltt/KfUhyZGja
RrwTSuB+GLaq+qcIwXjINSwTg2NgEPBLdfesesURN0icX2A+A6b+UQHdfgAXIGkoATI9/krpUnPR
h3Ae6liMyRE4JWzHUKriTOwdVxVDX9K7gTAaVm48Sa/RkwCmv+AKMT1dcyC/Fko/bI24cRBXtXIL
oQB2OY3g8YG6mz1ImaIjY6k7Tw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    iic2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "rtcc_axi_iic_0_0,axi_iic,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "rtcc_axi_iic_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "axi_iic,Vivado 2021.2.1";
end zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_iic2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_scl_o_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sda_o_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_gpo_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "8'b00000000";
  attribute C_DISABLE_SETUP_VIOLATION_CHECK : integer;
  attribute C_DISABLE_SETUP_VIOLATION_CHECK of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_GPO_WIDTH : integer;
  attribute C_GPO_WIDTH of U0 : label is 1;
  attribute C_IIC_FREQ : integer;
  attribute C_IIC_FREQ of U0 : label is 100000;
  attribute C_SCL_INERTIAL_DELAY : integer;
  attribute C_SCL_INERTIAL_DELAY of U0 : label is 0;
  attribute C_SDA_INERTIAL_DELAY : integer;
  attribute C_SDA_INERTIAL_DELAY of U0 : label is 0;
  attribute C_SDA_LEVEL : integer;
  attribute C_SDA_LEVEL of U0 : label is 1;
  attribute C_SMBUS_PMBUS_HOST : integer;
  attribute C_SMBUS_PMBUS_HOST of U0 : label is 0;
  attribute C_STATIC_TIMING_REG_WIDTH : integer;
  attribute C_STATIC_TIMING_REG_WIDTH of U0 : label is 0;
  attribute C_S_AXI_ACLK_FREQ_HZ : integer;
  attribute C_S_AXI_ACLK_FREQ_HZ of U0 : label is 28000000;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of U0 : label is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_TEN_BIT_ADR : integer;
  attribute C_TEN_BIT_ADR of U0 : label is 0;
  attribute C_TIMING_REG_WIDTH : integer;
  attribute C_TIMING_REG_WIDTH of U0 : label is 32;
  attribute DowngradeIPIdentifiedWarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of iic2intc_irpt : signal is "xilinx.com:signal:interrupt:1.0 INTERRUPT INTERRUPT";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of iic2intc_irpt : signal is "XIL_INTERFACENAME INTERRUPT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of scl_i : signal is "xilinx.com:interface:iic:1.0 IIC SCL_I";
  attribute X_INTERFACE_INFO of scl_o : signal is "xilinx.com:interface:iic:1.0 IIC SCL_O";
  attribute X_INTERFACE_INFO of scl_t : signal is "xilinx.com:interface:iic:1.0 IIC SCL_T";
  attribute X_INTERFACE_INFO of sda_i : signal is "xilinx.com:interface:iic:1.0 IIC SDA_I";
  attribute X_INTERFACE_PARAMETER of sda_i : signal is "XIL_INTERFACENAME IIC, BOARD.ASSOCIATED_PARAM IIC_BOARD_INTERFACE";
  attribute X_INTERFACE_INFO of sda_o : signal is "xilinx.com:interface:iic:1.0 IIC SDA_O";
  attribute X_INTERFACE_INFO of sda_t : signal is "xilinx.com:interface:iic:1.0 IIC SDA_T";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of s_axi_awaddr : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 28000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
  gpo(0) <= \<const0>\;
  iic2intc_irpt <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7 downto 0) <= \^s_axi_rdata\(7 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  scl_o <= \<const0>\;
  sda_o <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.zxnexys_zxrtc_0_0_axi_iic
     port map (
      gpo(0) => NLW_U0_gpo_UNCONNECTED(0),
      iic2intc_irpt => NLW_U0_iic2intc_irpt_UNCONNECTED,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(8) => s_axi_araddr(8),
      s_axi_araddr(7) => '0',
      s_axi_araddr(6 downto 5) => s_axi_araddr(6 downto 5),
      s_axi_araddr(4) => '0',
      s_axi_araddr(3 downto 2) => s_axi_araddr(3 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(8) => s_axi_awaddr(8),
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6 downto 5) => s_axi_awaddr(6 downto 5),
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3 downto 2) => s_axi_awaddr(3 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 8) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 8),
      s_axi_rdata(7 downto 0) => \^s_axi_rdata\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 10) => B"0000000000000000000000",
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => s_axi_wvalid,
      scl_i => scl_i,
      scl_o => NLW_U0_scl_o_UNCONNECTED,
      scl_t => scl_t,
      sda_i => sda_i,
      sda_o => NLW_U0_sda_o_UNCONNECTED,
      sda_t => sda_t
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
aVqOWmO2kbox0mE/FSHanEwKobOLQe90r+hmAo7nMLK+H7E7JJ1EWre9SQ+rgDCGTqGtAOcd2IYr
LnrfseYON6FXaWZqE0HNlTcO5g+Wvo7WF+LIbHDGPhQJOEC3FSFPFsOTr+1VfBDlhvp/6bDHeWgW
Hu+icfNGcKMPUQgfenc=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
o1DybZijQUNK+s7pVs010qjGCm5HEM19zKjMS/42O8MDzgi7b4P/G3+dpd1I77aC8iSEkJ6TNijV
+saU2J/tjzh5rJtpo1Azm2qjzzXLXe8DbTipJyIiAAevYgADjSQ1pqdLHiXeTyG6UK1SFkTtbmix
mR70qID+xjfSwomWUpgrQX2nVH3kzhyMIMCPSxiWk6VEddz8Nub8nEJJo9MeBzoreGokLrHEcFdy
8OPxftcYu0qhyrzFayUYgK9OXYM1kV5Lkcl/Fh8Bg8WIrZaPlOJsYbAcEMSuqTsJKsY4GPlUy9aX
lW8+1VVyKRG1e1HjR8/g8q/QIfPd//r/yQ/GTg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RRjECH1hUuBwAgRdaCldPb2kBTT1oI+6s/r0yPmyiylg9NFpf0xsHS/vwCr8H8YcSaSA8jWUfYcz
wFO1QWJjsXWaFdszTZwOF3rqScb4Ncl2rq19Kl3yb/2FfSsNwONM1E8UH6DbpCph6JWRqesFSUak
xBtJh1zbE0ccEYtqgjQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
SsDTAreRtzfQsTKX5xmVyBU4PdmRNmD7I66peqVgSdEcBrG0ifJiliFTNK82WAPGi/43bgege1qi
SV1S3H91SmxWNs7nuKe5jB1DErprTbHGrqYmZ432lOmLFnNEsQqtJYzqQIGWEVVjR+1VYL1FqcrE
67KpzX4k+LVcy8Oksde2sTRkykQnjGHfdbs2VSwSwel/jOGztRgkIX2MvdNhXnPQWGZz6qFK5Txw
kEzKQT1i4J/6WxZam76vBOKvQb1qsnnLtcnJ74pc7YzGDF5q8vtakqDIVH8OZ0U2IuTRJcGX1AXd
r5UoUFnJXbTEnA/LtPU2sGiEMdlS+p0vttqUhg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ERjiV8Y4eTDePHV5K2Q8JgemkzXS4Al/8qsNpIHIx96bzs9hVwTlRyQSbz/ZROppp1ZBvKrxPWNJ
o/VuHR1FVmPPSO+H++FzbR/j6vRi99x6YJow74ANwYObUJb/KbKHbdNMkf1KmhjqJqjMzHOLM4iu
hdqENbzKVEze6RoN9T1+C4/vQg6J9a+GRF9Zf+RgUbaLGAGf6M2OmSV29v6jWdAP8+pG5D1qQdBo
19hHe8Vg+6rs51CT2gm45ONGhddapaAZSJaNjUa9Dkc0iqpfN6OGwgCRtMC8MiMddYE6yJrJGu2B
XExbeSrUFJ7tmewbLwnw61H+Yu1JFXNj8qQXIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MruDWeQouWio+4ns/wWveq++EhvDeRPJvtV9QT58f7ifwpjHAD/8Blv6tqERnEL91Ir8f2gAFKCZ
9S3zwEU3R5Nqae/hXFSQpiWgkvXeYV2wM0Y7wBnBLx9YW1uBk9ttk7TuQ9AWkAlkIcrteurSeg/r
ZltM08ggrfxtCLLttE7F//vG/n0GFl2stB1pO+/AUrCrJ82gAJLsRWPNxW21WBuk3bTY8Xw7LHeW
Oz3xvsq+YlGy+H9r5u/ErfGeSVIZzqJME5Rm+dTGouPW30HuAdr97HniBRat+EJ/gJ/DJGBLB33V
KaaIRxRLqGhqhJLRnRhCOjPRpNSMTsfs0VBQ0A==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNEAlYRVlpiwqmb7RhgNiLSaSZNezm/jmePz56j6Njfz2FS77VVPe2hBgaoZB7R/0u1HHTnQNTtE
UEh3nXlo5MXYlZkqGrad8hFo8zLCbAXmPclS5j2SGa2y8Qc45E/81nGkH1GuV5uPJwkpCNtN4o6G
UXcWqqsLwwNEYTaU3xF6wTGe5fEnJjr50WU60D8D4sVR2dEAyCxDE9NMpfRs/tASyu6rOWr1PcFQ
9bH48S95/OgT83TEXIiVlHnWQWU1feRrBe1xYTxw+JwxrRXc6XCIJA9DKW5ucOwU5rRD/LPXAs5Q
oV3K1BvEKBj0WReM0/iYo8YMzEpZQ4M+FXYBZA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
MAepI0LtJ1S/x3AQIc+Z0ErOXLYn06JNnJkUOArh5w+6wzYi0VqM8APVSLtlQv5es20s9GtFAwZ0
ljjUQj+Lj0KpPg3fF5DyEbOk1HsXdzW72gFAO8eD00ka0lKqDaMbEX0V4FHdjVEIsMV6Qs7R8bFu
zZHBYf78zRPkvVeuzbPbbuBXCH3gWuMf+PS7yhnv8O7vzGsrsbLchQhCKDiAIJ7U7fEXLYVNG2QB
BZdySDCBLbfvQOBESpzjmo42yfC8Kc35fvS3vQIJbJ/xUlVWV8n57+gF2gAklGkyUtCBloYP7fZZ
TeZKF1swnvyeQPPhnZWw1E9k5RIrcwkZchWym2OQ3j/BLLAURq1IrMiHHfQK4KV5CL6mFbO7ekHk
hL5Ov6fmmSd07k1pe/W75L6dW8r+vkK3iNrhWYGEhKS3oEslBx0RFXKN32J2BrLxoedUQ7O6fE0Z
+7S2gt/XjTETd3nB6LjuaUlTwmYERe2hQO1WOhb1mAjUCUwAAbrAv9/N

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BN5gUd1lOhxu4K7douzWMmPqSDQ1N4wU2LiHlwJpc3sqMBLPrvSypiYAutYqHxJOKpQS+COa4yiO
xMbh+BgL4Hk8rkGPkNobbbYes0QNgArglJmUX/DzDnQEq2SH90NwceAUMZNfBYG5RAWpcwtwJAKN
od7ASb0vIEF6kvMdPirf8VtQlYBycc36aMRVBREUx5VhfxKydwp8fmkXSV69h6uHBxx3kEnLfDkW
YxwroBaxxq5ZctLkcKDDW6XOBpjSVFRTpuzUeGhWV4F1SJ+3BaFe5CGdRncH3ZFBkZu7AWPx+gzh
FIB2T0EghfC4xHD35+NJ3sQvmm4QCZFfqt+2kQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 162496)
`protect data_block
Qpx4HqhY6crhQnQ7T/F2owooSYJefGH2iBxaCMgkQEdg9h+Dwtuv5/C5vIn1CIv9MvYFiHOND+q1
qzkSDPifumfZTCvMZDRFi9i8fwNx95cie9YosM+RdEm9GTUM905s2K6jtQkMOGyc+0i7ha1g10oB
1V14sbPhl9zZtGvc+UZ9I7BRrX4eSiyEk5ZfAiejB+0iId6ivWhXa9ACK4xGTJnY6RtOd2OEjMkt
KJdsPICF/y7T6QFKC9Gtwrr+0GzHqK3vfjDckDDZgzw81l8dzzzYqghdZxJIbyAlvkTlQ2uXRQC9
zJ0WIV2kDEyg/cx9Yu1B30mS8ocPGqrd+bI8H+ZuXobJuZtk5toMTwlGcYOUA+jbIl74AY8PvO4u
XbE7OVI0bNGjGtHq7fjR86/Oq/QLvRmasbttD3gYfalOZD88Vs7XW2BV4f1hahPNUkK3YBY7r6GW
QPZnUH0OrbIq2BQ78MwsP14NhRKZijXllU2VyViFNWep5PALKXe5UOMraeddTARyPBXDUf9gU3sc
HkUIjy05C8I8Sm3wG9pJqQp5ySRzgr53Xe6dqIbHq2X31znc58SmPQl6EUXiVamq8Pi7S9z9MqAF
kUGZ9S+SDH7B3afQxQfeHqcl+nicGU0FdkXCkpvan7Ev5/m7SCBjJ/+2ClvAhU5xqW2tqKSM6rN7
KKXbSqBDfxORmcrR6oOXn9JADre7z8N25mvIQFWJQ6y99CuJbQ3olbTJhRJ90hnfF+Ldqxg0vCHO
DRKv058LBNZojj+T5HJWfYqumAngKndPnpVumbXlN0oMlF7EAhltFcr3d8AwF5HXR5fVE/Z1XfvE
jYSMiy7VmI2TIORkCSsXH4E5qpn1cf+dT8EgFrjp421Ke4621acM6QbHrKpI93dN8B1S1xEj11+V
Zh5t6vgB6KQkwjPkA2/DKrzk/78VgBLr45XMGrMxN1E1fLgJyzbkmAOhZWC1cT+9boqj0WlXQhKg
6UcGe73UfBE88IdAfgoBF0oahIQtUMB72OtJ4fC0sjG7HPoCsJAlVHtAqPPC4roMC10/mZ4nb2DK
M1bib11IJvsJ4d1TsnOm57gLQ2rExLIQ/1z/O9Yrmdzjtw7srQBU03tgh0+LH9MVtDMohxK+wNsR
6d5KyGPgjgGqWWEZP7TN0mdQFQqB1NeFvoRrloTIWXgt/Exq+FPffuVv2yiZn/z4eERzxW+bB0Z2
Z+W0hT+BXLa+GWBGDshZ6dz9TvHcbMFykPBLN76EdzrsX96whhQujA2+5yNn08oNoXnO752EQ3BU
IS2q780XMxy587ARPPF+d4sH4Y6k0DZagvsgx5VrASaStFgJgym6xpQAaVIcp8wai6+tSEEsyZ30
bMypGEVZhuNUtTxPUNzMNEM0zipVKnaBT5d6hxZJJ884nzUP8se7L/VH3o3Cg5fRe2k2WpiFyGcJ
UNUm9G/fOPnxGXXkGz29VO+93L6eiwnaz7XEZOskDwUG3V54MniKlQ0JRdpClFRUKgwTHrAuc6FK
FgNba+yA8aZNjojP8jLDoNhkSDrIG8WBZTsLRPRTCgpf9gYcv6qVGXwx3VcQibBycywjAnxxhSnP
tYKJQPmVw0AbFCI0i9FlCMmiZLnmExFgeRYDva9+Y4Rksy6pbERJjFgO0jF/xVwNuYPFT1teJAwd
QOZLx1/yQu8NU6Ix4HaXwWQv1ZVHslSbIXv538oNPxAGywgj5u1ivsLqAD47vuG/3FRv+jn1lsfD
Jv3zgN849njInrsPWiz4v6/d3k3zzdv1yNKEjXAUtgvzpA9YFrQjoiesl4+9C2q7MDK9PbCC4ipY
suVAraDtYjbjsD+cvT4UIZL6lxuM1YEqUkg+X6rWTMXmaRoRPotIYq4Jnidix7Oy45ywbcx7wN1f
yifeYvhOYnoAdthXDylgNd5UcZ2dZlhD4hhMt1XsUtYnoZDUqIO4yLRE7SIvgePyuyuBTBS1UyKh
TSMhhVLTtAmfgWT7n+XaiviVFR+gg1CC0ziM6T/BLY8433qPlhdxGV4wJuKDCpVOzVo21xYgAZWH
Y/AKf7kfhs1K5cPaApIrQfouXx+xKqXuVlCEwBQOob9OkhGMc0fv0KARNjtTwv224WMNM1lB9I4p
bRHoF0tdV8wL1HSVygXVLCMCXOy8TNhZLenesFUDrcWW4h4GLjdXHWFm2Y8I2fsOJlvmF8x/gsLt
DCPMDc8Vts7eagIHdg3w0JMxSIGEbJ12A+B8I+pkzPjy9Abpg+LBEexlHahwaP7UIcbz8J9BUowy
v9cJr1Te/CqU56VfBzKQtSi/D0fzW/mw83rts+UcFIgqUK5qvNTegT6s8pq0971KtdDCbYW0nJWP
4+xHmSu1hLTjP8xSKNJDMxP4H1xX47nbLO5xzHviV2apxk98MvfnPZ5Zc9Mt2vXq5ijqUU2Gigdq
scFl9BaDbL7dttI9c8aYKU7q12LRzNTotC+9b4rBEhC3xv5VmMs9w9IVY5b0iokU1DBIbS5BeIt6
waqNgATdnbE+wqHccrhE/g5DwbW46t29V/Ha/soH0bJK/KecyYyuGu9P6LY6tXdTwlgCbQ9+LNt9
cGZWgrxf3jGT3ffU0GXp3zRiP5x7tJ6qWAAf8QF1A03FrSW4GLTOB7zfiEyMC9/o4pNTfXJN7XJz
nKmlMXNTGr46fglgqERs+mbwSXegYZ3CrPbttsKZpPZX79aHoadeLVXiFOptJ87koolDrXFGQiJT
9U5YzvLhBrgooWBLk5Ip/mf1y2YaSpVkdlZxWlPBThadGB5TJYURvV30KsqOz9Ji+rzXLrEm4o+K
YCAznd3EgwUpT8XItpo7D10jgSgjxoo2at6YsmR2hcFnc2fLVNiPxdIAbcIypvktF+k6aZDzISNG
Af/rjzD9uTAZwrTokB1cYPeeMISJAjBtDx/YjUs9XWnAebXzHfjr45FUGE03K/5fQNfz3RPcdmoS
7zpC6Xs2wu38lm239P5mtdnGXARJ23STY+XrU/x1v2jV8HgdnmRH3Zz8O5iinh8O8fnCPbFwG9wu
pXTD7uU3wDf/MtEP/AYUWETcsCJbo0N9XcPhNsotfBFkVgbxy+If0qQ1XAT9pDqUCxrCeM+UMEX/
fZCaLd3QUujXa3TIsJ4evMdO7xjphdExs8ueBZBUf633AXzsvJA/1hSvEPoAmEFxy3wtalSDwYVW
Vh83785XWZoWyEigghHaS009FYIISdCrABnZFbo2vI4azItRojPBi1tXPuybpivhEBAmPzzLruTq
HU890ydSY2oDNRSlx5/xDauQvZvY2AQvva0oXWolXSn7HTOgduNoyZnNF/62+Fx7+pmjwLT2cx+6
+h9XNTDigHcS1KJFn1172a91eIvVQ/BP+YYxDjbmq/NKlGFlf5SKU4/Qlkn1cKA8cLTuSJUQaIDD
ImkuDzRuxUIvsOE42qNo8HYvGG7T7gNnoRHNju1t5yYyXmrHkGdjCg7dpma28kGhFZLGhgQurWno
dfCRFDnbVyW9R09dwaf5UF0bGScI9lpDN4Vf8X6cKI7YLzRTc72RxDZKtKE0V8RO0JmJu/vn8Lbi
p9Z3MN03FRotfuiRGCYkTUyBhK7WTlth8aK17yvHkIQ5R6Wz3NQUNpYOpS3y0ZzX4h7JBfteg2YN
BYArEFVu82vlJTA+wU3ceMs8fK6MlzEIZ7FhSmCN3bvHp2HeL+UZY/gQXp8seWIDUOAcXYl7ojDs
1PeROhJASqhuR6hVZAOs+ONhetgiRF2N9ywqh6eTvWlvytOAyiJ+/61OMEqgwoLQLOAzFGn0vO8P
oeO7EaBkvSa77XsdEh0vmfMYL0GTzVYFdXxKw6uEDjec8nl6Sa25Vl7PBZ56o0Lu6V+0U08rmaut
9qHlO7eHlOriTuruY1FkmFiAJy9KyiIlyYr52BwPedrjt7rIVuSjTLhAe+VbFsTgIPTQW6jmALkI
iAN/ivuSZYwbgI58vXE6xOQ9rR3YUwd6tRFp6Eq4h9O7SXEOygWuN/Ui3E7VxAOpFr8Re+fjby7i
zOAqERVSxa8Dhkxf0g5AgND1hH6/YJH2lRg48fWhX+aMzIOl0FWO6DBGNkISVyJaLSgCopFnAqiI
gd73IalMAoLCYklAHL2ojBcMgniPK9ub0tWGbgoMHWZqAJKjyachKiXyFNNaQSD95EtfC3ioeZOD
6ikui0JaZO6mhVaGfT9KbSF7JtgGfhRojROt2kXrd0QCLMyz8BtwdyMV81E/zop6QcqhZ1oeTK8D
UX6ZjyTII2uytM7nWVbA81LMOpRsXLsoOn5+E8ClTmHYM10L4tuHuXVJaYBUe0pgAJE5i5q+7rd9
NcUOaOrGqvqkRzcy267GYaIzHzxQtFPdM0PBVU0csap2rMVQYbglLfj+CJKVHGDiwL8hwD2BmybH
Q3YpHULqL9dBXqrg1f6372y5dkG6B9aP+TWsPEDz3PItxNwXE+7CZkcqPUjJbmClt3nYn63NWxHQ
/AJiHCtRu3BNFLVzoyhbRiNP6QD0HyOhbsWlON9f9TVXvoIv6h1nfiM5HGSZBS9tq9SgDa2qPEkp
778mR6woF7MAIIMF+yNaCupMdGQ9LDEEXKlQbd9yAKp7j7m7LdyKTMPR7OncF5ogNBhbeMqb7Irm
jy6urE7Sg9/U3Ep4ukwOuZez8xe0LSm+ZTSVFs7r9oDXHw3tMWz1QB1CNo8lWTi+ERhZ+C3G3c0L
nmFB/Ud0TflGgz5nVbzRCE/fzH+SQdsqW0tkx0snN5h0FKj0Xolgl+yhZjKHa9uLP0+Zz1Sjo/0J
BJaawI9kyRb37YeBAfYx2SiXrMx8rcuY9Am44c+tgs9b2JvxuACWPPIYqZ0n2thRy0lb7WCbx80Y
zpK39R+zQWKR3cTBr25G9thd8ZCSxry1MHJ5SnuqzKJx0t3wWCBTmtPkA+w6giaT5hy+ukh7aD7V
/B/dT/JpdirhAzk933hRbgNciAOQUMy3rSbmrR2znZ3quhJW2iG/Ef+ODNokg5RP77PKasYAlI+h
bFTGK9FWTgi4sFL8R0+N5HTrTRXovHuMuIHf88oQhCakCZ6PiLWsK+Sv5Ss2iDJRn7xdOVDM1bqG
rGSIYfgc6ojvCRlWuHQo4X1HRYWVmNSZ+XOolptIS6VcE7ABz9CctlO9+UluAb+ByKzRiTs0rBx6
99jLy+vXJHVOuPBLHJaQl4A7P7skiu02ISmSFOJt5iEX6lgQHS/IKkoC5dpdfZK/0IwsT/67Wkqr
tD184zXBckO0ZfFjIk4smDGmwqy+Sv0LMc575cIKKDqeh0aWrAC4UCC0uzxteRbi6U7hon4kQe6S
/2/VxF+pQ7Qh6LaTakRFiEMgrJDnUwtZSQOJzDFQKe4jsHA3OewgKAEEPvD90HMizMAGwRAyYN9/
CEkj/Os78V1oxnPEzEmNom7d6L6MoNKnlz7tyn0xioVR/w0zXgVrG4vNcS8nz31cw6I4AA8S93hL
ZRlhKcDYjsJmZC99PFoY8NAN4RqZwAdGnvw9yaPzdYcsmMUUN5unHXT4Gvyl5P/VjELb5ioLsi3P
mbwNe3fyXha6RoUUoNbueU3R/iN01LyKFK+n8NyrUuFN3axkMM7I8wvZE9HSo5+OCFv0V042i+pn
NeahsSkEBKLPC14+v+oIayLbeyDusQIWhKeOk7H3iGChYIpBI6VsNVrdwG8TGJ7QCcGFK7IJ8q9Q
J6suR4uJ/mKO/XurN4dMEd368wsIO0YmqZHh5ordP9oedhgjrss403NfjC6Zglvu2CAt3r48KIxR
CvrhYBH3u5v0esCg5JZ0gQemXD6NSf4fmBhJkEDuLNT0QRDxMjxIVjQKNjTgf786A4wgHavecgED
ECxF4V+YVT1qasxHzV+e+xKyJJA4OOqlNcD11D59D8NkeKG4cispHgHqL1Fkbf5qjhuj6Q/Gbtdh
E0ciBypmxoawyvqekBnfR0/pS+evdC0yO7OmHymNtO91pAu8umpoIWSDIvLQ6aPzxVV0ZJ0ZI8FQ
faUHPJmnM1+3vAE/55djuSYZthbKCg25S4ybKU3lF7yYZG5X6iTHLU/AEgBzQIgQCzlQINjSyrAO
T2WApXXQGH5tv8p/kQj3mb/kRGFh4T5E2LGP8Cy02CGHEtHvbFwMRDno3ehiLPBnZ2cK1RuN1iXl
HUYlVMN02L9n2PJCkwFVaHoDChtY1zc+kpe2IugmF8xM8tbwpd0C06IhveDEWhWpNkD0iiRNVO3p
o23pt9BkBrlenStW4meQuWySovG5kpUUPaUf4xbM8vVtkBiMW6vOGUk2gvch7iCw33WuxKSYNPwR
II0rSTFF02C2/tAeuHofjxCILF7AgHRptlegy7i2Xa3qrzsPMKZMxdnzdy+fLUFRVm6TA3JT9Cx9
5d5vcwGmCAI/ZjaiFHA/BzbD2mWfocBkvqg2VUaBcQHcUVVDFeehALFiAm2Zl3yyl9/eITwR1zYF
itqrNWNOCQnAEAhMtmFrBIpi+kApRXGU2EgHSI+fCPdlCTbrZROIszonWiJ2YHlnHlvf++SnXrvZ
huKM6kFt9Rp+FMnPxiKfgF+VDkmM0E9Kn5mEcFcALUWrhdOfOGB4prDAptmNLPrRLjPqBk/2IVav
INyISgLH8dQ0dOt0suPoS1wQD2AiGAmwuN+F022WO11m3RBvGrYkzUW3hFW4u21aZrsg+h2MgTz5
35xv9AVGQYZBOEBeKFVWNl5liKJ7CjsunFye8uCMUXvb/djQ2q3zvJmNrtVkHQ0fNbIdURUJmdDj
0kCdC3o2snSNchX/Sk6UGEuZDcN9IEAqE6XoWgnxxQU2/XjW9e1+FPTsZXgOlQGZ4qyXm77BjnsE
zlxwGIQlmhbHywi46JpKSHOH19VS2udD/HaPA3C3xjPUq6c2rTTongTZiaw0XGfXmFPAi9sLDcHL
hX36SoEAnAdtwjA+NeoaOsjRtL876t8QpW5geC/Q8oxRAm7OmBZrzhVGO5+9yFGqXE0ofJVJY+/Q
cCDe4VwnuekXvzR8EZT8Fh+v7a2DOEAilUG0z+0s94BhK8m2bSwb5xPvPpPbuMvv211xh7qqkQdF
BoXTSRYPSjDr0m4GuicsVaBuXe+g2+2/XVeaBYGeOyzOh1VR5R8ZIEJWAyxXDDvLHK/IqTZyT4mh
2T/2ScgWdVuG9ezJEM/qgQrdb+CXKBAJA7eCcQScyYRProm/TvT+RlK9+uuam6qwS8Kk0pK2wesa
qV99bLswwxXqp4TFu/bqDxl/LEcX8rRD/4lKm0KH1Q8DSnoRQ2EixMMoxyC1T50T2V0FkC32CdXK
3Edkhzq7m/5WhJbVGD4bsKYNCxVuXuPjHYIptp5XFe4C/4Bp4ILuR+uko2DFvrF97PyuH6YZsOO7
p1IUGB9cUpX96v3nvci2kCReCK6Xi5BmAP6NCiFpdv7cGWNPS/eV0N4H6eg6H+XmdsVW/0UqtgAy
p0NwvmVmsDScjXnPD1yygTZMf6aru6/eUxt+hLZ88VdV+dGHibpbkSaMOSH9x/UBy+wg2vk91SCR
CoJOCiB0ZMIDT5Kq3Yb3ddUn0dsJ7MCh+iMsIJENVTIYL016d7a0udWatN38kmhvcQ7FtXaBbT/p
oe4DN6N699alzA666T/zSxh6k2invJ0vV7pujISMXkOgCctZZjdVLWAzdNJpMdC1kz1dx84epGV0
pyJl4H+mCSFg3OYx60OZKZmDQ6Sgoqt0hX0iCn/jXbK3NCaSaBXVmienMIZqJIjqb/BTmD2BK944
epqpnrkqkbRKeRspgILJ38AoW4XSHlmECLc43yUKV1S31KpQOEJ1A7eNZwkP7ZZWXAaJ98TqWKMm
GMKoFp2JKINAV7Rh2WVhAoO4VSnSUWdhV6mosEteYjYGlb6TRFIx2uPrbKL9Dx4g87qPRYWqiSfM
5XylKAm49zr3XJgBwBwkYZADuSzPc2kRPp9MRrVeEAWJTFupdTp7f+3V7DY/xuE/msAetLtkpGOZ
xlThDqaN5fPazQ8vKEZ9fVOsocchp0AsWTLLBC5bFjEcAJ2Fo9G1LJjtstfv8ejlF/I88JXWO90m
TBh+ts2ivCsNTI70PVmzaDQYHNqxXUdmLUbmi8wvAVB5gS9vT1BW4B3sjUcb+KhHCpBb3EH5uIo0
hJ9+7MuQ5ohOlY95KkRGWtkrIBktYV6O9sPF0m+x7YVSv0vh3HZYYyZuEiPY9NVTM878tA2L3C5q
3u6aPaUaJyFdJOgqq+K1UGxi1M2aAJtRmVseTHVbUSVyaXWSHUZbfuKKTetdBvq8lzTdtiMUXZJo
gJCezBLsCja74XR0tkW5ME4FnwwUcqwg1iXzSa751BvyfRuBYuYn8XUQAFyV3nwHuJ5DE0EWNpFV
96DuFe5ZxiQTjQXPOnR84DdI8T/qb0GE1zCOPZbe0bR/acbMRjoHimSCCwOWRNAysfeM+0/mlGrx
Kka2A+IVeRmxhb6QoCojMkId4deUhQNrWvHQ9D8Rz3dj9OX6VIgwhjwxSMHXU5db1TQ1OsUhxekN
KGheqjH6/++maVtK2H3n+X+ufIIsTUHx64VtbxyuDDcfwBlHVuahjGmRPOWqByQ332StfBKlpIoJ
N3fnDQyFyP9bl4657vEY4SyAQQDztFKXsHhgw5RFQDFst0CWyrWaGSw8/ItK6wYlnFwlZ1Guv+NS
gw1yOjLkqhZpZg73zEDtlnkOYP4OpBMgbMinVOXKLNx5SrU2YO10IMZJff5QejbKNrf0At8vBI1A
+UOyBFZBZoIx8ARji8NwFP5qlakjI9J5cSvI03GRZANCrp+GKHgVDH1hOLDSeLoW94s5/n/bMHCZ
WlZMqFGL1V75q+enacnZMJ5MvgVaipGRJgNhGzdIqbcOI6qBfkE3E2Twf37yGhOGb5nHPWEO67T8
jPKW4mA+lK+Qt6YSnBbpCE7ZhLfPaZKugyomhXVCdhbI2IJ+c+kl+GuNDUiESKXXJ4pCpi2jLCKQ
sGbaPJ2gaW7eRaM4BA8VUmeRnbHmOUuxQGJt7iLCGQzhZGM6WBS9c2f8uezXySqPCvazwVhBbqdb
QUZrbkBxM4+Y0vbQLqrsFyYiZNBJOlCGqW4ii8ldwNKc1b4jtxohOg6lRe8sOdJQa+q9pMa8Ugpm
dqUQTT9C0ldZ494nQxg4XL7m458K8GYxvbpDPiiNrEZ4WWsvg/MzLsskJ22Wr3SJw2mHV3FsXsZm
ziuwdBJ7ywgcq/806qqmG54xRT09GJnEroInkP8dX7H8oLnrYBq/zmm319+Dc+3fu+3KajNcP6pU
xwSglp5MvQB6qrURB2byQBNxxx7Ji8RHqUmUObAi9xPVoTaRQJEgBNX1OlvqDYDMgQOgduvGJwxi
TQNhrbjyAhLkmsKh/0fxJw3dymyvfAshpvn/UevxqorD3z9DpzCcs8HzO6kLE7+Cse4aupJOX2fC
yjAL8M6X7j3xhCwmyQGv/8RWhd9sJaw0EWlRoDq7Ab61fWYwI5+s/JJi4iJfo4Bjj3K0ZnAgNOMd
wbAOSJjQZfclrrMdct0ObmGibTma8fLCMXuqwb1Cz6VMkP+TOHf6DLmB9saInN2VJYNjPDjZLxXW
7Tum1fTq7R5T4HPqpF+QKNeOXzoLUTeMGT1ttYUo9AlcdzV/Dj0yimVlrpiH+7zs9fGdrlDFdspI
dzLLqex820N5QQZBgYHvNUdy6fGzA2/76KmmdNvy0uqGgbUtlYTpHObnGB2r3J2O2goMNtVC5p4H
V1nlbkzetNYIR8POPuuVx2zgX7lfb75VMHiRzmMD6qbzywE7Y+Ka2W5Ulla5p77nxWLgPyXHHnmT
l2OByDgpRmLBC4UHu2EFeKzpHVHY+8s7FQxokPsUMLOXaaw57zdHsAtRxF4WB46LMiY7fRAHBa36
s9q+4VFOAundxcVjegs1v3buSsBsNX6dEs2L5o4MYF+lSQuRCPEwcQHhN9NvBUA/Oli6VsVqD10p
3rMcWUpDujbCd3DoRbMqBSEX1wQID7A0AofPr4JAKgrd+P7LBsDMmzLYRDLI5W5Swx9U3lkW0/66
VH6Wrs305eApkR1rzpSbzDYxuVC9e5AVdl3JIA1kbV3C+6/HsuZtEXubYHY8VCED4+PlVr13vUNN
WAVs6IehSnn7BFunjIiy29v6PDI7VWOVrqqae4Amr6xmwoAw7WCEsVuJivGSi4pBzOFsfKicoiKZ
zcNQNUgkolZgG/uNWdUy4WW4PzDg5t9aMdCdECO7gdI22Bl0yLcSYPrKWou6JW7o88AwIU0p8yif
SMVNuJLLiTtNchJJJ0bz/+I09RLFpOlepSmZe85rFDi67WN4Iz+DWUNKiGD9038A3qYfq2Qfg+je
eTHPNhAtLcGAxmPbEaiTWFrTikd5wxsvoNWiECNunbEdSaySlkQ3pI/y0UVWABveIVJW2cy/lm21
p+olbhFyxYokpTEv3yd1/mX/ZmDvUFComjs26JLyUAF1qNs1JBMYiA7Jh7cYLeu4MGL2lHeVrd4z
h39BfR9eJz1l8zb/hUzvpqCrRNOiMqTzknqnvSN1w94ZGDukXlfpeX2wMvVPNJ9SMMXmH8lQj1yM
JkeK5LFJ7jG5o+xH0PicABwQ3R1BycNRYnUjzvZjEmFPVzEHtHoH7ZuqsQtx9Ysa3OAqjn8Q8Gw+
ezfIHwG4ne3I1AW8+KLw/lXpthrNmX7wH01pEc9+9ZQr/h0dJkxi1e3M0mqWqenGKKUfmrRW9rpF
5GwVpbXf+6SOuuxJ4cpXYoPdwExt6rLc9+zwZidGjJ8RJ8mQPAsQV9vKNRcbVhTwOfDAQ7s3ToLx
bke00CgLSG1MWuwfNhM6fXQaRJOZquBkdZ5NCXaQp9rL9eayYmsepphCtKMApL4yHRCQA8agN17T
UP9QMb3wjo07YHLCmYB3fcHfla86VKFgCejP2keHh0pNv9viHxe09Ilipx/fSptiqOQithHed/HQ
6Ioro8GxpYd4bDySZURzd7OSQP0f70X2gb5fXhOLxO96ttrne5IjUVhFCwqXP+w4cZhudamR3MFe
wBiqT7n1cXEZui1JrbTCGjsIEUP5+1bcE09CyGxyJ9nIMHQugQsVQST0JW3ECvqBe5RqhUtZTIVc
p3ox8gR4rQZMZynZMF1iyCvRNBhIB8nEI2VaEmimXXjmenA1cki4YMUbaUYU7LIqBcOdQuzU7/gc
zvzqvi7uRr2ZMiZpCkljTnDvSSdlf6+O3GkuS0hCRpT2nOU9FNdcz1PIl/PDRCaKZIf0pyWZM2aD
fMM9mJkNb0TKhvgyXOXz0fFlBnZg1Q3XkqS6D4eibyXtd4wGsnfXQ8tx/zIeL1otcKkZjRbQKTVY
YSIVwPZk/3wDsba6mLhZfsqJvPL8+p1yHlUOJBXhhrPnv/91+Vx4OPdqP5lC2AWZazusS8EZ/EJd
dqx3u/0LffYxgKPTyUICMjioHgAmRIzcKbJ1nTPXCdr/YtvbIBcFS7IcEC3kTpN5FhT0/w9u6uVU
3h2ebTyLuiYu9QKMaroTAzou8Yudd/2XMpv0Z9Z5QVPVovOvFTc6/0q7sePIGfs5GnNEmv6HUxmp
WtAq6tvBHfg3h04fOlCbZjPVOROpzwoHWeukKzevnGQeaVRFEMqZWdMFpL+oJWkp185Q6PYgK8gg
oXDmXiZeyTe8oxm/uMoKXq6jdaHIHxScDHJkj8bSOvP1nIOezgcMg7/X5VZrnNFcT3LXMjbWuwyh
k6hto3dNxjqko+h+9BEg/iiKF4kA1gLWJ6XmIj1z2QdlDeDnPcRlRtqBxoRz+BZ24jizWQetMvPW
pNmoc+Fl9lMtXXi6py+pD25/+RX736hhHD9V/UMdatBKXq/6VXlvSNylnUu5ipphDeCVQuNmuvem
TDx0qvH5uKwLD/GD3viCgr9N9CnTXcfS1nw0DT8wbOn1O/u1y6Np5tsLcZ3ihMqf57iUIkh9pVW9
nAvn1hFfgsirKGa0/P78F3a7HdWfWIAAkknyPF6C0GpY0SeCeSil6i7OZh1USVCLMQLItYox+Ggx
YNQ/YyNgmHhHQ7VadTTOqtydGrN15ReDR+w4epfQWEXFkCNSGNEhgQYVM7inDdlwF2k6loBAtxfQ
Hp9sNSazjw4V/nZfpLjkuAGakm0pxYU7eutppWSYil++W96Eritzf6L99LxZ23nheWHIvpZRNjqb
+Gxhs0nr97ZtNUp8OXtLqTmqDeW52Iu9F17a0f2cp42H7j2kZnkC0nIQDZDh0tLlbpkZQ29U5IOv
yF39ilk72UksFc6/33Kc++JqIGSPiKduz7pQLhk5BmpA2sGIxGwy1eHXoRv/WTvQv0njhN07QEcy
qXq4r6ZZwx0JWssct+Qb1KQF8e+E7XSuLXUmfiHmqnEiXfkImAV6oQWHZkcZYj3nJhAC5/ZugojP
w9a5/Gu0F4o+gMJyW8WTYQZvWbixMiJWp5WScL2gi0JtPE6gNGbjDWJe2S1pMghiBdtiWUtoaGkd
xcnL8+BuCdsSyb1iqDTPaXO577NV3YUcOoVmPEwB9X988Ch3klaRqFjn8U53YfXW+9tB6IjLpgAm
4k+/M48/VzJIlv+XowuF0Nb+SwU0iGz4MpqczY+dx8vKaVbd6pr875CMZIK/XCDYWcJ5oMWS5phv
Dcd5Z08NhABoash0qpd2CUZL9hQdQ19dAVftDS0T+2ktScCYXRuEG/BxA1NQNhP4Krq8l5Lr+4Qx
nFY62V8i5OpDyM2xv8JZiKLiDIOblkNQINd11HmpG1mn/Mr/aHgbEjMV33G5TOPIpWfFMhqkzWwu
qQP1TOWPErpQ8cmcEUMbFHszI0Jv0CXXuJt+6k47wDvgWHuE6w8pdMG9Z4ut+5DqiHEYQ09IegfR
WzRpnpvGkdGerLCII7830lfKLqCMG7h7253KnjIcCOnNlTJjCF57c5g24+HYI4XOenOMdPXKAn3p
mijdCVHnYfPgBZQF8vuWrjwHNwjGBLk0uejHPnQudZrWTzqdk4vLyDWyXL+ose7yr8f2VpN5WXtT
4ESUoQSaLwcfHCY5MMO4I7gjHHzucfLi1+VlDbMzmpRznZGYRnA8xWGNlgyNXZ3kuPF+9GMOpTwK
5ya6oZXW1zUmnpYh+NDQDGEIh35xgCaDETflTsHXVW++JeU3PRdvt3wGznl44ezxWnR6xK0UhUbn
vZF5lRvEbKQVGPJ9l4rEcwc/FADegQrhCs9apCWgJxHOJgo5Y6l+dchv83YFgGk7YmRErqanZDuD
vYBfR5k7d64EOI5RpKhoNHTDm9vQ2uDwUgxYsWg3+GnCtTRe+Dcz4Lp68HRf70+RNfH3v3GwRuuu
w+ywtOGuJN8Saf+hbJxRuB//RNt9hCNg/JDBaGrv6ARdo6ZX/b+pR0TleD2sY9VJKJN3zCaVoEhJ
wda0IwFv2ImJ7MAKllvOgMeKW1Xi0VEcStXIfqR761Bs6rzlugKlq/BzVAr3W8e+9GfDDwQum8Ov
YQAh6R21UAn0prP6Ul+C/lpwrTVb3NCLsi7foWv0ujZz22C9D2GqmpwE9R11ynvPOvuv4XmTl4Vi
BKk3vaRH0dA8XJ6la2CZYHZSDfzyQHjFfCCefBYfWzGSiDE/S8woQybCyBurqTrqB0kPyduSK5Mm
FtIT+pQkc+eD78cN4ecZHucWibtGpy8yESUeBX9dWo/RO+qvg2F/OBcOujop4hTmMA+aVcT6zXq8
WR785LVI7oPWVzTnqM7Xylx7L0lbUceJLiV10KKBMJiWAKF4PO3axi1+ecLSZs8x5zyqpvfbVvjh
B4QrFZxFYFvS7jj18WhyGpKWKXPY5G0O/uTI45jjGVo/4q7kHt207OOSK8NarJ8FsnHTqPOeuBll
BapjFw0x/GvknHRaqSbu1hVbjpjrlNY2l7MPTjL/vJI4s71ESbwO+Es/WfVSJjoAGLLoEszbIFI9
XaJUCyOMrhVpiVuuSzGsyo0HUD1Rdys5oEdmUjFmk0hWekbC/XWUM7JaWD93pIOZCerupYB9nJyN
JSNjvQ6XBLcvmTLdJrLapTT9t0zowjCy03azhx0rxmF/IGXfYmxiy+DkqaG41n4QMy2sYE1E0f7I
gHwS7Ihx3/v11lF18KBk8PJB6wEJDUP2+pLMX7hfEYUzGNLLuVQlwRtyKqPdIEsBBhxcl0QoWy3Z
Vflu6zNhZoNWpV8QZTHiryrBrmPLoYzYvtZ4hAcYsbpTOnaJkmG6IFjfwD/LdsiPADlTU9zUVs98
3b0R+d8ZVWbX6vVFQPyx1KDpGGr9qE7hRldoafCbdxktt+PJ+dKkYnEGChkWUrgUozHT1D/TnCAu
e91MQc12kl7fsUaiZLlu765mmEjoL1gQf5TwYTuQlt9qgASnXzWZn8MkxBdKc+MqPBDpj2ADKOjV
BBDyw80zJLxk9INwBvoljHoEsjnMpp7Y9NNp4DO8b39FiXd7K3ppXO77vP/l2QJIMfmEwwN8TqJo
P+BtDIJMWZeZyHw9YVWxpsZgMkgVZ3B5UeVYb9Js0t4km2SGXlMbYaEVTe/duXkxsXOdIeHryKWr
ml9XV+L2gyQhYTUHAcC9Q8h34u482OSdrlxIp7K0yzxeOu/8M5Dg+tiPeO8+B4y5P6NlkYqFK54n
8psQ1SlIcS54Gody9pO9IDGIPkYvBDfbRLrW9PNfzUjIrz7xVGoe5/pU29/EhPlkKo+m4dvIMC6f
Gh10Z3vGTtmCXPE7dqkZrXxZSVN2mzzP4VitIJUNvNbmfakEPPZI5EcqzL6hvpuwqniEUIP7o7k6
U4WTqz09fovG0WrP8BtOTb1IAPXcCzgZ+CCHiYXKKu7BXUP89HjHUeTv1odmPGoQW+S1wFWkDUV3
xUoqBURun2DoBKeOz29Yx6VxnqaLly8tfXQNKxx/homUAz6mvoD4W2bysv3bnFrPHeWA+W0kvLrw
75MfQQzK2faEK5OTg5+hfCSmRSAjQkLw/AUZqQyT0m3BD8AZtDqZLFraWWXZE1iq1xdGwOFZ/2Qt
nLrXaHIcc8pzFLvVK7hAEbnFL1RTubk+oOdhMwG2rShANjNam38RkiHBqIr9lgvYJmOCec2OzL6/
u0/gCbmdLKmqltZRANnWn3KmkTpiGKiQnhwN4ZEcLfom2jasOv0+eEDYp4xwvV7Dl4N/OiVDPM5C
ZYxNU6fcEhO5+RJX9a8oVM5tqvP5dGRaLIe5jF5QiwdzFdLbxfgTGw5IqRMXJ7iiZBrUfGoqzy8V
by1vsRzHgf/rpb6iaF1upsmLhXlwIQyKis9NgqASlFTmwDcrTypYKz1hZSDOKF9KZ+bH/u97pzIy
IxJmiYtXvVJyvEkBTkZkTTJZRQEVOshI6gmHdWB2k5OtToeKnQXI55fwd+iFuN42FTdd1rioVNu/
hbPU7Sl29fYruAJoq2Z2avPMS+Qn8Uys0xJn6d52EBxXQgiVfje5UDktMuOVtDGcurS5MjJUGDTl
9Fgo575qS3ZYfVsPfQDTkmJHeIJdEn1GTNVF+HmgZNAj/YggQtRaZLWwmItQKJ8DYmraR0fk5pkV
+Fb0kZh+vsV76n/kZCxvVBnUwV5f/flb0WMCmZ7P6/g8L7Q0RxQy0cWyiBcCbuzoO3uTm6I1YjYi
7aXJUrfJVYX7c49Jgxbgi2KE4vwbHquEsqzTPnw0u4L1qZ3zCtbLlJn57441C45+Q587F1yFK5oU
GTpVeWFsHEyfUIs84scj7ws5Ftpir3SFJDZp8H5/eEd08z7pmkzi27HiurNnz22rw1vCLDCc0oct
JsnN2QaTqCjZj4GrS3AUUsbibAMt7+jpGz/fVXcoAyBj9LYsyXaxFArlAqpshBRoXziFUtXlknGd
Owj1J3XzqT15JpZtdNK3skFoUdv91Yxe1HT5PDaJKirV6FMIVSXwByV9bbcvEM2k6b7VK4kGTDhl
ffuNxrd82URYKksQPJvT3tkDdRW5AUWIUG2ZGiSjWYD54rG1hn1oT/Yo2nxMcvmd3SabDEK8jys+
QwYBzn34oD6BgHaCur/7B9FNH8v4wkY7xXDB+B8yOxgx94hedlvFFe5DSCY2KOMIeDmSiWPfyuZe
KBCpO425Nq3nIzhsm/gflevQ7htFZ2PLYcJ085sqfaWRplZkobJ+/wlGi6QRN0IrPokD8KQIfvjr
ZlsHOndFstUSg7C3X7hoX7xdyTb9QahyeIImKudkpsN6ZtE6Jz8PSLYqJVStZrPpE8qXL6N2QjDc
spdmMF/+n1gnqxJ516tMq50skAeLGQdsETWpAGKDnxuRto+W+77WLo5RFhHXdGIV5J4vQEFJS8QF
q7Fbf6+a89I0JV4A/ODjX2MAXLvnczutgOUmYlPXJ/IMAQyzOImmxrz7et1p7PuD7LQ1HICyt4uD
7xfZSnTTLjPo6NC2WguC55zOcnfFUictHB+xxUlzuS/rWON/dgZbyM67jsGEcCBkgmMlbIc8zE2J
FXeU8KKfwIYzwHgu7isC6R7L/JcBv+rso7SrHgCikm1jpSLeGJ9DvA6QTu+j0LyLVs5Pxup0Kvi8
JGT+qcpO1ux9BsMji565+MiTpnRY9ZU88woMqNPfmqxfJxpn+/WU/b7tM9HAe1F8887rWgkN3ycg
yZ1+sXGeGqTqbcj6Im6aiQoTgq+rXz0Pe5ziyLWJ5hfEAEevUDgSqGfESdHEL64d8wnlG7Tbeh2a
tdTZUDCsYyWX0zd8jLNHX3nwd6HHpHyvPUJUAlrUiem5kMvz042OjeEreYVeFgzCNLPCR8PAf6V7
9P1w3Y5OETAYscxkZwEiqRQ2hl5GwZAuvhqKR9KY5RlC8hmxJ/fJyTnbgtNz28h43tDL4pKTHLqB
ayY245584wZUa0bgkP3s/f6Ddr1RT8HDFN2avZ7M752B5xU9bBSFQxZ3QduULC/sNz6iyY+nUQ44
FZukyXrXBlsNvquAr7du+Y0aUXREI01zWDCPQeDOduBmjx5tZPJKxYhG2ai8L3DP7A5c0Oc7sLuI
qwiBh3YKIIjVOlLdiGY3+M7L5sng0KzyA3ytcgtHBsYpfe70h6GoiLCmbys/26pht1tsX8SpdYmg
VyDUdRdjkowxncMQequPwJCb5wFGdClrY1gJaWxi5WEHf8UhvdrgCCBkjfmu3Nw4SJMbXlfb/oTa
A6UFehGELK0RRkymzVh1a36aaiEssG8lldRAuB63hcVW0c7pvNeZObZcvh+1UgAIBtC5oIudJtxa
Za1DuVOBPaCrprmGwb90mbvXMYaFQAFMxA/GqxS3+vck+pQy5/yEDRWRB76ZLV30griK9rECyNYq
Nur42aKgwhFjhtpdoE7eBvpMMpIYVKUCpO58EvaEQ4tlTnK4I6BuIKi8lk6QY3Ler1vsp9DnXmWW
tmqAXxjmBXKuobN4GIHdMrXL9f/QllTKoE4i9LXsedfKtf6Hck83PJRQDXkDBbYb6Q/EVccMONaO
QgTHWsaJF2uXsulWxUfrD0nCEzTnPbKIpkSVesfcakjt3h0uxqB4hduMYpL/Xcz+SdzAaYqILxO9
v9yOV5UL2vsroNvp99usaqdHe60O9q9+BpzUhdYVj4XJ6QJeAyUZhvkg81Bm7sAX4WOA4i1NYVMp
vQp4jLuUwYonUfqvFESVCzbk+1X0VYaoLTekcNAAiJ6EDQB8KSzxVVS+DLy/bvnU53Lr9627aZ1z
62gx2i7ifH54kVLYsOZ9ZrPaqxoSNyc7AE9gKkV/6zR1vgm2TGrAxdtnijG50pBIyISvkDuDxYgs
m4zPN2iDkrEQQ5lpk6iMfzqH49kV/yc5VxTwkvfUKJZlU6uWg2EoQr/D+IsLEHSogaheJ3lke+Tx
iyuVysFvMaQ8ikPaHEXi0O1aKkAqstCDGdR9pQ1+r6kw+GTGzdEOxZ03SgaQT7Zmuf0VI3AQbARl
mkDzVYO+L0UlW8XHQfejbg+tlXno2p+ZYh9heuBYESbS0sGZh/RKDvx0Sbfxhx2mj9SALetVi0QB
d7a3oHXv2n1mVpsHiQ1dJKnpW1X5vbg0BYDpqPDukLf+Xw3EzO28/ibgUAmjh0ied5+Qo3kH/8DY
hpMl4gx8iLlJP+70FRS2KGYfr+WU50vsePkbsqJFp53Q1ir6jictQ9PneUnqqMaqfNJEl/G2IYZL
AvcCa9AnkDnezSAARkgVNgXRIdWb4qnD29gWT6Tp/2l65D1O19/JclS6IlkaqjXym3WdFOSsO08J
souVLh+nGr/pjvpUcKCVKlVGPaP/GNn5A/vxbzTcYezcTzoEUH9GcXHvh3GueXRUqvD5hK44DWMZ
o9KFhXt78uJbHSxQ9uZELSpTLaeOPC4kefxw1qV8dfU1tIS3PteowNApSHNsvQBxNgYICftKjo5/
Zqz+CgR2R4uaP7QWKUMsvnJc7QXAIXT9p32WQKlA/5iJnLAzx5vyDXmoJ/duF4xTc2v305+LLJkI
PkUhyqLdQG9y5BztWY6ZdstZuuw802ssZJDvPMzPHlCiQGs5Yrp4gZZw4k5HdNPXYYkmAqPi9lt4
KJ4tkoby94mBxHH+7QKJZbTS2Wbg5De6TLHdCqcpMf8nTVqBNHX3x6whnbGpTMuEMlyj0Te0VR9O
Pu5uWkfheWDsEEhZUJKExZkdVME79kQaTvNuh884OS9uEXjixZBFnlNo7jnLXOZ3slBSuduI6YaZ
OdeNPTcVArxQAXR9bvCZ3UwKkf1MMiUM1tOdPlULVfMv5qULrrGRdUAjMQ4WmjJljWWVWbDraNj/
WIfAI4Py0ftagTai+CB7vvgxT6BnpJYbKBkKRrF/HgkaLbBe3bBkvwdj9fsG0Y0AEvCQUyi+c0Vg
GYmxaKjoo1Qi3WgrxW0vxwoe9xKkQGFScsX8kttZ28Hkbxip/GoJhEKiyCmWl+0Qsv1gWS3pWTVt
3qVOp0MDtYLaE+rz0yI2s+C8TGn15AAKHyYUXP3UmOD7PTmwh9dC6XFqqPRp4xyU8uFALmYt1PhR
sMbMahsf1eShfWFzghEMRt9e8ofG1bC0Wy9ZEbW1F8G4W/Jkl9eb3OPxzhlwdpAVtr562p0vvu0+
3IaDVktryg9fHvpOkr5No/JculnoWyaVwrXhAMkm/0A+ZIqScg3PTrSi58zj0XrJmgi1gKtDzb1c
Eq8WD3EzavrGsIm3WIJYqhWh6eHS+WyCOuq87Fqb7CQDUU+lrrepMD0vEanSAEslEfqk0Pm/VXzC
2GYvmFu6BcQff3OXDoeV6WknId9ODFUpXE5AkgYRa6n1Bf8NZMkLUeiMTiOhvaURfGQqePRXTmkp
i2e8yTYUD9+fCQazh00FKHizVASqPur/B02dz2Iq8iHLWprQL/hG02zeIG4mM14hi1iykaIK8oWN
/CQlGZ5u32qj83xnorxlwZ8pqifhlRaqqs1HmeLPP59lgJRb0klggRi109hlaL+rjKT0p9njBm/O
VJkmTO/eqMesOdTwDWnGLoxXhDUu/shH0Fxe5YaNgdfzRM3zCnKApTLYajyXQZxjcQ5l0xAitNEM
Psbh0JMWAy9jzYDYxRFJ70AZEBEQfYRjyeOFi9igMa7ukVoTXr54L7enkyq4/8UgtohpFyJxJvGw
tM7xW7lciZ+R25dHzqjwrwB3P9f037s05mtuVD4Kx4DaKdU4tbkjn27HZZFEkf/g52FVQ/r0ZNhn
JvtwyHE8vKzgikjlBOpt15VS23EkECWO8h1owUCjc3B40ijqiJpkzWv6CCj8bUpx/NOY7yuOFhl1
v18aZ4TQW6RUbYpGtJBNPaIwiF5ZzibGwEcNay+6L7sCbipjRgrvME8AdLdCis6qaLxJt6o1PCY2
d2flLxlSx3Qe69kofMYYgYyQERtS1n3YIRgd2Myal1U1QIy/sVkamlvGdAx7qfWLD0K/tHGCH5mb
hFUcCF9dvJcm1JHqHxwRxrXraZRPM3YO6NN3RTStPRm5BwjrOMxS53gSyJr4zpOTbdd94KGN9Cmp
L3zcinW2P5V9pPSkX5LxEIt0wtbT7qpG1UAwa7/GDKWCDaAIKtYrgfb+E9QyP2p7dPcfgLnT9LEq
9Z08sn3i2xvE3gVYIaxIaa8cee3M3D4fb4eHTtjXdJV0XTijdFvolC9rj4d2FRtNVYwte3UIDbVk
gZ7+cWB61HXX/x1+PNA5ogcnjzDlMzR62G6aW5FEoBBZRA8RC49kHCOjJMFXyTD9qrUBDXo9/mEg
J9/GPnfhVqAlJTOuMG3Yg6oXfO7+Gh1jPoX2Ea9AK+r2ABB7vPrpv+zdPiOMFqZKlsq2Ri9u99Og
TsqSzgCYBLOX1DBF0jqbwxiTkaJAqGvUdTYGro08EIYFFcNiTqjjqTaMtDkAWEZB944D7Ki02esP
sxVLZUk3oD/wGN6H1IUNnohS8iTjFc9R6r0IiilpbwDGtGE5fseOKK57Qrgh1kkN+zF8UEcqsV1w
hspSrVL29bsyXFGpqxUSJCxS+UbCYtaqj1iQwyvVDxpo4+8xM7NLskVZ0K9hxm0AAPRw3cMhFeuM
GCv3IEJzC9cphwvfLR9Av9V7fUrNnTKwvsxBqgj0xLWk9QijBpIWQBawXqp2rI0Dya3MINt9+/W0
0RGUYn7up7bf2WPwrkoa8rQNomHagVqo5Zyw0Xz8TmucTyD5G9j4ACnwOue1/bm759KO178d2tzo
H+BpXaMrs4vH+hIToIbZxjgc0t8vNts7HByFm+D9jrUb0uNe4djxFuEm+f1v8taOie5/CdNseU+Z
84jyfSay4wq+r4h/C2KYlIJ9WfJ8CyDBPFZd1DpvA+oYtIsam3gZw8shenAoRla9nNzEcLduWQ9b
eBnsC4rUek25Ztljitz6JTPZY4g8+yyj6P+2Hua0o+a/c1AG4fqahO1dBo2tjqurfEfgFdPHL72H
O3PCq/a0zh1qHt3XqtYZE3l/iIpO+0cMxqtOJivM0M0MMa4dg55Gfq9/TPR3DQDsO8y2BG7vQmV6
KFZkzUH24Qo3SBPPExOX5OUXMBLmrwrFZWeu+94faHiJT2AFWQoo8bW8fPkqUQeRfVhbMJvgts+1
Q8RcVlQEJHO1avSLnf949ZPe007mcFnE8s05wpaS7kHKoTo7uWnd568z1ZTnptXYHyPPUhEMTOqa
CttLlpohsw9y5SKpmJB54u200FyCJrMEMm9uaNG71H0HjdqzdL0C4qKsxMKLOvzQmXwHW9tSo+Om
B66KTLrcCiUTgd+LdrE8F3hEX7Q00UBqWJ8i9m+/bRaa7CkMqExQMhMd0UkIHiAsIpwwbEF4iS9D
3kO4ZC3b3/plBywZMntUyuwIdodpo1IBDZGYlCdRy3i6xgE99H7qlwJ2y7XR5dAEEOoS18Y3OokC
KGctTgRqXXdSZexsuAXnNrbTIKwC4Q2vS7KE3pQzZLwFGce9AXwZ4tByz3b1sFD9nQPPdyaqIr9x
+Ac7/lTLrTR5DSGt1nWtRhNFA5bhDax4zQV2MTnHBJkruwblhcGNEQr0Tx1Q9mYrTVLqCvomgN8z
BkGOseGzTLca8gdyqVLKpfx+mMEiOVk5LTiXWyioFV8XfxPm++3gtiQbBlwxpGLCl5JV1x6FEHSA
F7CRtxknQxHJFn1pQj5NJvmOoVubLsdVMBSzvGLmXSJzWoMwVlqa62j9sVwOptTQmFwIojcA3si/
fAZeDP4ZxZseww3ibSgmbO92Lfu94LyjHDq/sAVKFk9BpVR7NPlIPBgnf40ee23KSB/d5s2e7HBU
7W8o1y0Ce73ONopsYw+UKzS0S8exaEFbq4FFUyXiTrfPO63EAIVKParoJxH9G0O+oeH41sLohIUq
sH6A5XDBR6HByRMiQgLhqsb38sLgdNy/JQYHJHj6ldy6HSdNkfTQV3aogLMFx83Yoq4JTm+ouypZ
rBfgwMMQABacxtqEiGKBUK1TF+77YdacGZTE8DUQe1u8JJzQaDghqpS9BUTwWI+DIeqwjdxMmftA
s+2eBSRZiK5bceAtEl/b5G0gf1VsVIjCsBQS1kD9kDlks2BtoAA3xbJ64G3jwzFJU/8ZIk3TqO0H
DDhUT0LMBHXvD8yXC9dJDE03pJv2brFvMtzhbEU2HbU6pS9cTiTgJMM/NH4GZRXrlQC6hlmeVaZw
TT8d36E7j/kRNBVA8TaJTFOYjWWKDFGAz2OTz4U8sHzKERtKIMjv558xAh8Up0ckGvgr47oJvzXo
bHPxiBjzcyd0b8ZrZZuNm+xQ2G2AVD6iNGLUPSPzCtbSn3mc60BktsACF4qG37V81o+w9r/sbehX
q549eYJY5JmgKSgOrJzLXleIyF4FvJ+wYXUXrDsLic8CN/K9AppL0U28AmdPCA5IeZGEy8oLjO0j
VQN3EqMCANodv6vqv3PDhYtZzUkIgGwAm/MJ/AfxrrUr2AnVwKInLd+Mhd/06UAYOyHpRB7G3LVS
bSwx9QmJrc7zr5s6FdnoUcrs6VnHPtFd+isoPzXpZIUP8vkzZ8Kd7hSQAf3yjHNhuQmnmRrhA6qo
Swmr+4L8eKZC6wDQs4qZAMLjzLCo2uIkZD4FnTpsASh7Hz4HNrr4kot0rCLcEfkkjh4C+u4aH2wT
fKLoRWaVYWdWgcfVFE27dzQRt5LwTxQ/SAYv1QcR8jGga/diEijc5CEjJmwqT6zgS3V89kvlDaNt
BzvLWPN/UFHHL6C46NCtlj66OPjO2IjOcn1gVuVJ7drQ4ilhmLigtiLxKPJh/75uIDqmnHErZwMF
6nVcaixAdpVaHdJfUjCrj0S13KCwb7qdfo7VkzkaVJWmw2PTFHNFY8DGy35nqfgFeb+bGhT5XvOY
iOXgw5XS4ToVxPtHw1sAqk4y5ChVMmaYisVq6FqIdEVayhcLTL59jTshJV0EkmPs1jTQdn+mBy6m
RxLpTB1arHqOslmKJIWw9fDC9IOLCH3cS0Q+ojmz85+020hXFlkOcx8BarkxkoAfiR2EQIFaPXzh
J4pMnt1GDkw/I2KjUPfmuLPYGjY+uWt7KmwjESK+FGYlAiPwbUlmLQ8oSBBDEi7+x3hfLTJzQVp3
8He4dXmi2mr16myQ43HuNjfzs/6i1BFn/io+eqXy1zM5JHAZ9z7i3ODx2F4dUP7DwxoN/6xgek8R
y4fYYjB8I/lb3+kVWUXr36CNWCDACvx5oI/MWQilEZGxQWVl3c1iPkc7AQoSElM3Om1dnD/kpFhR
HVyfo7YANVICpbVBFO5O4Oz6c3ErtOOzJFoSyVTolSv+Js8cdu8nILVhQcJ9yGnoFHiEc+6Ey/io
ZTwy7sx8+mHlnnQ97oCSODMx939VIJeEVUKz39X9DYbhuNhWX0kIvTY+mC4nObWG1Ij0ljLxZsZO
vW00xTi0a8tnjbqoYFDRpN/8mJweF1L8HW6j3q6dRgrPFLLoxX9KGWOpN4NiuQIDRa02ugZzlTIT
eyQ7e7wuLOzvB+EGZVS/iJ1o0lWf/Vqn0O4pjTWK0pT94HCDtVDx6PQmqiP955idcsbuZR5F9tqd
VuIj32EDqJJxHecWBErC+o84VBKWpNfV8/x3+UG3/zpJhvHTRYLJ40/1nw8QkmePYfhvlBNSIFPd
0eG5e0kPMpduPIatWNesv6vV0moXEzr2d+I3hbh5DdqYx3p6u355fyGLlI3+4Hh6H4LNERcWmzhb
+tPJNo1LcsSl3gamBhLpByJJ9keRStXjCCp4BpG8UyqT6XJXhvdE6aXLj4i2ZKDupXfi7lIHDPen
3RjDSyCPHrID1EOpcbGd61P9Ht78+0sY9TFAtbgOV5xmgtYgEnY3i1WOUAgPbWVWUn+PgnnLYgEU
e3hPV1NAVVhzGpSkwjlrrhuUz5f/3BnbKkBqKo/NqWhrfp+3Sl6QkqhlR/0erX2LwRvMxh/1BA2u
kN96Atznp7gJXxDcfv9l7YSGCYNokiqwX36IBQDKG5md1hp+GlDpgrs10uk4W+nrqOd6rD5pVysw
BHoX553ascrBOa03VPkx8r8u6+U5kwJXUpUTt99ihgfyGz0weQXNTHNmuGTfR4OB/QiV5WxAFWyN
Tl20RhQqqRfl8J0sx58UE3QFy4Z0HJN//UZmOf51kwvZE3t20QG5K8eA+rKlDl4KwiY6KPClYh/2
NG7Dsqae+YQVbr9le/vjiAEO8/JyJolsDOEdMMTS5D7Rd18GnSy3qwVgKA3P1vG/EKIcpqeNeFYY
5FWd1dOkYLNqLWtwlgpljz+WAhVAue+DBDZAW5nmOjGC9hpZB6XwcbOthvJnAjHDJ+9m+enJiqOC
WM24tzHtKEZO/ZvJB9XgnrN5bAfxI+1TLeqhCIfGTHSnB91K4HULBTMOOodKcFeYEVBkygTSH6+R
1nqb8KbNWLg1nJoU/j9bnehqN7SoQnxild1OCFI7BO3g+hjg/P35lFgWBu0jxsApZH8SAwnbGa/x
bCHDMylvyQ9VTspDqOIJAWN9J323T8G4s939Wf0zr5wweQCgTyvAjbuEIqtE0iUv62UQH+kI4ZlW
hcFWRVjFvGdImIMkL3+9saVrnBWTdAiMTLawx+fp4SjuzmJiopY0fUP6dY5OJA5BmoQIiB1Pt0tQ
G/XhjObDppek+l3tMz7/uk/5r2npW3ibSDU2HOh3Llc4SzJWgjXnhcf+1dKmhL1NFN2aMqZ5r5EF
c9M79zIFV4OM6y2UkurTWZsripLpFB0R2u43IKseUPjJ8KoNACvf/uwGC15HX71A4pZSlaEDlYd4
7krb26ovptrqgjAnBckA6J+bNnOwfa5mXuAjSyCPm20+90Mq/enQbNth0PgMdxr/WwUU/wkiUOXS
4WKDMoVRSkcyuAAGEj4rYxovF/fTlRP97h2qjfYVFkB+OUpsSD5U8snkntXyPExTfHlzPAOEUw3d
gR/In3ljh5Em4SuhX9/hQvYn6LdtCk9hSCrT89rL52HY3q1p//pEBa/l4ePAgAQ4CaDU4/DToLEQ
ELXr3tRhidJAMDL/kanxvIlncYSRi3733GKSh8jAPpJlHYZUhztO82EXcXUu3Gjz3LaLLAf6obzR
jmkT6XKF2VUyaNTW8ywxBM19FrigZe0/6YiF6b/1m41xe+CyBZSvrKr4hEUJQmybMToXhO6Ft3FY
ubbqBInwKn5lnBllj3KtktUMOARWWHBDhTlrlfonau/skQXp69RkeYmH8y6mo4tKoiEy6+Ik91Sy
r1DtSBGoeAR1GxVOsdHQkm9Lp2ZQdtZIOyKNU1SuwztxHjzVeWtuafU8DtD3Tcgkjovf6fpuR/gN
1Mc+sa6WFNZcgd00bubuztJU36GRKH7364efidSNOBbet7k8STxTUMJS5224bd8VXjljHdf8cnXB
DEBKb+p2tvYHYcKU7q2W9AMsIdvVvc6e9AurHHf4fdT4SKaqqeiJEx8hVtjyAKZ3feg50hlK8ioG
gBbT6v4BK6DJmtPUI5KCtZbnCcYoENyt9cRQfGoJVbNqUG9a1qU0IqbhWXKkDXe5Fa98OWNEo4Df
K0DwTv+dkFfCaDLZMh25fBFzxvZF2ASlEcQP8KRX6RczEDeygwmq15T9KgIErv+PNM/9QhuYiWGr
HLVtgocWeEFB4/QnuFHLVw9ck6w0IB2baXVqSm1x1FF+xAX+A6Em0gPKTQXHrFFJLH0GvtPRh3YR
wIFB+KLI39u0+qmGOKgmnlJATPddQwidv9dW68r2aUDmuw4ELGICBz+CnV4It3XiKRoNXTYV35cd
E3cmfmNNFGRWOXFowJmc7/90KKZW12uRwq2QaUKSsPrM3FfBguVqLNuEhX8VatODdSLSyMh8iVrk
/N5cwIZqrD+H63UVPq7KSEgS1puKh4a1+yP/G+hN5QLd1L84ZAXI6hpqztqJK4LIhAS4ekRRTuGX
pyQwuLvbbOIRZ1bVOG7BLR+Kt6hbQa6c8cc4qwr0cxEazkC+VleUblTv+NETcJePZ1xKf2k7tvGx
ZY0NUjLb/aKpbjLOD2jcDDuOMMyQtIWdPyu+l60VQICejFa/+NPDi76DXA64BVMQKK1aadhB7JHK
MC5Nkgxjc3Y1Z++R8K4LOuHj/h5rGuuT4p+kIb7sEBjKFO6kAhustV96xO1Pi6cPWLYoU6+WhPpu
2SmD6TUMTiKRhgfV1BybxGzb4y+RBDbDnmimdG00fp4GmP67jSrDLG1pzGmGY/Y5BM5AcQJHv1KV
D9lmYgR7nz1eSQP7hwMIskHvCtN5fANH2DXJkQq/WSZKi+7wnpjcOkgKV46D28LArL40l6UUejx8
ZaYcsEeBeF0VTvw6jT7007OmdS7Y9xUzFskKf4q4ZOzNQnbjx7JzpL2dX7Gpc8Hmc2QjQFbYwJ1U
t5HDCzZBPs/4FcD5ZtDX8Q7p7FVHpGLyNAiPpRlL6gYktdLBOAARwxgnobjqHtjFqI5ad2lbvtAE
56+I5/8+j9u/TmFrArxh4PFaZIqivs7GLMSjoxe6JXAb+vS+jJ3UNcyRSm0/ap6nNR2B2gIxCc/s
1sUAWsZwNxZhnDxyFCZlsuYX/AWH2ZpGe9PkiuN+dWTbvCfLop8x0mQ0I7h4XRrowVkslRrPOUnT
44G8tOs6b3lICx6fJyUYQz7j4xnVMkI+tk2QOoWnYkHhSK2j4ZdmaKLVfO6JaIh2fUXNCJMgceEE
6hCOei5v+sE21Iux+VMRTXWCSTEOzgYlDvDikRenBeyG3H7Bjar01gLbcU536VwrvywjA/I6msO4
CT450npBS0KeOfHs0e4DVrLMlGVfrCvnyRLZzOJkgUvhljrje53ceAbG9qSYDxUHueOSAWE6PVe1
xuB15Ag7lE8QeVMa2ogbu0WQ+q1E15hzJl5vT1rmmOUu1ccYevUyrvexvHN3y1PuzMhO0D4JUJj5
EYlDhffvG+PpMIEuaX5cM38zn3gB4JPIYYa3JKmDOljW4nrBQb9YOBn1Vzj0BMRXGCMVEkiYk+N4
tcZbmOXHLM6aN7z1h0JhN9bMA+CdwGMiyt7XJBpnId5rljeT0PXY/v0xYliJiKRFbfbMU3Fid42U
whuQd15Huv8yD3zSN8rNR9YJFSF+x5HwNkeXi6faXp1IkV1JnI1ZDPUGzvBq0x/FT8bniGuN04W8
U5S1azMmedKH+HGNtNVIX+ipJ37X2tQX82xYc59b/iMA5jgaNcLBmzDD00xgWt59yUVmLGrYGz1R
dPJxFluv3azbsYu4fwycAiL3OLEUrubHt5IHylCmw1vXvryruEGrG2+JE+gFw6WsiNgaEPG7wNJP
ODAvWCYH+W9zxcF/mrr3GzswDojZFv0uSb8ZbE8te6r4yEXhmGgdFMlQac6F0vKZi1aANxtlOnH3
uc32yXMnL1ITzBqlCSeiZcH0iUvqnJWOeCrRKIwiX4FW+fz6xVoOuKGzLlaqaT/r6Zj8sIUsvMdA
0fTDaNv24mCwDABtk5dG4yQ4/7NTxd5AFVkf45xUJsVOF2XRELz9eWwpDsPElBLpAOml5R1C+YBk
In3jMBRqcYdHkpMG7E8IbCtQie2/Q5ncMmnk+kO9lm2I7cE3yGCS0Jyh7k6sJNSkOolqHrbLK1/R
keJ+PM483wB2J07z3PhUVKdFo6pr+q4wa2kQL6mTggoqZ4KSt9Oypi+fCP4IJDhfRyH76R1pq5ba
ZOLN52wIDPKVuOEC+ec+G2fQfIwfHN88N9k8E6mtd0RzeMiUfXZV6H85nae+qsZdTwVgZvnyOgem
Cuoyxk2qKVjBXdL2Pyvb7sGVJeeyug1/TmmNH9PhZIoRu3k3PYn3DaBE1uA39hSXX8I+R4NIanHO
Fsi4GLPERnef47EzKgEhljQrCAz2e7zDDCXO6CDIR/qjdwsUbTXi+c46NmCQTwq70+f9Z0dntDi6
+YdoZBbfZZBSs2Ea2eWwoq+GM9ytuOvv9llTieW3qzAGPE1jPT1EIczcVmPnGUWf1VaE1UgkIkzB
UeUaVvaWdSdgTTV+bH6XXgELw/cE+gddzZidgOlf3nAbrygan2ZnuWami/Ocwz8JzioOAPrN9Yum
EkihrDjDCHA5D0u8nGTFqMK/kaFPjBP6op5orA2IJy0FlKnkGz8kNpJ+Q7KrBDkZZZlFrmp3GHFu
AXY4AlG1HzGf+3ZvZ83t/ZqWmng2wbAtAXV9aCEttCLEnel0wbj2gppp6w+SJQhOa06PXR5PPWU8
AhN/t238o9n3CVSzjHWvRNYiBk9mtnceZwqHqkkxb1exubUjXGxhf4JlMoV9co5gcoH3bJI5LnwK
MFeQj2k92xKWmkKY3wUzKG2qY7HR36i5+JwDIYj7W10/vci44Ah/36btR9MBwPgP8+nUiV1BznQw
MXiIxm6GCS5EM9je739OTBuZ/TTi2gzrgHTeh8+bGoPMnNLJZFEX5h9COmYWy4XmWEN+TF1/j/E8
JKRyZdrVQ1GWxHJURGXrATSlq8tcr7e2XDkVsEvwcwEw857pTQFgdock/cYLad3emJGMNiHHksjS
yPQM6sE56wI+nHvGywjuIX8m9JvVwK/7Teu3b0unFaC89m5HsUvCB8tkGxl6coBOJx59ug4BuOj/
UlBhXnhXTBQbrV0GClz9Rg/iOb2h4YWZ7BRQzhqMqbavtLx5/BPjo4Ufw/HuUj9AnLGLsf77S8vm
WjcZXZWPydmkkhpidbHtpvChVw2E2IdIZwiWMClLsIV+RKz7lRQuZDEqphs6FZbMwmmRt/KgKWyM
K0NTnAOgYf16g2GvJWeDUO0BHviBeVFSb0RYKEzsX/LPsrd0T+l7DxFUaq578R+U1g6qEBjRKTwH
+sgv7NphBFdQZilsqQinBX3G4W35WIq/WBY1e3H7Qsn7bfG7kBO9RUTwNxdeDcq79li6sAw6MB6o
ZjupPgfAjXdF68OHEu6347xnLypokIvNAvR0dqvAJA1VqH8dojpf8KGZSVrIiujy4suGVVSBTVG3
jy4yVZbNdXxtrc16RtpfBmNOU9cWkgc4T+z37YDN4hau7T92y/5Ywd3DxZLporL+tMcROnXV36pB
f1Cqr8FvT0Ek3UEazJe0mNNhXtiQSVJACw7eYlHtrhyDUuA7ThxEBdN97S6OWoAYzIa/O9QRN2NJ
tP0T+HIYo+k6l+LRI94o+ZVn2l3Yq1ljAslYER0UzLRgNulVE6NgxH3W8eMNEgnnLVQbg6tZi3w4
FsWIQfn977R3zL77IrdN60HcsLnorAFZ0VWaXwOWWmNiJ3tn70ndYFECxyzzCjGKwcFQiNS6thUr
c9XabDcS87g/aMHqp+CNhAMEN2t8uFPicL6LpRRehs3nX1xr0ZQvL5ElYHKznEpYtHjebBNn1dm5
ha4CUm4yhsTWOpXCuUTXu2Rlm2hNkrRamuWFschiBRV8BD5+/xSs1RhLemQ/QRfkZIFmkjfszozH
XT98DaJBrzx5xZ0doxBG6ACGHVcSYLz7W/c1AxNozURlXj7vp52EikDTvYzBGmyd7PJmjtAbCnce
HyAhUE2cXL+8bNXBdsE/JtEealJs1pb4Wxp0Rrha2vMLdn6NyTISXDGPrm9mvPhC5GwolzrFGK76
jgEMkCfLcxEb7A6Yqi1PTqE6FmI6aEPrCQZ1iVAu2UZPvfrMYvL5aLdLHAzU2WgjKiANXvMB3nj8
xrHg0OG7e96ZvwN/3heNw+aLSNFD77J0rNJk525x8wOTUl3guzlutzMnYz2vEgQHzFsYzLuZYA9d
HFZgKHZSmNg2n/TDrmM9DYLih+WZxHxme7tsPjJOKwfc/1NEbJ11Pf251MPfDNTMAgbiud48NeV3
yYc+AhAiz2/gwy6AdbgF1wpU9b4pnO7I1R7iXxNBou/v+VK7xW9DtqKizsQveRguyEWK6Fb+uJ5S
kbMTDqepG25TPwz36PPHyDToa8Kf8EF5GI/7irW2vr234k7000lXDi6b4/9lUiz/ODJxcrXn+U19
uPm/QWRVxDZqkHGEBBirS0sczwIRkPLtT+8fsMrkFk8jIE7FfWXvj64Hc19BIw5KNQXhupBR/sAo
rdS+HsN1cTorm9BU3sY3f7LOGTHtlV8nifN3l+RLLFs0hQ0H2QIjoj9hD84pzrF61ivs07t+rLWf
a/mNbbqHFVG/q5613haSM7ZZ4A9MfMUVqRZ7FY+C9cjfJOIXYtLbghTdfQglzbN+XxQ6cz/RS4j6
VWTVInbM/WPJHoBqTmAXn1qVQNLqiZKW54rj2IbS6/ZUNiDGfeP7rfgFeH0P9JU/LZRYXE1iagYj
LsG7TYMm1rnrx/8HX8VW/ui/72z38DvnZyVC8Po5ZIQzKYT0EiZSexkeqzDHMCxrQhcHqkMBIOu4
DtthB/S3i4hUElzypIh8wQcRvl5dfO/uCv9o0+d+idrEzzxyGVJZTDPeWmKjgjc6O1ne0Ha9J7ae
YCQal9VdMrtPRBdb9Il+B/ww6G+2DRxi+lNpg3BfIzUdJgd9WKDgEiOEEmsmKu5w18I0SGehy1S5
rr9lJXjRuj0LONrkWNp55QKJPOO7u1deF9aX0njneWLEYAdcU6KOz8+SYsCRjOMUeRVeAEoLUTj1
GxupNkboUfztnGO2OFtol2yO8HOoGb2ctm7FAAG2Rv/k2mEh6zISAyUAFGHxkE/q18F7ewR6t4YW
gQ+xYNiDuYjOCKSnqIWqyHolkP68J6eOR2wm8arOzkuMWSApXOSjmahdDatS9uyVLHvIChjq3ogB
u9eznnkz+Z02pOJeBmyXWKYERCNA848zh2yqevoIvWFFNYmhNRa3IX06iigmlkP+raODGSiWGOPq
oShk/LdFzmnVARwQtwfnVKc9QgMot1dWsltJ8cSXg2QV4Nnjbp1wY/WU9a+9bIY9ut4jDayd21PN
zMO8Dxx6rpMTFEFyH03xTf24eq8pGjnNeZt+OnvbNBqyBC2BhxeLlyXc1egBXNESm5NnTNfcsH87
avDB+Ek6P9cIWFj5vIZ1SeePC9Ej/hKL7QezfhIjloIGie0YizIE9xAPIBxECLeiePNU22R84EnF
pmHYBaVINU+cbsYQeTtvrrs511p3/dlwjNCSz7Sr50hupfkfmQMm8ohWFtWuBBbUgcy1wZywQ5WA
B1mUpSphnM5cA5UUmKWFkwIXhvMB7G5kGgYRk2Y2FJ6qmTe+fIggoAjpA3OKPV5fzel5oJm1yOoS
1ABF2sJMVG7DTrQ50K0CnLyCj8Xsl36fL0Dkdf8/sgcAIDDJVz8L8MyddXHYFySFEJ95Kg6i0RzT
mOsklo4QfqArTMPH3OxcJx/E4iMqVwTfWK0a+7Dr/1GOMdEMxoroxSer0VrtbTW76iwy0XcV1MXc
pM8xMJygo8orH1KADTJV/J4rCtEySanBsX0KM6pT2G4zpevVm6blMC0RC0/0XEpVirUsTQPt1xcb
9N0p3JYV+zpswrK6woConRi08RUDzkE4F4wnBAxX//p2ig1tvMnUU7aquEu+pXiA446NFjQOtyh4
0BR7s9vPb39qiATWc2/0IIY/ECXh56g3AXEN4pH23KS0SFwZYBQF9VILx5ewzNCWiGLe+psmW/EN
fgCxpFHJRZgYfLRmG5ClgM5Fd4E8ydPdvSFcVk0+T9I32L1cYdOcEISIsY0b/3iF3VhiboTm8Sht
Z2Lg1o6HXE8DaMvRUlSLuLoVsH8qAAfHmmw99tEtuNIbYU8KqQufKuAoXjELc7ZzWijXWNffmI4T
ENbx43nOSIhQXw1CB/wjSlCddfrRXXTLaixDte+6ODShr009Y0QrO+XlI4GUJ87HLB8IykP0lZZS
aaByEty0f/ut6gzySIY6oDVGYkuwTUj85wI3lEudUZLQAEH7YR6b/KnkhzFcvEK16ffzJLohhLV1
6eSWtst30rcUAERc1FRzOeZBnFnUi9Gqix6k/Wu6ammII3tY1+jxGF/feKLtZJ0qcBJ2UZ6YRTmF
VDxUjjFVM2FP4Tkz+WYPpGXM+7Zkamu+1++vk4bYUkAGBDeCECa892aACsNSAC56dhSFh8CxdP5M
fsbLmWq8r5haZ0m3rRDrKOkXYqZFAuT/SY0nAedRbzverJiFXbmEr8D9IuArB7J94rmIQh4uCYYL
tv5q+AtynGMCmwxMae+S5gkJshNRZ2SVQorWdfBjn5tEXyPHx60ihXmH0R+XsM/BNvhPSudABA0U
kGzDQj5ai72umT/nHNuwFumH7zBfiAORCbhihrPZlvCjfChJyfPFPWYAC+5rMm/NsJpZhINysTNQ
Jt9zYUQLQa7KRdyRLfkdTUjLSce1yu2XjW9J66PxVjgkgunbeMm78wq+nA8I1cr36H+4CbNn3Q4j
M3gQ+YU+oOqlv3iV4QSeAC6P+wlm2oSsx8d4VdeVsi7xrbfZtOxX1CKncf6OT2JOkrdDsRr85HCq
EMjwxIHclW/9l/rkBOxdHneflgOxkNTwET/RgkwxACWEydDP65GQDIC4xuXbDyKptr2V0UthStj+
O5wu1xzUkzhJSkbo31mC4V4zM8MCmxeoU3ObHJm9ptY7vDhbKtZXlavZPBFMGTJExu9bsl9u8pl7
6gr5RUj4/4t9UXAk8MMaURqD5imgpHlzTEkMX+nN4QVWp7KSryWhPJfLOsxasQdheVrlwUoNvKhY
tUfiYtBTDZ47O7sv0jfx0CFSauZDo3onnn+F1d1FOTx5NR5pOFsFd8ZFj/TI6xrlwDWTG51rrMjg
ikFonHdN4QsS+n9m1SWnNSRVRaVQdVo2b+F0tNqMD1wKrriPKLtFH4yARF6mkrqMkBGhVNR7PGV7
xHnzliMcGEnvOke1em6KVDOxblPDDdF7ZPp/lDezLGWaMT1Y056NGtIPmaPbw2Hw284rU1enYRFQ
R8mAZSfno4LWwDMuQJvy3Sxm2+Dre01+hcxOoURCoRK6drzC6pmJta3vQLryFCIrN3Uv9vUEWKYU
8qoXsN7Qb/EERUOJrMRIkuIYb1WNr23pA3PEQJVW6gjDrCiRzpd+mv3YWq/Y6db8aFABMHPYdkUz
sFdgXNETPGJszYL/U134uGoKUZShP3Lt9pA24r6uSGSP1e03aTMyvj5LVe145FvNEa4l/nqBdKFd
fXLkt8YZdLvaEYRvSbugfS/MFNl7gL04Dnrcz5pNfota5ejOkQAKFqTRHU6GcMyqawmdN9jw+yHR
w9KSmf4H9NrJzLmlaF9yYenUtyB/G4QTDzXTFHYCNymwG6Vo7prtFdv+1y5NDSmf2h0hfIWJTrUI
0mpRCKybwPpXkeOXd3xxYhdCJA/BSLGLvQJ0Enik1x4/4Uq7G425kEbLw4ZuW4yxz4+hILd7XPlr
BIogB2Qyonwl2abulFPre1+Mam1C0/L75Z6GTRgeovfALCXILaBLbQvTx7KMFsOEl39bzrGbfmGz
g+1XuGN6b3dU8wUkh1QDwm6Wvd/5CC1qWQ9W6uM56Jiw7ynonMAB8FR/eRa3eE/2qxzZntqifb6l
enIs842K1CfAYUh/sPO8M0BXZVa5a7mkMg2CyqXdaTxxcgsbdGR6lPDY5Tzz6gI2jUwP6U2yv+jD
ID5yLpcTQrRM19FpzrunMeglE1/69j+U2BB9Ac+oLEDLYU2BE+8SM2ybk09UYBRbA2Zjup9fqQXL
Ki6T7J9HwVcR1zJrukiYj1G7ac+DqSNOIxt1yQDiRmWv+T6oPr//YW1RM3W9E3iMygm8xxS1VNHC
dvODCedOcfeVwd/InEMbwIh5FHcSlotajNNw1o8hPXgDb5r3IkdIlsTJzmfg+2HSJe5WQX9UVJAI
3IlMaNSxtYoD9OrYPbU3/z3qCnUc3XdQmoTE83snB4RPjAFvZXXzUNcFTK5tg6gGTj+yTnzto8/u
xs9N+o8I0tqFLw/xCMTAPUYwbrXcS/zCiAgt0c9N+FSS4oYFgIl5FKP34DvHe3F8RSfTCFpvIKQe
PF9bSD3GgToKkOEbwAhoY20iugiGbTa8RbVGj2xLbn+m1nkDrO5sufGd03BTf3VQ+S9CEngiQ1lz
HedwtCLd0B3TKOJbhxxVmdO4TbG6wEz/MwFI3xa4t2eAhsGM3h97DP0O8Jog0TA4e2pbKGf5hmHX
PJsdOnuwjV8U6tQNXqd0oks8faSfOkXOVLibgDp3WV7mCHYo0ysTjjaRnlp9xYAoSg5YCpYQWs94
VIP5vHSurEDO+Nj1PR86RkDqoMTDgzcySATz1hntTTyT+WxR5tl8Pc0kVIt4N5Mzk13QqToLHIJY
HT61258AaFJJA0lI4oR0zI8kSDZfyS5kvewKOUWpINjeQP6YygtM3Sp8T6iiWwZ6RO60ChsktpZZ
Wmgw/yAaLwWu/21JU0u5c1Ljo7T9UCyELFOrjuOKlUs+JcChXvCkfVgWt2G4OdimnTUcsXI14vos
dcpgIPzsNB9UX39Q8ydHZbbACmQD+4MHuyDDDaRSQpxMxuYx2fO/mrrUfGPjdDN4MwL5QUrBkcbq
KqFJVH2mcW8BOJjpS2/pnb0U49tEHLSXEl1JqcECwTFUhTJiqGqS15PBjwbuHVYaqgXwo2rX75SJ
5ztY0R4ahc3ns2hNP7xlOou0/v2n5Xq0ZwjRnYVrrye2agmCvG05ltgCVKhOwdk5VdrQW0Wy8HLn
2TbvSxXRJ68e7mcooDLaKhKVv4EfwTp/HBU9+pZ/Hm+L3zbYEZgBvaaeeRrW22J9xj3XQjxxGgTI
Uck1pRALdw2CujwsyNQ/eUFouOf12C31ygG28P3vb0tqaTV3DADnWYfLMfAPRXfXn9t0zWwKo+a5
sLdo2s/uy80LVntjAeeTUszP+ZXcCon1BTLvamf2umChwggbxT+zI24aPSCmm/oOkBLLZiKj8mtV
RjIkLpd7s0jfoISMYuAIjvwjzR/xWsgHYEoyY7BH160Y2tKw9EkCn21gzaSffh981qpTvqmxscFT
N0ovuPpTOoHv/VrM0DNr6RVFhRMy9dfSU/H1fr1V6cSK+Evz8XAaNjPTIwa+EMCOk2qwbApuaEYR
KlB88DX1YL5N++zM64a78Ga3Bo2S4OGWiZNQmfzkeorbI+bpuB2+Cr/0JdMBOYNQlEWgMSr86Q6Z
7jzVweMnf5ONGuAJK3aDzsBSjcReunAmYXNDxsIt8Oy48IQDjxjZ7nMM/h6FWpz6SvyslItTkjyH
GwxRQT9yH5+IO4o6tCUrvXOIOIkTqbQsdkWLwt9lMIdf4XE9Kf8Eb/moCraJFdMeTbddQFDhfpPh
0a/NQkzfztktGTM4y26EmYCNPOgwpe7vKVxeSMcER2+SRN7C3XEVri1YZakmBg/cnQ2zNtIVQwaJ
pNlYueT6RwEMICA38kJZtCVZm4aGB4qsYbrfvmD7BLRr7vh7eCKM0C8KxKmKTfFbfr1hyu1JgW3a
jalqeN0uYvb+tIKi5O19eq9l6NdzSOGk6/RO6CHxTJj5Z0cXd11qax8BNvtCrbn77QnSVJYV4Fb9
0NX1xrCl/IP/p9gRaEHJTE9g7Ppk3aUiNF7+ocjKnTjSL3aVhN1J4EpefoR2ZO30T1wOEQZvedwF
N1wkE7DnJTCfJLdnVHAxvxdI68NSntzl4A4/PmfV0DR+rfyQ0I2UTHEaiVCzrEtI0cJMX2JuuN9m
OBPdJmtH9ajBq05BFmgRVQbBxnPdjpZG5ztdiVM+qxJKjCJd7ABRygaXgzimMH4/wkg2RAbqK9oB
bVmZj/bbBLqcdK+h0BNT5zEWFES4f1K0kNK/VE5Dg7233OvAz+LaKZdK0mSVsQo8ZmF0zt6zITkg
4Fjs7LW6T5WInHsRZ7Ki0fyu4PVqAAcy4gcEzO+WFwRLWMasSDRIh0nBSc5jo4k7O361b1THNQ0c
MggDY8Elcj3+Qvj4WLaKO44oziGp+XgsIWpwmhZ9vZ2w6RC04S72I6a/tI73XyzNW+PDRvu669yu
3CxH8kypgu6q66GrAW0o72/yJlZdXXINosHd/d5Y0WjPDUqK6jf/cwei8JKzNeY7NCLWaolfL5na
PyC3dWtIwJMZjKFFdu/7Z59vRjNUis4K2kih3iJuTysGsJHos3Uw8sPAdwoL3FZvewfBBOdRPqLm
8pGcTHyGEyQteEjz290A9MWtPMOAwOxjLNDIDQpyQQZsGoFRoqvyO/rM8BvtLJG3dWlsjeQXsGQm
H2Lh2OAA3D6tAnqs4n+mh15lAc0M0YEFt9XcZj1NGF+jx0Lxs/PLb3m/hNuD7Phz+42p/Yzgd9sW
r3LQeFE7SLtH0Wy3dPCQfXxuN2Bw2wsxATbtSP6tnM7LLf6K9MIWPI7o/LEGKULZIwKoGTov6XO1
B0D+yrnsL0+iuYK0gSNbkH+W3s98gzat4xJiWDgh8b6LbFT8y1B2ALmd5Lf22ew/WQ5LjxTvMiCg
nUzSZsEdRpgzwFVdGSvbp8pr0OwDlNuzXRbt7XGwaAazVkUahxHXLgL5HfZJg8a/lcNTrRQYwYlU
tJYAjvi5sna2X66KjQLSPLMfn7dsYc1KvjcZq88s4wZxuGqz6P64wa+xJnlyqdZ8RrOXPdKK4ylG
QbUQ7Vg8A+MevoaodKKdprZS+dZiAgK540D2mEbHZh9iG9qNxqU5a5W86kLGB0Mtrlljm+jBPsE7
uh4WaUOLo9zyDyaeCAk8i3sIeQWXOTLS9qq3RrkoPPIW785G3VjWvxKaVOmAcVJt4asFx+RvnNJa
Vssc9a7++DwjdOHtKsNwTLnPhZUTf6haaypmvFSUPUpt8YEAEelCsdrwc5qO8+fc4KRj5IGyOjKe
Abz9FrNcQk9SPvjhUYGEfTCs3Qx4xiHA7aeh7xJ/gkIzR7fAHxNvuTIA7NMG4fpxTqz50tlnDnl5
FIxJf/MWF6TM9uKxmnv9AqHD/PlmZ546/wJ9O0HIkKyX3XXPgq+cRqV/Uc36sRQuYjrJUiEtPZSt
1PShY87in4KSXVdBAlGOkEmU1vux1blCsKl/2J3YnBxSQn49a8LtY7Y2MCIwH4T6MGYyWl6frccL
1arOrjoDI7FZkrIqF0DGkNBUGD8zX9/a9ZBT6b5Zv2D2wXgQdDkRGvt4nSsYO7HSOCOGmncLiZm2
bykc1qE5v2kgSLHyzHejh7IjVM8mEsXkN79eWX6BiM7VLGs8aDJdfmoGD8ntedDiyrss1dIjNk/b
59Q9wMwOmWuA+CsO400TgN6bnxin3BSBKJtiOoguweBEwQ2AqBzs+0WP5AEIT8XLgdYzsijz4m1Q
KQ+9bOJw9OmbfAGcadkPNh2vNRpPfvVbYAofJ9HvScEj99uknk/d+nbBCZzW+TUzwT4e0uUpAPIB
imZegNmH5uBvogBJ8b9uUaXR5q6CKuz/nuuo4oWl9hl4AvGkFueSOeJYHi8usn5fj5Hh0p8sjdpa
SiwLYRPoFSyowHHeU6rJ/dekX/zxFiKQbCvr8wR6OEi+cLcXB2RPCxttkaPg32DU5BU5aMoq7J2X
AN3gcxvKFbD32GAw1DQWiW3cD/96zzSRGd2x4Yf2EDvgsdspKjRiX4JcfYQUVXcghlUlzBQBl8NK
6BhODUP+Otysx/HOWqLqyFYk1tpT381jpgKk4QHInX8esGHocByITnoj8GqQTZfidr/Trjmgm2VP
20/u3zdW2Ni5NbAEtwL9iMvGOA4cGeoDrKlRA9h+LF1D5lalH0bf9DegHAaXEB37v6RWDElWdilG
l+/+1pU6lRb6EPT/w9zq/eF4TramwvWuzu9B4HMpA94FUjxUUtwBfOLDls53gqF9HWvWR605LpVj
p13rviYgO6vDcAJvkla/nR4PS7DydX8lFdV/ggRTQSzC3JpREjn0XUTANS0YNx8Cs51SoGXbAbqF
P1R+gXVkSysz4AfUbLCSH6xLCl9kD3L36izuW65EMP1y99wPrkc0KknsrQw1sWrXQxjZxlNTzFoD
bXNV7ImVGREvkA/wfxZcArJwZgT/JcoFMAao/p2q7paPskjpAmZ4D8uQRL9wHAizXzgRNAJGSdc1
iCZ3L8Ot5uuoOtE8TFHtWWuB+uvUWMczRmExPdRTNB10KO7ekQkY7KVkKL0vhufFwvgWjfH0X16w
t1xvxVPnhRXGJ7cTnpSSd7jrnc+wmX5m/f7wW4KGBrHRDm9a8V+M1qPds4JepTxScPinR56sPeGL
w1Z3c0YOgEdGGgnR326AAx1kwKKANNUm+IpLjRX6+5yn53f1CGg3Di04RCrY9Q/O69j5kKK33hfi
qkF3kMKu2d6VjRUfP2rSkti5M80UtrSsHNr25m0dAoJimiQFUmwxE4C2B3CzJjUZKuaHZzlVrHif
5gaAtYZfj3T1KlrSMoJsFzLxqGxK80STJKvnZMO72ErdJB6stb6XLflR3VyAKv54fPIEvxXYRA1/
HEgs7PeIlVg28SLhPFNsqPtD3BnlICYOwnCrHPidY1Gt4RkG5uGWoeKpIhfIdQWZHIdHcvPKzcJg
qiS0BIogCW9N/dXIAYjiU8vTC5pGNUu0h3iH50pKRBOS4AMQyFE05DEWHcQgY+79W2j1Xgwk1EgN
1Lr/8+nW18b0zx6UTmCV2UDRX5SKLeZmKckq7V0i/42CuB/KZzVGM+7iF7hWGS5kgpD1CaErO4CA
Y1YVCT6HPQE7VgBupNB3c5zWz5vRNbcvv+HJBGV5dzCqooPH9yPJvOa9+BQuQZHx2GXpz77pkf+u
ucPU+twLjBNurUVa7qQqtXQM4QWN11YPy1s4Ls0XwRjRUaa25NwqGGdKga1x+raMBkrazz79kaVo
4jG/uW2p0OT/d0i6ggQqIdHp7xPPowe8O7W7sVA5VgMAvYjPjAavZQ4+C8F36Ivd6uicOsAF3Gch
txPDw+C0uqHsVUkHJwinVlVT3zKC5Z+eLO9QQD3blwFVygx4zLYFvjGCTirDxvz+7hqw/1L+8Kon
jHQvVdYl0/8eYE67mBAPiskEljShBrzFlx2RzIekTFSW1inm2wYLVsNzPSSd94Df0KF4n727HpCL
/Zd0oaWnvAfemnBYBa35uoT2RPyfV46q3lCFds7KHIDXkHsSkUlnWWMVyVzhqUpW2OUiGbkE7rI1
o2/yvqfQ4wGP3mAE/sV3inV78bya2OwW/KwHCctlh6fcE5Fty9GE9dosWGZ3KFPXbMSzxtUoN/sp
wibiut1U/PmhggG60g/ibXP8jZBufrKACszLnP1gvo7N3Wdk6JBGhTMQhjHAh4u/jalcE17ecpX0
9xXTfuMCk0vOo8+g7dtxGaJr/JQa4cCNaSKAleIJeHyM6voL1XQD0ygd8zIZ/m+PqaClRWp/oqdh
AFDlKSX4BbZ/3TesFYEdQuS1WfzL92Bt6TcFP0uz7tS7BAS9sEQzJWrXRf22qdFsAykYVQsIS13N
2eRwDtavbKkkZ6Qgvi4PSgXQpK+8tslir6rysinpJfehM0JvbnSaKBu55qK/pbiyFwIvFVTu+kig
neabJLQk7H6ofqWZZpCZ1eHtm0jD89VQr3pJue7MJ7NOI9DU8P3IkDGKn0kEGQTbsNasUY9Etygx
ym6ziIefGQV42Un40tzAgOf4gnxWu4z9fGh9ibRfnx1y3KshL7WbiwjQOpo/qRDWSCUr4gc1x8+3
u0aLX/ldw+hO5trV4Cz73X2/YEb+mrd8zAY1ElEDtkkmDIr06O7RSnBV051oHr/IgLvZLfJuVK57
Zckj3Kdl/Ds17e6BsrANd2LMqaW7Gqa5Ws1y9N7rl9491OdI9V0PNMRtelmUjbGurC5ZATMPZ2X1
es781m4RTfCabWkEwZouMW5xYLat7Fm4wei6EejvISn68RXp/j2g+DEslN97kxUplvlIt2pFWQLJ
/9sFOgtK/4Svy2vCvZAJkU8WN+qhYhWDuMc/ZCMNHgyS/ZnbuKHLBiu8oYx3de6uUfsFmgI7WF6o
7NlE5jWmO2KCdth81b98qT6av6Ftfv0DirjHVsjSgai+ynuz11/wGoWVsaa0s0t0H+45xLHDwHUg
y1p5wxEMgeFw0I5w0n9wBuE0fL3+2pVXZye7RXuhnwhnCUyUjDcF03XKzY/6CPc7yITiEGssQ2h6
h0tRFzrTraY13tg65UHZfzJoVyp+l5HKKXOu5zQWBCD0D5Ph7P4Va+UAsEWPQwqAkeb/XeRgXhB4
H7Uk5wM2Lc1OWn4XpXu4m9mbNn5K0iOWjUKm4kzFy7BtpMhcsSTGmn+j/JZngqdmzthkZuVetMow
Eowjp52FS88gsIFaOfg0tuzmjj5ZEEgJFeK47LV24QodVyxD7AdfqVubWk/cOhSyJNfcEbX3lqO9
WFvIciGeZm7H3LxnJZBnfENDjUtVXRBrdkphobE8F7bDcte9sTjHSWdMVu8aDu/VRB03O4Qzz7GR
e6s1v7WnuOh3fP92C9IE7T1avqDes/0Zgrn1/f300SYh4ry101+U338+9wyyJyAk5xKUu9pj1V/4
FPUT76D2J2icnUHosC4qygOoia3hOqAJC8x5ls9Lzt28SrIUY6uXbSlJlX4Fr3HIlfHSYkEVqJKb
4I3cVBS857Wfxx29xBMommIgT1Fucn9vorxxZOk9LDwKxC55FFVHVoNDG+Rhnyisbmv2fLClmhTQ
lwNECP4PEs/agNDNedV3lpHW3PvXfIdMoqpGi9ikFbRCIAHNyhcDbyhGdY03/Higj2vXqnzbpcnG
jijc6xZW0toBlp6ZZt6Hdl/Iif/Vw6pc02SUCSlbrLs5tuCiJjZ5nuyuJfirYeuXBv6nMHbbpHD+
owvpnwjiwJuRjGrLyYgmDdsemh9rk9lPk6savawAgcIxH6QofCKzdjTsEWEAaCVvlN8/CrNwZvw/
shsUgEt3ytQ8ZF9fiLkiKjoCOKsRx1Bf0q43827gL8sGcgqgsiSQh0lLcqNddzhucxkjcQv04dEx
R7X7Xn7EEWH/sjr0l9/j4PrYE2Z66Bzw+pzc173iDk35Q1OUuCa1NNsn8NgzpgggZN13g8HWKsEj
HpIjDwBPTCI7pOY9cDRGSlolBtTbDZLm7vwgGX3QyzeWu/A1K793sjkZn/37i8PG5kvB/+IQR05r
11J7BW3uKCpIdhI/kiV8VeCsbX587xyghAUQZHl3zOechwCXOpkULxWvUdk86yDSQ8K0DWzPuE8Z
6zxd2X0wbJknq+uS9Ve2r+reEOHgl/FVsxcIhnyM5FnE9y0L4yfKsmWxAdpR6FjOkbZVHcaONR2J
KR9WTGhNRUorqaNdQ+iO+oGNhLLf4I/61A2ORQOZPuOe+jQUcUAqk+XcK1iX85mqCuFIkZOHDYSO
1/FJDpRcj4Kv6ewS+TZ+y63hRslQ1rC2KUi5on5LZh5O7GUaxApdSS1giV66wS4Vjf/t9jIiqbZh
9XM9kocK6wih6KwXSE3Tt2xKIpu0/itfaiDFXi4qiHO2/bxLX5H6YJWV7ctTmzH+RWbZPAW1KCvq
gI9Cv4480veS5KToMu5kgYIooYOdkl1gRtyAyX93v8tsTAvvtFUKSOJGRayePiVQpRpRJbSlUe2k
nwS2Z7FE+N2qVFzYffqit8yVg+3kZgUV3J9rNBZaTo2GqbY1IF68Xa+KXj6ZJ+soWSqykXp5Py8C
WSYPdnEVbRYUnQvbN1P0rh7D1a3Xco6Q8xPip4yx3+wIiLbMdTFiIbB6bwVTG6pmV/PqBb2kgegt
42NRWrYBFCQLew5Vr0hcy75NE1/1cz3LPGFBcfUbj5QQIJ0hFD1vt6sXb8QbcZSi1nSMBE4apAmb
TN88zrGnjjaXNVmxXK12aaPyV0qry0e7crFPQ3t6H26eYvgxlHuN31J8WzL/jablDjhqQ01he3tD
g+KyDnKj4nC/UM18lp1InqujdkWdEwb+diyOwlndx6Ns3Zkbn7o5aao2gd5xnNmQOdCvTeOiFvR6
WBu5g7Vmqp7cSSiMf/MFD/4Z3uQJcxj4PWK13f5bUMpBVJVb3fb5PcL5c4jFC0gaW0FZtp69RL5j
WpZ1UeqMFsn8YdiU6hFO9k3cWmj1T9NODMgjlF3xfbHCadR26LyZrh7wihcwIxm0WHpqfUUuu8Pq
2djvD8OWAkQwvzZy+kWjygt4HyY0UgXPn+qwe79eplAKqTfMOD6C2LrWRhk0mz/xo7pQvF+52etq
YRv8YXYQA0OLGkCI+7O3Ec+pkd/uLoFtWmobB9IXx3dq6hOK162+eQU6RA3NRhdof+e76oKACu+U
vFeiC/50MXs1s5VBhoBOK+eKznk34ybCl0sZW6+EyX6s3vUDBK/wXKulFjV/Fv6JHBx7Y+qWFE+A
CfEkXUnOH4JDfaRzFU2pYscV9ys7m0hqsjukrPIy6xh3SujDMb2gfpaGFp7XKYvPvjwgtZZelHkX
jGGd+86Ih491IQMp423C+stwoemR4GsLd4bzj2X264FmFyi0vRQMqvpZTFu6sTztcHxLrsoAsG7Y
MFKdXPfTF4Qr75Fuo+G5JuOKdUUGhb8VZ/LjGwfFQQbd44IvwcZ5uzQJvSU9PjijSAklNsswoSCA
X9kdarZPSHNKMFthAHsEihMvVi2BRcEikr50AvK25URiFXrNbxN0EwxUoFvuIw7puGRH5lQYmpZK
X9iZKJyM39pUSAiCv4NbWxN5kMxWOciLt6reQoNztmiwGfv4ljbmV6FuCQZzH6mMtGzsLSEI/lqM
Z1gTsGy+YC12PMZhunmrVC6dyVQkTqsO6f23GURqeUayworM4mq7jw0MoQR/w0P0buDnaIpR8p5K
GW+YP+iGZ9q8paQNJUHhVTUyEKhi4xDzYEjAwLx8kfLnRv7GIgooGAoUVhNsWM6aqgtjuDry4dLF
Q9YUnNTF77Oj7OXVI1caEGfEOBdSa8mUb2uqL6F6vUVqYMBDnoCqSGGpxzDy56olcI5xFrjQ3haM
O6rI0phQgG7ZQMgsgHkERDXdCiEqdayM/nmoiZ013ys5HCPJ4jd3+sk1h2tvPP0D7PDWRJfUnNw5
92P++2/qmGUx8sChfqIIXOvy3IrYQWraTT3OodcvTPhhMPqY7ojK03f+KFebEeZeMhOvx5JsZP62
O7xZ18PRZlEotc4PnN5VLkK1agsS8MYKCoO9rTn18PTZuIvRU1+ibhSFgDb02f363OSP+g0DGD1B
ctCkdi5OnQaV7V/v3W23cv883TLG+xSuqUrzDA3N1PSDSnS3Se+S3FWNBTDHvXFii2YKemtRuv3c
RBhEhYKYU7ucr48nrVwApSrjO2F6PG4qoYcdjqTIODY+celXExPsh1mAI3/7iRBUtTKbWP+fZMl8
yOwjlvpWf7mcmAoQ9uB0DkR+Ny0QH+Zjm2jYvc82W/olxzV4Q0+9LmPTWt/9+WineENWb9Wj3TqI
2+l4cqC8Dg8ECbq8/lzWw05B7iT8k9bN0rWSzssL5hiK79zwc1/7zna/OboPoAmu4K2QU6ar56Nt
C/AegK6/dkcJ6d/Oi8GHmR/TRtqkr8xguYHgqiFldwD0qP8mLXZOHSgpsUA/Z39KMy98LvaWWxAZ
fZAxhgxtSUKogEruJpWJLcDSjKfR6OTYSdnyl+LMj1hRAdCBmmimIjSJSF5Z9ELljCsNf2qhsxhP
B/Oe7rkrdVh2rrEyCsGPkVrURClvoPBzYr2IzMEBqjJGu9xZGpmP+yxrVQXHqMuIdpp/6N6MNcSq
SB/xePpQC93c5kBDUbk3aamqFwKTLDL6xs2NEW6+OfVvHrtpSKWyM4tzAucTWrQI1cWNJiIqLgQX
EzObvvqpTVnHCh2JXfX/JtrAJ/ev48JEAzjO6qgpXUlEIHa2IidLklhi2cjvGT3Y5NdDwMRQV69r
t05LT6i2aZ22WCTD+isgWL85WRAw6KqwYolTISCVQim3iT3mKhqzv7b1VNCBjQt8sOZQCxZkfTIz
JJbw3R95I5ckmxAre2uJ07/b24zBYj29h8WvAthskFMaJ34X6j8c629IexiaoWLaK3Lfig9gzfVK
qLRSt348Edrt3OnXchl1o5H9NjwiDu3yAaOcogtCh8EvoToQxNYcPNeYKGA3izw6UfZjetPnu36r
VT8hh1dVVnv9Q4DqvVNeOP/xo5YdPalYFW/62psrdXiyiYbWXGMomW9/oJTv/2PCw+LTwjj67wAp
RwNsvLJgPMgRs7pAtV9owcYiOXCaBL3AYXonZvx7TB7klIq8PNZOyPCU6qafEKLozHkuPI3eoMw+
U/ug5GCSRkg6mztSGGZJnE11fSGv/7VoFFekF4QHKOwBGVuAkCw3ZWqSh3izgj+BRvq2wuPSKwVe
72QRZq+37Mf0/ZNWAgIK45/kshg+a/zRTlnELiawciDEDpfGu2pJicaWlj1XO2Tv8BmJHxmph0k3
bBfOHcXbwZvfOX1IoR+TpaGIVV9j/RWFJg16qr7UZ/xd3gDSYl1R8SzFJDLGYp1OM0Wm0NsinAJG
AMiMYj3JegbXi3shdsdNjB86nLA2rv5UB+tAPi2r1E5/QP7xz4r3lt0RYSqGjAjscqbnXucB/HIS
vQoRDaZ3ITw811aWSIplsT8Ktn53AGuyo/Jrb9yN1pMGToYc9jSLD/PDmuYHFhktoOG47rEHdGL7
B1Agm+UmAdCXi3qrjGZkQj8gZ6+wO40hK9X7QiSnJi7dJUJTK3o4vQEnJctfgkrnuVBu0rLGLeql
P1CJMBdEZ/AC9bU50thRDMAH33GR4p4PXjW5qzIlHXx3jpwy+cdgO9OyyYEHPeyM9JTGUdv7a+kC
XZtbBSFzkN5dhR7u63k62mKcvTK+ztELMW72kF4C9J/eVN2+H0fBZ354IpYYQUpOuQHBHOzYUlkv
dScMWVd9jCGU69/yhT10L0N5fViXZR9WeXKpDwTGU+/fouPBYJSiH4iyyv6+30Oio/fi2uEmsAvS
ZM6OO8qen5o+gGziRqmWer0HBiS7eNcdSP11toNnYayYlKXmc4mRGr5MoTZvEKGKRGmHB9gIoaVC
PrCe4CfhB919TyfGcPAWlvpxd/tss0dglc16F7bV5i+esyeM/BnAygENYK3dPRViGB6y/AT8GzLa
XjCLRtsJXsoA2Zfr7ns0KA2gkJRrKOEi7DNRmFeDylYtoK3658mZKhwWrtPWgE7oev8zsIWX+6N0
qEhk4cjGoiyp3PLbQJtUiwt9vGO9ISpIhEsfm7lrVgQQIG+dba/i1ElTnZ95p8xNyv6gIrJDBuRf
j05yaNv6NIVRwxL3/HK/t1iMq9158SLeXKgsxQJY8rTAYR040uSjEsT9n228VMNKLL5QyPp/gQ0q
bZY87rkr3KG1aWKkT84jMjqcYyO/+YETW+F5ShbcVtniNVdPdc2BFJeOyWnzH0arsRapUgAQEVuC
MSq9n7gShEbLyq6Fkw3e9FVaWsrjFsJWxX1r4+12r8hBjdUL85xl5lnJD/hiG+/0xUplvwDbPq8T
UEgJiWf811G2To4j0svlNl4wWee4GJJFqkTre53qbbDlvKjrcFpYZFMPbS/alZ1IygYdy2goyxgV
yr3zDG3k9xK8j8qq4QfZn+Pi9cCJsZJRHizsoutEsxed52DGttXnLrWFQfm3SnAPy+CrsNw+Uq/6
MgIrxEQScTIfMKktLzP4rFXKLrvwkYl8s1E4EeM4pjWWJnLbLROSY6NIZ/NXJ/zrpYj9pD8dWYKC
hPCvweJwJfOmtcv2HCDMVm3lT7AZOdr2oL7sLZ1ODZmiBlHIvDzb5ARI+21RfuTundHMYNDRhr9x
bwSaudHn3f/qPY8AI69KdJARuZ24dw5G2crM/BJUVoebtHP8HLpuSDURzXAPGnQdtneTVmPN68ZJ
1gf/A6vr3ZJKg0HNC/+2D874NC17u7lbYI1okk7TNwuvC3768fvXUOyndr7fcdgdIe7TGi3tWh/L
JcMAG7wGXhJIV7nee7FxI0C9mvIZIZxGl6LQKvGpwmF82KWm1FFiokAeQQLJGDnujZLfIQyR+VqD
dUeErg7Dme0hXipCvO8/6DBNqHqWXptX3SxqPRhkv13f6pEEdcFQTv8vUDv2yI8vwQBObXqsavpQ
3vlJRAS/PBKH7qqMlf/1uS3UDpNrcaf3+eqRVMwNCLz7B/yFs0hWoemgT7Usg0DdjarKgi5NVRV2
+XWJYxYK/5I80cq2xfq+/kfDUmTMAILv01WpkCYmsVxDZpkQzkCaQimDi21pdJiokBi00wDevqQP
B0KJ8tUEI5eLvRkU2w2VXPpur0CYCFRe7FxPA5pHsW72V/SUfcTyHXeXUXWet2WSM2MZuMcM/uH2
Vk+bWhvPc4UXGNuHcLGd/CunHB0I09mc4MA+bPN+gJ9I1PwcUAaja9YS9aq/jCN2GfvJd/4DBTsV
pyMHxcSFiIb2AC/JsiMAOHCQ68AGgYR2QSynC27RzeIJ7fshHyqncTeHZD4d1QNQX4+ZmaRzoPg3
2+8Y3afxmbG0JZXnYxAz/NXisSVbeeevQHyRPMaxKcXQyoy5jQhZzsYCr0Stj9Cl4+HbLOGqOjx4
wmTNU5TY3MmuAiwFU366J/3QOAED+ZEOjJUhgCl7iMTJ3R8Wvph3Y6MLA750eoFUZTIFgfJLEbj9
iRNpzx1y42J4/2ZDyIWd4Bg4+hdlsrspMOpMdJlxlw6GVO1qL67pC6iiqSGfgr8kCojYF0zSJTEc
tpYoDE/PE/ttuRJ4XmbSDh/NILcrFfTGSWCXFF6DO8uEHvy7i2tT01zTawHwNorY6/78/nzjUwE6
drcBxLYz4h+bSKTh0S2aMXoBUTMtuWxU2QrtEDoKQ76ZjArPJXt3xLJn1lcvsjzSGmr057oXvC8T
9yr2gjI60V8NXIKMNQPzeWpHNV3mIe8UQZdoCHFIFGPZz40BoYmQn/FIKta5SLW0pR4DKJ6WkXKn
vSovkvOBVCUe/8VVDqAb8/yvP5BzcyPfHa7e/5GLCxx3M7O7wsi38msey29fKq19UhorKiSpjPH1
9Icie6QPCFUZohLCjyV+GKiOBH0hiN4mH3LwoXRraiVSnX05DwMGlnSZu4iLF+ggeEt7YwMBuwZq
ZifLdfqew9xu+xn/wJbVZKW4XM1GFN/TJ7z2u1Pz6g6Wt/+uOWesVQhLIjUO+8vf1w4H4Fj3Hzhy
Ug0iiD16dYYhfcSiYFalI2MgZjP/8ETqB38I5J0ID9RDp16w5qt4V3V7jbSsh0aoOimZL9yCMp0x
0YfLlDNPaiJNUKf0OQPGVOysRHrDgsXBlrDw+7xva+tD8tcPcNp0IP+JbrO3DVCwuwlDeXp3byDy
SSudWeQi4eDxMHyBwqBRWhMKZuD1ZJx7OmuFvg2gAnjsG/xxm+SjUHS2dDu2J+IqX60D/OLUqrxL
0IPVbRRF/N5jJII0KK0TKTka6aupoHtbvmIRyuMAvhpD3c657W5UpbO2XtkPZ+vMq9vrMATkZzI7
GmMd4uLEw0hOAfQDTVi9ZbI80SPk2zh4o0SjODIC6SEmx5u7rz9PFZ+VFrwS491qXq+R1N4qF3sA
Ez1bVRKvU233NtIu3Ylf0hEf6aCRuFAimIZIVoSDiopS4PtsooO6gfz7D26CwAmqe6v2BGzrRJD3
iH7b7RN9e//6bPCEZa8s+vP3kynoTaBv6BLJBQx7WjzTkADe6wrgOc1SwqLNC22Tpu00PvnmXBWJ
1RZIF67g8PI65xUWywokElKttot6m3eQH9G7KZqAHfmAFgvD2saJvxlmi/vS6TeebvM/mPjGa96s
os7jxnkGRd0/0AogT//S4dJj0sAEp48AH91SiaNNom2IEwT55iRhv8Y4xokcBYyuW1UbJzyj38+t
r54Kd1/z/OZr4jNbE/6N+3znHRWslqaWYV5520R5NDkbBweKLFHsR5L2II1COBCCwkZn81p31yjk
Xv/+KSsj+xlrT61IO5+MoNl8L13r/Ag/2vXTkRXq9uujlvx26aLZEuIrBow5/m/3cS1WKiVeA094
yr8uiuY9M6ijUsMVUsDXqUq68sFV2/Gtj3WlZsQ3xgNltF3VFWgK1kyJFxKaAFezd/FTjj8FI1Y2
FzM46pkSMLieFCuXm+yOiN1VbrBDytecKG/9FZ8EQLM5bJQTpZzrsOZCQW0gCSgOZw1jnO8z1yLp
HtZEkBxOxl1ygnYeJygSNec0KpFO90NA9mMwq+UpT1hIq5crnD7DezT62r06/VHF0AfuLhmuicb8
LdPvgIp3i9QFeCcEjZzZlcBilrbyBd3a8LnXqPTecbZ6t4U2Kon2DzkwD4GomscYDwlyv56CNumS
Zn1G4ojOHc3IohHgvqg/ZGvelIwCVJILFB8xsm8sAnzuRdNDoQ6rMeR6Bq6EspVxZB2qDhhn25Js
dVYwV+RWh9Hs8z0Jfzc9DTYkG1VFoWhmdtbfixAgItPB0jE34TaFnDKN8jal3XIvRtbnC/W9f6Ff
ezoUgT21hqSA3NpzSpzjjH0XTRCkp6CJ77x/SPAbmWGsaL7rFAIY+CuaneeVwZzzZdS0q8yNWL7C
TWNVfj876fUKzkhZICe6ydrShAm5sTfyuX+uJrWhYKtmpJy4/vHuOb/tU3Z4CQZd83Moy1ECCBA6
Sn4g0v47KEJeQ7sijfC8q38a9skChyTg4F0Ffs9V5Ne/0ICXOBHIdWTo5yQtK871VMOAs5EplBoc
kHBNE0ffMbybNGtnNB2eZOR/rYgFxa+DLgDBj0GE+QB5L9KrLjqY3Ulx4U5pDvQdqB9sByR4PbKA
uWoPnU3YYYxOIU02SNiANO1NPzo0wniE4czvue77AcRW2phAKCyfMPwTqjddU5GblxYEFH44SpAl
tvkL51CUpYMssb7EVhYYViXsLBeLPRepLF6OeYg4rAXOz3o2GYFW+O24x1homXJCl6g/9VfI2gwg
TwOE3bqViWCa995/eFMnaltMasxAC35HaXuuzx3hfW5Fq96qrtZsNVXW6PiC2Qoqi2t/xuD1JZKA
CXPl1+PBj71B2AL/jdYEXUO+/Fn4CQoitcRlVJVG8y7o0DoSI8V9wyLD60LKHM4rZTp5rzVnxG/p
/r+ZJ5HA5feQgzzomtRs2JwmRMyYSkJgmYyXcCdxT9VAhIkA9E7DATv1fMnCixDd0EOYN7h8lOmS
xZZ22LlxEaw8fyj5MKbBRgm5nFguuXJYC996qrswpsnj+K93GCgdNyb4HgDD2xIn7vfMJyP932ua
kl5rB7e0o4Rz/JCLbRA5o125edhPWKZxIopdsB6T6Bip3Z9GDlLmcXuELIqyIDklxvAzMmgs2uAV
hvJlJkaflWHQvT9oMCLcEgXAK4aJPoC3l8El1c36EMxlD1j7fZwOPSi5qE1DuyUYEGUZiLh3RBZB
iwxo4WIxo/8RPel4TTZhf8AzdKEKBkl2rZQuX2zkS6pgWimvxO8LivyEUX8cCIE1gkpN4g4ujumr
YolAYM9y6qndTgM6ESyaEEisAJtAIMCRcZ0hqxoDNyT6tJtTNG6sakgrQWBT25TYX6mGAizOMZfx
kBT4bLYp2EZpyiYa2ag6Prva4kJeyVKGiG7xCjRGE4ZtReZlBjRS9NgSAqpqnooGsYGWLAB0FF6q
6FqycpVwITVkxAWsViQ3taHcHBKbruZ6UMMH/WjCLiPtBwXBb0xFhclnP/effSu6JITadcDqgosb
GlEhln1LoVwxc88devs+HtKvCljkDgckZ2Owy1xc7rk7d/MzZocOrPIWcgHqNthp2TCw5Te7J9AX
p6vDAdAw77u3gkEm9JKWV5G8YUDdiLGgLc6LkR+hX991jtBGqHqgJqL1mhKBYCgHrzlDbMRCqgR1
oDSiNlxU0YhW6q1fcBhxZ9oXIqyZgMmRJ4yMlb75yrS3IpbdPdfiC7vfp02XWZ6hjb3WxE0dV9vx
zNM5znmeudlMOzkHBufHgzKXdjxDWbjHfvihLxRI5/TUw8IhUNWROzOR9F7OC3gO4bkTPFrZ11gr
OHUqg5x0KYVMUwIHkLMpR/9xF6CkHmojeWcbMyeNcLASgzOzcK5roqLy2JBEvPSvLFIHVX+c9fFO
03LnNYz3iXYR5o4FIwl7bJMWGjNZE8s+r7+IQ1UlryJMPU9z+eyJYFcRfWlJBF01zDIO4ItQnxBX
/6WSfpeHK4DVp066w0h8iOvd0NWYvwMlpW2nolSzMNwzzKPOFiqP9YX9NMefIjD81QCHKOjHBGIQ
8p7fZ/at3U0lyKW6JUZzW1Y60igHbkVadg7aknsHUnZRHycLJ7xz6jU0W6gFeVOcXd3yWvJCxHqs
qCu9aCmIzY1t83xW8qtx32z7gmZscxkl+aEIAAGfQ93MF7eS3Y5gt99Fe34mcC2itKhA8gAwqq9x
iaPO0xSvHdAAbCSdtz6yQpgQld4iRCLloDVW3zDYnjJmP5A261L++AcOweEjZ4RMj8ll7KeYjH+B
pLVmw75BtGtl1WmUeibi8OlBxqWOzmr9cCF8zO4Iz0zefPLp3jHUReiPagrJEkvPxwVF8a17KST8
BhY1msLmaYLOE5lRHy856BR0mO5ffVCSqyGjMHAgf+0+M3W8XJhBY0rxcr77iUWG8gqo8Glg7gn1
1r8W8Q6rNniEVnitpezDSN5+miToOsRmELfehGD6CWhEogHSbslmLQstUqEdZFldojcY/htxMhK5
f6CpoezdKvO+Q9qfyDmHmN9VSJFypiNSyszKGz2wW6hIHLIRecXh/MC7Y4xFayhuk7TcRLDkYDVw
l593rWwYyKDf2lY6e/HfrBeHD35StqHuRuguocxVNeaBv+ZiRt89WccKZ06y1LGOmvtbpnpt4h7u
GhYqZgwf7TihE4VLESGTZ9c+OIAcYE16mOsnzekP3w6BHD1kyUy52kXlNcTZPmGhbFJtaJ1ssBsT
TT2MNed6z/NwK1Y21e8FlEjIq5w7tDIagMmKoJizd3nd/VibRboaPVe7phvKdylDis4qPuUr9vWB
M5yHaGDLRElvr8LnaBlTtpWhwFOJ8+qsxieDBf5oUlkvOJCnNcXnY0D4nLcFZdfCkLFcSqnpe8jN
IiMvo1yZ+IPFoF4Y2vVvQMgjpjjXGvNeFcvHfMTHASD3wsgbiIZD3A+5mkE8Fj/zUVfnKcPJvuuQ
syPAg1XgIIWzs+WABugUOpV4eg2eRGJBvDLbCyWRzfJ/yKtkJ/XOdZlrl/KV/em9sE+M7fjB+1gg
vrGoVMC7y2XfqPa6ARHxGQfBxx/GNQYa83mpYAdNA1kt9OzEL6DswHes/5rvEkNRI+zbaUlxJgBc
p1CzMBJNuhVNJIHdZjdUBGVsXnoJVJZmPlOaXDB389XmPiXjWivqlLsGU1VSNbvdIkqjVszvsCux
WUkURHHuFzdB84piaiWbnb0GW6O/+pYX95Fg83WA5PUB03/7+cCeBgwucYw0PUV71KaIZrT7/Ghi
dtFkSvve5MCai8jDYf7o7bNWmqj56nrAgV0O1QbNLIfThvrLO4egPgndkY5bYf3cq16gLCUmyyEX
DCpLsLCmeLXDpS3b+hSVedAzSnFycmsWYrbtDl6grik5WPj7tIQP6H5IiZE8ctlFMlxPwmlA8lnx
hbastFiOzmyZ20Qd4wA+IOFHAvdWnU+zomM6MH9tX8iibVb73cywEaHMvzgId9DQqOMn5uAR6xRy
+eONL3F8JZNbAekrJzxkFjux08i4OP8Rro3z797eNJqFvhFbrxIovrxsPfxOvzvhWifVDQepFF9o
7NAjEDBLmXMWwmXsGGxTHPfSxMEV7rRvQUIGwuAyFI2DXgfVoSd6/ukoWMjih72UcNk1Q04hziFZ
21cqmErIC9Bl7SCBVjk28kAUjI8vQWaNE6U4q1FHGBSsciTILft/s+0uE1uw7qPz4zlqkyNX7sVp
4Fd2Jg75Zq+EXKc+2CG44HR110Yw/UKXB+2LfDDPcmMVJWGPezEoAXZHpUF+a6jA+pCpHJnIyVQ5
vzK9qSUlKakc8Lp6CMdfjDA5wbW0lJVj7QK7SFKr0pFsJ73YpfeoLrCWfRsl8oDJKF0EDOLyOgEx
Qjcny0iCgk4nWVtmfE5Ow0I2PBHrzd0nJxgS1ycMmIwcXCFjGk05zgEuXqmuA6CSvpDLKmmlfCLa
/6CYjfW7/V7QAn40E2fZXVGFpyJC9NMxfILHb+5xaLpgFsHdhDzO+x5eowZM3toljb92L501y+2u
5bCXKq3BMwdAB/l492wHYvk74HdjquvckEGGM8ijN87Xtt4Oxj0V7dYbUBc2Pz1+Ll51/2BEILIb
hLPnLS/ZoDqlgp+77QALB95fs4HU/bGEkG1b4a8ro+6baP4LPF886Zo/Bz2Q6qGKXHO+xK4RExNm
o9lu4m5kKJRxExo0sN65P/iyKwNCLplrbpEF+lUEr+Dovh66KlzG8AwNNzGxJzkLzW5AGopp0di2
o4cb1m8dKgReyjk0ftLuT/9WwwpTgS9p0uLOl1gt1ewfNtEKIQlkZ7mOfKUybP/4vQ/32jqSYjRX
yoHjrUEPeao5x44SbZPVMIWVUey4Kn/N/Ll3o2Y/TvPQmmCAyySGvLF+qSCjgmeZOl/j7ejl8iuG
Ld94ECd3V5y2C4x75IprZUviCQSxXsZolc68ECOGpL0xK0qLkWJscv1DU9OgMnAgN7Kl1T1O5N7U
jK48P81fYqYNCEBDSX4kCE4nVU8flr5vBNo7pkQPSGe15AzOIccrIE1dk1MCohmU9khrsIipetvy
klLL56Nd6El0dbJBOIW0nwUvh42ldHObekko3Hu585iI0pyEVE1flvcpFcMkFpPsd7wcuGnfTGbe
/g7VRcQzFTbKfWfc7Q4mHxwWnzSubEaU/TgjkyPF+CTyxMyXjztZN/VRd+djS9XY8h4YqgB+cH0A
V+2he8DEIXAa4j+wPyaClFyHReTmzkmIB2wd/xHLAp0MXB+YS4WyuegYlFM+Pf8U4KWKplt7vtxG
OmsfEBF/x0MK3wwUs0vzhU833P6nyPWU5tgJrHz8IkF9ySfAfzCWUe1MRbYnaWaSUAhCr48rziyB
ItM8BcJEl6EElGY6aod0oiGqNGnMqTXeKItLJhKwQYT3D7EjZr/pUjq6EElok2HNMWdnxAvG7azb
ixnTsi4Xyvl6KoAfc9pt32/0pBbLLwAquVAxaSfowqyOVEI8Rf+pEo+WDXID8LQJBXY+HrWXCShF
wrg/SbJna/l9QwsLEV05e7Ipy2k916LB1K5O0gwgVhFaAWdGx0I67VOtUh/CDwLKo4afbFL092JY
0jxAUORqRAtJe7IFWcRAwIFox68Sa/1iHgfCeqJnx0KyiLZiw8m6EQ9SV5sfPz1zdu8xt8UWENFg
NoRC1YAxNTJoNU2REPMqA5O6GOgNbLM+N72kFvudLju7Jn+vuq3/LzxU54QYBtxIvEkX7Jo4TbXP
1LkjzEJ80Ct7mSoOxJxmOx76TrWMCYBORs0kggP0F2y0tS3bOaKHqPxkRD8P2xaVIEtFAGyJWcmx
BTpm2SuN9UNXBLyNHf3YQutwkDB3uaAmTHoAlVgssDjQSWDBFJduEdmtG/eIjS4fhGxOO0iqFYA1
rFgFRyT9g6kuSod4Nasye1dZsC+WvVHskQYM3RbdLxc3bkW78O/+zj0il7MY24qJkTGnMaV8FjDj
vhD/6mZn2ezvlkPK8+IUCnnE5h9r50FeQNFZ6iLIUhrkHWQJ8PMpTne+lCBPsVm3xxgMhMDilwwy
XFrXcYLeGMSPMxD9Poarn3F06qInjThNozXZBlGEXs0f4vrrWLyVYjH6DzsAOJR9TdxliUJd6urD
Xuwkz9KmpcRKOSzhCN0zU7k0Q3SJaXIC2GKNGxXiVOUZLVeyJNyvr9rDQPx8lWKje9Hn6PajM/ls
B/fQ86AixPiwHkjeUhck1HXA1QjjI/jiqLgC7/uKLPU7SlY41LUmtbK+RGsRDCQQRxfDgqtQ9gch
RDlF5BMCoX/TYAMCIOhbatLpBPKeiAYv2p4FE+LGgjwtuSBq2jCrA6NK/Zsy4j06kwEP9wTLgR3l
P0YnQ2eeC4aLvNcbEVlOppj3ns98rZuWgc1F7+A/SIylEwR590nStnfVH8/sk0ML3RXQPcSruxmM
/xAm7DShefZuHqw6MjUEsDSnoSkLvNkcE/INcYnPXQ/3OKm+MLzzs/5BOXc5gpqPb75BDqMfWKBB
KtQBodZwjEbe5Ju9iQWUCVR3eke7sd4gSkkJDuUwWsRr98rNCQhjDQUU28BIwlQ4E1XZffdnpFeP
J/K7WqPOCgpS1dnEB9n2sqSEwU6il6VE7FxCLaxLtO+GRTF0s+vRYahgM2sMMbVX9K24I4mbF29k
PScbNbeb0iV5eN62NVUuAVhpL9elxF0XAqvf2CpfPkwmPTvi81OMPZXJ2zOiJxmzMXEyWy0JUv65
GhziaRDHqjEczNxducXiBIS1mocYDr5v2l4pLdr5gjBElHPzHSo/bGPCwQhaJp9YVYTQ7kIsbAkY
+CMxk1Ldkj5VuhKm1DCFcBDcIO0XmLinAhK9Q0ys7yyt27QuqOykZbzlWh6uH9NqFQsrofTTMzQY
zv1mQJY9XYp77jXreeQXDSbsLV0xO9YGB8zn7YYARxHdDGHiSTOzUdJSMh0rstoOgQrSHI5F7kZQ
/Wm4OQ03hj/NOLiSaeUFUgScgrk0AzoH26xiVTUA69aSM6jLbKlGPYUYV54kvb70DtV2qDDOzcrL
EYTKAXV07GpdDtgfuNF/h8ZSKmo7uT7hGBNynZ0L/tM5hSz4FU6ys6LBVk7C9y7xQeyGe1OI3Z8Q
x8wSWI0iuMO8y1KmCIuFJdaUFH5G/nDQSQMTZG1NBzpZCv6B3ND+mqiqZifqPFOmfrSc6H+lg8Ik
HvvlUrIdYVdKmvueE2CjFBqIkwKdKZkicN3KP2IiT/l1AkRSosXJ2lh7SdcN6HGinbQMTldTXR9U
O1NVYmN6enn9kj4zqmD1Na28AQjDaITXI01XirObP6hVs7vMhaQ/WjQ0fc5M63W3iNsFWf1hvNPP
ztV23rq69eZIy6YcDe0tIljPt9DoWSLSpIcuue+UulIvdswZ25X2ToCSwmlAKjZ2C1bkWRK++ZK4
6KXsBtxLjQufmc1oRHJM5bsTOPhiGMeBrU7zhEqZX9ISBXo1F6AIE7CE8eKErTtThlAa1a8uvA7h
3l3NiOvVo6FcEUXoxaltuWmBdK2jP/j+74+uFFI3oL/+G8oWLXWmEc5zATVbcFEOcPKFApmtStKQ
6eUOpIUDy8RK4zfN5ujA6h4HWx50o83kU2nTwgVifx7b2Qb6cUmpMiu1Bsg5hIiWozi8NHH6Y0aw
vnAzCiaz8icWnIArBd01Zmj8SVzCYXfTnzWHZzUYgsEkqNF7FhZMjWZSAA0EVW2yVp5Fa59xHq/S
wujm3myhhQWZfhxzd+IyeDsXjmqxKOeKwJHbaitwsIMqntHtjYRE2xZkad+puuuD3CeQJdl41mUq
gw7RVmlXeQMDcvkIWC4heZ0udAC3w7VjDOzwAZDkXsyriwErovNlULY91rh530UkL0ls+pE8545G
D8Zi0LMClgn2DUf+WqvCQAgckM0XDUVAAXGkeU6HDAYN9r8v4k/gbm6vazm65iSKXB8RbCEYViPn
wPDaWafEAYUpkaV9ECUY7FFpuqS/syvQ6U/+znBtq6MDfk2JzskFPtW7VXu0OZjIr1Xc+0G5av1+
MN96/ljU75GFvP2xGfDqFW26crjbZnbSLmyd72mpCaeMKAS0+OabfMqRT2j9yyAz+g1IvCH3phXh
RjvCZB9Nvz2qA7wODCP+tvfn/v+p7cPYhTJnsNAXYA90m/wfpMYNGHSD96jQJr0Knoktq0VYoG5x
dIvTuSixZfmZpu7LErR2reG5vKA24o341n+K2Ep4kQPjYM5C2tgJhbLMVbmqOxTUQsnmv3RpacCp
Z7ZFRHQDJXpqcFRu9g5nfAGx89GfFAiAN45o9psYM6WhiiGMcaDZTNo8ybg+h2xAOiVgVWYwo+sU
DsVGSze+qHiEVTnpsrE21D2qrmo6A+h2M2pWX2HWUZVbf/8bnwmYFabxWpCHVzZ2efQ+H5nkNshb
K2QAvAnZw5VGJfxwirpfXxUXyTR+xlo7IepGR9Aobo/zAgTaXsziuz4DwnU5FJU+hiOTW3DdRpbi
OXDSNJ6BuNEfg7e+H7+Bn4jtcUQf/St4oTkucKtYmUR/mE5L3Ifd57NoTO8wqSq9cJcbDnBqECFl
6qH8dE9OfXKUtYF9ndWvbXvcZAewYtDH+sAe/zH5+L+jrsvo4+xdUidRdtB183IVB2OlxQryPPhv
RL0yf8RL5U4sLwXCyLIm0CoKHbQIC/a1hHRmhWcccSWOry0YFQ4lG8nrL7YkV3yVAtOf1t9FZX/R
vFPRBiF4q00AFUhurXw8GEnkhrfZVTYOH5k7dxkesiy32OfSUrga07EVjAUghoq77z/dFSAsNtY9
HLear06BwQgtgwtYGuU1wpJ8wLROB41l6SGpuVeye3/D0S5MNty6oTQ4BVEGnsDTxrL7IQg10x/1
EDrCy0HG+oXvBUgIK1vGqxNrHQqyHE5qEcX3edjU+guQsena3rohTRLAI2XJDV/5R+9vHMINAfqM
Zo0nxJkz8PJrD31eeLfmdu5D2cc3Ia8c28PELhoStZoOQi0E+BRtrUbE8rpfVLam/ncUXX/3d0RV
EcRJFpWVI4tbVAsjDP5zaNvYNjb9esqYSh6UrnKAxbbj9OW4Ci+zZeGeAjrVAI+A9hjR81yiq0c5
SSzK3ODbVACZR+HahtoQa51KlrYBwEttzISdSrUuFsaWvTP1L5oBTLwNakGRUb8RiuV9vr3eIqhI
cGMJdi/+Cf0EjKJLSodbOFbFkNAwfouRLFwl52RU+FE7tKdr/9U8/pJSHFeqDcOHFhNkIZ2HjT9Z
Se0oMW94SROKmTWxrwf+3c2AiP+r0gefk8wF/dPqDNtrNfYchkSOv6SmsBDZ/EDivCOvTQp65CMt
s1DFzIA2tM7oiw93BehDQtzbvQG5orSwDd5XCw9ljQYp395rRnSGbfSeEnQiTXSBLISS4zM3xOVY
qj4BEp7XEK99/Erwpp8CMtPDSl4VNtMY22nAPYDa4Z64s0v1/Vd/hBgjG27DfxWLaIo37x0t6egT
AdaPkGGBgr+EZYrpWa/T3fZri1JI1o0rZU7fl5T+wS1yP5JuVZEf8Zi2HDuzzb7VzHVUE0hL+HQL
Li15hi2a6XYJ6tsfDcoXHP+re3xI2Lrkun4/MhD9Kagq0V5TLWCVF50rnddTqE1aF4PPxBHYWv8G
mIzxiYtE28LWpJfljGObQZFQnMxndNmnO478oUglG+PWwuCfAvyaxG+sHOEdLSw32cSDuJ+xrVdc
WrG9fJwdxB7K+hibF4b4YgI1Bh/9FjKArpA/lAnGiz2q8LQmDrQJ0YtFyW6v/X/jkJ6orbqLQ7PK
pDaaKK8PrrEC7S9xww9CnXtO36rrdcpZtrqkiWaspAbzmlbXgaPAfMLIT8A4nTGv98WrHM0rAe/e
AkXI3wNIk8PhlU6tQVl3fc87EYzY2SZD8WDGtuMv1fRHbwKODlg2p5xBqTFXUWUKN0I+sYbgfobo
P9g7YYrMuzvDPWPhjyAGKc676yCvqZDipUtj2svGyWU+J5eDzvKY00sBcOrbRRXub4/HT0JlMAjF
OKUXvlE0FhHenPN+oKDB4x7ZcOxW1rSHRJsJUfMtqcXeNq4KXUQiph/4/9mKMYgCKnIPNFj8YC44
JHJ3xBjDt4N7+GTGrDGzArnN4NvNeE9nOrY0Z0FSc1O1cXL7+zlrYdrAAJeo2gMVM8JJVO2AjnsD
JSFiryQ+s2H90Vf5Q7nJFCoYtErcdevBdeyGbjwDvC/CO/tu/NATGyBKBFl0aX7VZPb9VLzHqebB
qsyu8VQBLdHaj0BQ2vyKk0kenJLwRLvmRGNkNJHMr2d4dk/0nRT2e1CPynanAF31ZF06Q/n5AMzl
2xyBXxhFVrkOf7yX+LIRG0rGXtBQ+kX1vm7mEelU/OHRJx/jRTJZ5avNtKw3udTi+AOUtAWtdjPz
sWMuow8F+z9hN7ShmRiIB4oz2n2aX1WDfuWQDx5gh2/3XIfnQBbZs0ILffHYre8bF0/IlZ+EoK4m
vsKDDSMnxKqbK3Pa5G1ewcFVccYPcdMWyEwJztWT17ot8hU4RAx6+kF821bnp/jj+TiTKPG+4n1I
Sf61xgk8cQiO11aXOOZ527h5lM68OAYBACBDBGvhncxwWkitTmR8E5Phdz9J2HXIpCnTPD2y0iqz
D1L3b7NViJUq93ORgByXg6f63kLhhGhaTKEnGYYRhzSH5yHNABLKfUdxxvTNjuhn5kvoPcEXh/Vt
2SMwHQuST/tWtiBXZgiaNJCBBM8PCRNSbphjkVUO7LkIqCyl1r1uNwkTVxCCqaUc9+g2ZCow6nQk
NR9L55qKdCcXauEtbfSB2hY8A9n2iCdHCtDQ8YZVsHmftvYtwOenhJE8Th68+3M6Quuc4ooBsHxH
X+/LGPSdRBiXbiwhCCZJJz+kaUuRJqQ7yKJp+BN4eZa2MJz7OIE2px0SDvXRwTCSd8yJHJpyFSOA
25uJwCwHwVdnFWofdvOplbNr/vnOtrl+qV0lAzj21oY26UjiuFMNPdSWgR0ApEVjLqF4locMm+Iz
3KVx1TzpX1Jnktnx11zO6e+0e9gxSuK//2Ir8wcGbVG9luJID6rFQXqVmq5n5iYJB+UKtIIChOXr
2pRgsb3Z2Ei9fzzfXJFzXMY7vomYgw/9xAXcU8VeyJJOjRlqIOTLeINdzdMF2l8oSg7jvvdNR3UT
ouEfrnR8jl5xP0RLh5dbd2LwTECajOpmiEF3CvPDI0xp3XjaAmVRwevQmEoa1ncSoq2AiP1fa1GU
bg8z4x4ZjeRJgCKUCFRlcvQqIaO0hzhCuBDY/9eJeXKSkQjKCzTJ+LODJmJZz21axW705zHy67gk
+sw7AMvOdbTxXx+tYUxmCBMwdrcarCsoKVBVf2fwKRxAKPsW4UTM+6FoekUWQepHrlj+Y3rtbcoZ
47tcWlaN0Pv3K1CndYqrluCjnVSnjZJ/GJL+3pihFztOKIrQLu8yt9Yvjsky3qGbLr0rj1TuF7O0
NhkbCslR1Ri/Zl30Q8FpKKi9MMY8KPftenYlSavoRp/kthaz0LN/0JaUT/YupBH/aIHxUHoMGdM2
anX3Wr1+SVesIR/Y1gPkZMEKYbrrS8Q4tN9yX9FrhGH0dI/pBhWurBF1PiAFPL30FYyNUbkwDU95
3OboxAw2lu6/uGTphd/UYrehLtsj87x3iWOE/P0lwJOREyuqsbpAcNsOgtUv5YXxTSFLJ6AUshgO
V+CN5R7Dgg5xUcHjG7WrX2OrR2cwS8XDxaEU5N6TljAEBMR6iegqVQuAjpQ0URKcXHSZetC9lasg
7vOXihOk8hbDWwo2mp/jcLSfvM8RA3JEZRY9oqnwE8agt0qGJZ8hm4GEpvrTL4zqy9KkI6CeU2SM
yljDOWLRGm7eDld+NwXPhLY5AhGJFCzq8+K61HOwg1GBrcowT3UFhwqfh6H6xqAyq1ZFETIEwNZf
PUl5X/VZ34CObSO/+FVMp2jeis+vp6CMR+PKjOYMQGpvFIazY4xUmYpJpQSoX8FmBYCQnx+1pY9H
yeKMurTXydZv9OLdDnui1bBcOiuye5FX5ZNXim7GW7bmHqQbhnXgnuvhvGY0siXy0JAReKozPxfO
0pMWYUfl+wZIcH6JB54kITnfTU9GatMBwlHpm5z36gyIxmjkV3vrzt9Ym0LwhlDfUdqlY58eQEH+
+jbCfcVAEsRbeSTWhvRHbgfFF23J2Djktds7xkmfks8Iq1QKvYEFO+HmSHrBWAx7n6sLxE63UIFP
0fnubNItZXn/ENDhzJRSblyfhC/YSYoXV86pE7MJogTkWRFsi39NBHBlh1jzspRxlbvQNApb9k4l
vfoXy0me3WV1Vc2yoY4cQTy5Xh3YSmcTON5qLCeKCZ8XZjHoIu1gkB+p1fKTh7grooUdPpQ5wO3O
6JJLw8euzWbtDdVVl/Vj+jJSb1z0hzgm18nk+gF2gbtXexzCtDpWVyVOSfKcBgquKKxN20kUTJFI
2LNYtOWlIHbZn6O9hMQnkV3aRd+Mh84p7JStd8IfntxBAAz2a741/qU55csECycHII/WouJxELdX
HSvzw/+i9/SrsQFj05h7KuriJfgnSJaz2zMox6L1tVd0gmjqRHTk9go5gfz482hyWoC8okknlxDs
DvVAMXsgL9u1VEZTfafISfhdrmoaowUSeiH8jBTvD1fiwJihNCB6SXM2yOtr7d05svFvleNLhPX+
bfz+7mdDECZc5vLGSrEbhNBF1dKNkGp7UcuKaspTa0eWhSO7USSFdmdOatalnTJrA5uF2Hf3uh/X
Vn/R6/EOtz34N3LoeLkXH4kYpn1vbWSodfxp4JkLlnwpOdCzTEwXiqdGE7IZJ448Qp0bKo1hdxrR
aM0SrnvcG8mCZyoCLh5nDZMMomxTFzDF//gIGNTCtCIxgV7VhTEBAb4cNB6DlR3cxvbOHca6GBIM
ndK0isdHfIFTu+p4qZOucKfthp1IVOo4D08o1nr9MO7zE1PynBGYJpoZ3g5QkJaXv+t8KoyzcdJS
woNSqVcOdPuesndvC57GcGrbI3DT4XmK7texYao9kC61EP9l/wiGh2XceHjSiwZ1tVA3wQIclkmP
DwVCkbOlf4NzrsXyFxwANAq+tgXOwCs/7LtBYi9QTloSDpKOi8bRPE6YL5Et5v5SYZSTmAVgykiW
f01WyVuxGk6xUQgJ4Bx0u1eB5jCXRwmAM4i/vkZN73xFLsikNI0PIwxLpVVe2VXCGj7aW8Q+5Vxq
nO33cCNPGvjZRDioCxUlJIfoMmT24anMqe63ninc3giCJsxU5No3sF79ZB42q/Ru0h2+LYLJMk+a
Ik0mqXJKGzZAVkr0F7UePYa8WttIhtMFNszB56aQejqXgFlgwONaELWa8ktfIqOpg+owU/FNghBc
9yVGLjZ6sWiJS9HhAFxLWpZwCVF1OyF0gZlcROkctfZMuwvVfCzYE/hkiXnDe1LI6PMw8J8UraZJ
ZsBF0zXBUDy7qttdqgZ7GdpEfjyZFWxKenwTi6d4Sh6PeixiSb9hHF3Z/KpPSLamlUOAxiFaahGR
rXBRALS26hRp2klHoErTXyvTLlCD3RB7LkY96jKHqfxqn3YGgPAALacJ/UvcQwnptNndmhMQmitb
FoFyypvrKP3lHTf62Q+XQbadHvwzEZh95jqL1dW0FoGs6PIa/6XquQXScMwLrIkD8qnV8PFj3QR/
MStJEbjeFQSxguBbAfVdUSq3XpyxbsseR/3OrfFZGxNXE9iZxvMvQGCUXh5LuXm0BUtAduIniJEE
JMO3ra3jTeJkeiNEIXiZ7t/XfQykAll1+6ICbDCkeklAPQaUu99HCa9Sxzh0auvGgta6xwazSKFV
uTK6Ja5TPf4wpx7x0xUk7T64/PlMm0FlWB6wGszavJ/BueNYKwJSrV1brfRM9cyUvPSlPko3Go1i
FAcMg8AYFSGQte5OZWhpIS9Gfhj/qKXoQlbF0enYEqlivXwnexriKJqs53t6ktdBJMdRvNfMxpqL
F6yG18UJJ3ali+JHy+qCGtPvs23YBVzj79Lk6uwzjXbF8BEVYzWelyQP/rvI7hZPJ+dI8lFQyqjw
7gNGJwdWTQXWGtaYdbVf680osgMAJ4rKsTobsTUk9Du6QiN2lL6b05gQLAgOsRzcSNEaF+jllbv5
Ewj4cg9XGN8GVq31YoKggeYuyu83GEOslStiToIQ/LfMxcVn8WSOfk/kMaKjIKFRkz8LX2hY7Quv
YYM7UOI2KSjrr0s36MKl1Ethm5JvUdnsB+FWVWHKK06WGfDw33ClH9i7+FZKpXCyYNWmzgIVWc9E
bejAEohlTK6hhXRSWoTvfQ833mzdLBmWU0yfw/t8dQMwSDeN+62kg/saDkPlM1ziZhdvzoUUhW7c
ZAdSpFOE9qVPQmZB6+lcVZjiY/4DV7aQz4ptT2O+aaiZ9v0Gre8UiKZOvLjMh+srz15q2eypFEt/
s/nKqLtaRSTR/bW045ciQSaGQx4Wly9HEE/m0WWWuZsZ0gomVlMcuoffXo2u8V5pUwcO8MIElUsC
Dt0E8yCghGaczvEz9Xc7yyTPOD8RWO1qPMmDfBigeFUFRvyd627qsGg2FfErWEDzhYDt1Ak2NpcD
wPGJdeDHrgpbqwkDm3IBwyHzGic7DXwpOb5jgc+UY/tGl8nMO+hqSdkY1gaDLvKLL7IMfoXjzAYm
SScZubQEYrBctqW5BYqWBvpBbmHF104fz+NMUmhda93LOFNEUJ7YM1KZtu0p0u+iTbDiEzUvLyzS
kx0GuxMKtw9pEhxb5xyljkqqG5vfa0H/AJWqM3mVeoyKbl74zXwNW8Mj5psl3Px1QGM9c3/mVdLP
2W6FhbSKshBvM7VeF1mQJWd8tlTFjSFWUTVZbTGzQCGdn6Fn5sYF8kmwyBxA/lre15KVKHaX1hRs
54TL00y1Wl+jloXfyqHUsoSHzpbxTviWFQIfAxR8Ulfq9B/g6jeAR3/InioiwuXd8LRto14ZFfI8
8wnT84J6Pk25RgCKg4PuNZJvY+ldcsIeho0fJ1Dlz7f5XNAyxKpQ1v3nxNPY6ZlOLuGGhpErghOB
3O50fkjgCsEtvq0euzVGgdDhrjdlbA0w6LVEQt2E0F4y1jZ0ABJv4cu3u3gcUkqN1zS5CWNIHInw
rMw7xm3ou7sjXjOpxHExFSw+fpXS+Qzvg1V+RY8Vyv9w9xpQX8hlVvY1l6OFeVxB9QPNdoJKJln5
ADQ5d9Fa3sd7s5c+zOaNNCxaXtcfLL5PV0FF4W3CknQmoCQYe43PcMD4dzhF24EkmUWNuzMnRz9A
XApaOpfIdZ/k0gKevvk4l+8tlugO+B7UsMWR0j7006I/sY5FdVNs0vSydBCOBBvoAe4iyEBUt53I
c6kgLXwOoU5jusAG8aFf4LU54LF2yQ2QnKexn0WbMAYhsHAlDyhV/5Dfu0mVR0/Ue2GAgAHr12Kg
NE5p7A7lGCtrj0alAPRdFC0JDnHIuem9fJsruT9p5BKGCHJtqU9pE79sM4nfEpOqQ6LrgJrT3UFZ
qx0DOzM/TXqdtAIplQtz+fVCiYTcb3Bre72YgP83rcgSZ4c/5euhIHtT3zVaff8hhmcHAaUNKYt/
YlLcXuz2WLeR/bqT8SWHXHtb6kejEd2tUourYQMe8oLIS3UFCCiwRXUHCTy6+Kg1y0Nfc8x+NeED
iK1yU+ug5bEznbN6vp0R7V7K4MILWzbgpZEwWiAnrf7E2De17tpmYhTwJZxPpurNQtpgn3xdHEJL
MWKhIMOZouC/TZCrgIdW6q66IWv7XvoEv4VaBbVNZDPeakBUN4QezQPizzNqYlBOWhxBsTiW4ubj
zD9SQSkoRYRBqUUTAkBHoBzR8IRCy971ZzbH4TowEdOjv/dI2DxI9eqCjYbJ+kD9kLxTxp5W/9OO
MDSTdyJKpEYUhRe5l59Fq3Ovp9EKiwi3fvoliQc3ayEOBqbdjsbzEmlCDv2hAsC/RinbjYBNQbfZ
Rn3SUCYH2Va4MjvtMBRryGmQIHd0mqPedOE+FBpjHRqBsQapUCw2qA0JvmfTg87MLAJtJHyC5hXV
bqAe3krJlmMjPEn5teMwihTLLk+xVZyB28V6by8oMY8RmrvcBHdsMJXauxHfnqFt05M/bCYmrxPd
IjP1o1S16sUCzG6D7DPcBPi6uFV5x3d3Rqn9kygXbP1j/9TGMN6uqBxYlDc9rZDR8Gfp5+PyMl3R
pvexfNQ6ACNB/xJrs31/nOyGT3CUVmL5dWNgun04rNgJlQBlu4KPQhmiNELJJHBm1zi4EXgstHxh
b5A3LGR4+v6cW0BnnKHcgX9MLmCtkL/KXtSI6ES7vju0oi1aOEYCZ1qq/KwEvJwTrDjs7c/pO1FO
xlksF6s+YFXAV9W/ZTaMV8E3+24X/hPXChC+qWfzyHiJUS+VG6yWn2GpVZ5LnMQNOXP5A6/XtX18
EBxq3nTTfzHqA2IdYLopeMxbCUyVhXhbfgxTaSILdEqhPWTWOzu8DknySsiBNJJKMXx0n1Q48VlP
tnL7inDGZP/bAe1GxSZVqcyV4tN518emBA1/V+wtPNpcbHk2/a/3Juk5l2nb1X076xwnOfJURjaA
v+U8oeg4L+DNhZho4LFA/75Rtv2fYtVp88iZspSiWs1nTWtdN4zbRK2rEclomNbSIzRggpWJPC3g
csbG96KGczQ4zGrUgQ0oaa7XVeOQDu8rM3r7rg+ER8YDxrqOKrVsn83sBBblaPIOH/CU5Ds2/c+b
0sf3ZLxG4FQXu6y7akQKowFYIyHFqM0bz56xMMtW+qvZ/7CMP5nY2qGwTtJVxIKQ6wwQTAAtM5lR
5syeLfGQ2J1CXoX2YDhpuLX68Z1QLVvjxRgwFXI/Ktr1aj2efgyVb1CxVKiyZ+OgcVo1YII/pbsg
WmJszPUuTHybYCHzhNlvnYYip1PQwCa+NfBiW5CvbpFxXb/qVZBCSIom44spUinwS8ZySNxE23YI
NdYF2UozOBea3W/UY/pIJtAZsLfBhlLF6ASoRTNagqgJqAHhWcs5kURMpTfdp20zt1LcnV19oCsF
L4jrxU1IKMRbl/67br6NC8a5/yxt0jCHHddZV0NhCGH62GIUV1CUvl45m5Z9odX5kwP0azLfy7DS
eHwGXvPg47L11fuLcXQyW1ki/+qH9MuT/PFXRYP8zkZS6P0PUHvoxOru8qlsJXWd2oUQg0/5OSK8
9/sXnRJVjdb03p/V8i32A3ywxSZhY0RS+dVmK3K5lBxAFHNW/V8HqGh15FdDOG64BNe5oV7ObcGX
r/w71GkGNzCdb/+tiC0CG2t5q6unBfC0DrewLeczBkNqLnJE738uCkb+FZqfEX2aJ3B/Ug0C+0Pv
8u/kbsM4InzKqusbIJ6yZYBs+quUBnhKlEP0BYTZ/hXxaGQ+iH5PP9ZApkzHHOvmkDus/Qh9dQQd
0voOQHaCPNqfFrW6ABuy+KKkbgP9wML6U5Ab4y3slC0etlPZjBSds46moVe8GiQJgsR8eYsyXF1D
e5p4qunXoHfwfRkzMQhpnMddklzDlaSWL2pqJUhYXwdm618hP/rxW/igfb2tttUmYaqnFQK/vG9g
qk2kAOXB3WXEYOoKsxp48cUl+DJW5zBZepQHTmKgLmg7kXqb1tIim3jxqv+JenroaZq7cOitGkHV
5mjceXYEx4j7eeQUiRNU62YFnLCfSFtbDE6kmYDj1/PF7y76DN72yYkKSlZh3vubLeck2iDkJk/3
0+LsEC34nKeog0RHjoacrGMjQwLU8D+jfUoz6rMUXkjrsWJMlKqCAqzydMFzBnkzGQ9f51SpjtB6
pk2KT85u69kBLSOKzcPpqzJJ+9ytJ66eepvG9qLugwbCy1tO9vrEziQM22FTh2hFSMkVW6fH6OPj
wIcXWGSzfY/54yEiLREfzZn41n1haOkLAKrc/Ugij7CnVgASseuB2LYmlZBIJ/Xga3oc8nJVq87C
STXiKV7G7QWRVsc5oWqMNBTlkKXuz0Fo/LfrkLfL7p0XxaAugK9hSPY4Re0zz/NANhuflKEfhLg7
mrH99TrYh7FuuIaIKSnaWHcFWgV2wwNGwA+Yfo0Q5pn7hiTT8tjLcWRFc7JEszQUjYI2WsaiVH5V
b7atwgsvnyyZKEYMnR89AzZWrzG3+EtwY6bfXeZwvQTZ+8KZRok6bfrQpiyudf3zwsFgFTsmIaEd
LiXOyyzFRyzrTT3C3sAr12HnqbvzWGJcnAiQe1oLHj7tRw2l7RdCzM0R311KAoxY9RVhQA510ukc
slA/Ei6m5rFOhNrIMM5RQ0eQuToBmQFix6cxJOh+FrRv3KD9gFzt7VWzYwFq60s0kjEmx7nb2L6O
lnKawNjD7ih9F2UiJsQUZghY9QSLQLuj7Y8sWfAywvHe9I9CNfBGlSRazkZbSFsK49A805EDLx85
Lr+1+ATWus9Ieu78jdA5W+XPI6gCHtQA28hOxvjxx1beQL68XLMN+kzrTHnz68Ms3zIpLEcXv7V8
jwe77em4+o3UeYCnjuh1+fl4DgKInWP8EodYSzylBPGa/dRtNIkbW6KUn/l+texBJO0BTovaaxNP
B2/uUtABPe5nxjBDeUvWJoQH4fO9iTwjm7ST0kNLfSWMfg79Wzn0gLhm+QyeTKCbuPZxIxD3XtII
7TLMTX3ummf9CS5fIbTzMJ6+LWoGy256WZjmD+cNNJJa4wxd7TFsrAtmv7dpS8kFxV0l0NILkYNI
2Dh63yFyNhxjOuKm9Llv5w0CTOXdKdFl6CQe8f88IRkW3mk8YtklD8GSCU7znN+rqu0Ltn3d2WZJ
xK6M0mugiDFMAA02v2BNtHRJsNQRnhHrg0neMXW7RBNG2y+YUszpKMZoTC+gxWAjpb2OOrFmVeAu
dLew490g5O8qJ9z1jUJtdJVWqt0ahgJLSiEqheA7X3gbWCUyANG4/eT0SVRFjmNKJAZvDm4QsP8V
P6/TCJL0UV3tjB/JBNSTK1k/vvqFDkb8SvFQCkH0pu3Tjwp0N06FdzEYy4878Zef8f3DUf4KUrM5
yiI6Ex1M0l5cCwS712K40JcP4sygUkeDRFt2SpX0NCku10rpMmQejcZG1Srcd4fxqY/Uh4QLuiw8
7A9NOba47FBJR8qjDTLpcZT6hTLJWKigV6b3rhW4um56Qr/mcBG+NHcIj1uZ/6CSt4xqxNp/8TA0
7mJt0ZcRTRtXj4sQwBF2+tBRvUc2zJ+1rx+hf8vcE1/ARtqYvdLJQVvCQ0q8R6ERDUEVwmHw0e+f
YVq6rG5ghXQYxUa2n6jhyMmbVS6wD+Z6e+liW63Lc+yjcCuIVjj6E9V/kM99l0LpVitFkN6P9lJS
zsNWr3zzoxulAzNftamanuT+xzDFZcT9+EqpKIXNJP5l3ytRMBg4ufZpjXJfoi91eDzNQO3jGzSV
PsObgjr3KJKu8bXDTOE0XnmqBLh6XElJOd8+eTfdrSNh+RQHXcG2T3gLMRqpHxC0WNSVMI0J0HLe
E4U35xz/wmjiXXTQS5t6tgB2KI2r3YgH2H4YpBZQxm5il6CdPyCBpgBI6Y8Ucav3qQYNIQiGnxxh
jEgvbq34pOUnLJSbC0pNzMYBcLt+0SxjDDHtd4h79HAreFQK0/KrlwbenvurjBr4UVSPj8nV22TY
8vg5U2g9DINN9bvmoKCl4Kb+6P8BqY8fu6LZxWIw0NwH3p8gFlFmS0THHGfc+vluXp4/WGH57JcW
WfQmS9MJtVicSPk/f0JjJvDOKZ3jz1TYVm38KxxsZRwnSPOg94bNQZyvqK3L495W+wjXiy27kGQb
TQusY90pVb8aazsMnjP9aNxX4JdNRjckegnjR8NRk3Rg9YT98o2aT8VXxp0CXXxSdksEEWzQiUTk
tDKzYzbbBFsyeM8nlwXAW4eNIOed9hjYNPw6xRJn+YXnlzf7Q6qe0ypJ07IJ1E6tgfwbQeDXOaYv
wWzfnqWhwsjkv7/5qBRH3PFrGEF6nbeYmjcfm3e/JrA1MHWmD6BpSB0XKMTRl1S/Rrd7KSNPEGeZ
QOTLOSeLzRE9e0Hggfr780vJyMLx1/GMiH1y4Gl6xnRGLgI8uN85B/W1YDBup8t/YzACTiEibBfr
+0lGPousLB58gQPYJkQV2K9+IV+dvcIXzO7qqwMcMR1DWVdXc4UJ70q8nX92FFuU9Lxv/2/+VcWL
4kVdCgvIn+dqLsNgkRm/bIh+Wt06UTLoX/3bz3LMb8LkFxvizKWHWwUZfCU8Sby+3KvP1oSB/Jik
+vbBptqCoksp/ULk3GE5B6FsagG+4YpIAXkEA2i1h5XDl692cR5YtT7j1uPqcsmCHWYoL2yV25uv
lZ0jBMvdncSii9rjRgdLE80CQo6SxOsI46e7/zSeexeRmYY7wV+mRHHEe+gB0cZPMSm9xflhtp+R
rIvWXlFc7c7X3Q+aX+2z5EtDz9+WDQN7+DJ2YIXwTqG6O8gBTeAc71Ax3nRgbPLQL5hjNmCkaLjT
3oC1H8cjm4YIkRMr776PAco5TnuaZd8SPiS5xural1EvmkBlFFSEecGm0hasW047izNr26+sRiO8
u6h49Nj4YwFgJAj1KF1EyA08Ucq85ZIE/SYODKtbxc+1s9OzCJTaW/52Kre+XTItWIWOQlkEV0hJ
DVlFSjVs4tyNau8l/wimbavOhpvV34MOf76S5D2/qjHhMqkJ6+09rUVpY+Bfn9kxEgXWkAEgY7EQ
/EyneWCU4UQvQavgrWNpM6j2nWFhptfDteLXz/sYeAvjtAqtY7l6Ff+ZLgTFiiM4Cdk7bSe5S29D
SsWolJ5BFhXS6BRqKgnHjv0iEcp+/UywrkPxh4/pws1p5KlDSWiAhK44qIEbLrx7giTrsfXTUPs7
9besOqEGb1vn/LUm2kdvJngS2EuQkG0KL/N9hINFyueo9Kwth3gdW4rDqriBt9PR58A6jAGUcUhP
DUGiE8eQked2BYOh7nc1OPS5x8CjbPtuUWfPmLa1YXaQMOy5B/LoabZwL17oqCKJkbsLvPh6Gh+C
GlsT8pok7vJVuFySVV/E64HVu6y880LjaDSqpHF9JgSO1nUiTAKrhg6KrVjvi2SHSzf0dfXicum6
44IR8trkMnbWfvMA9UXwPR26Oc0RawTD32Px2+CLmujOpkT1WGU0W8AVEVeFIY8DbW5TqYwOs94t
FgkQfu9t7fxMXQiDV4Ge7yxauN8QODLlbJO1a3qx8qw8zDj3v+X/wEtzkWy4R4iZFMRhQRyedB/B
ClnZXc44XsXsxBLFy505lDZGU1Uw3FJyOsbNGUHLw4Gd509EY3HBz/+u/QsEwkukPIDpyKFS4YEN
EkUVYFRTh/gw7KAWXXIMtHXmGyta7j1iDvScd03RqGSwQcnZax7DzpmolDlQz6+QqV2Gjr4ucua9
MS+KBsYvRxpZ0xT65s2WS3xIWJ7mDiIIQKwPRWqBO45v8+yD2OTlH3WhQiuv9WAbPSAGoWdNdhCf
C0tx2+UlwB3yIJyZnMxHF3MFR7Ad2CDnNVC0Ub40py+phYgHGAFd2sD1pfszfhDxIsKDK1aG2E8W
tIIREQ4vuMrixmm8s0ECB+Xv9E5vHPG8PpgMUrJALvZ17ZNr8tl5Y2UIOOnS2fAFJd951CFtzroG
br4gCGoB/aF7w+NMoz52M3y4lRG3zjq+LFD/eJ2wohAqnvu2yVBRZxyLCfpcgWYywYnIVEUCNOSV
FEErXSkBUKpsS4TYg3zvU85r9VDSuui6Gn4Y9zohxthIAaRbyFn+KkI1jTSWc6/5MFwjK7CdJWgv
K1aOT0bc6uV1zfmo7QE+yvYOkJEOXPLSdhCfbuILO4dmI/rbiU0gBS1ktjfuNDNDL0vPYEXEmyqn
etdrHrv/5jhDI7e5QaILz5ZMbuLfQ+JTyyGrPVvatXbhPvkdLAoSf1mdYCFi1jJh+56LAFCimU7i
rHYxLkleVi915nFpGRqRfoSBhq9A0/lm7dMgL+0vjZEuLkZep+THSwF8PNU8UA/f9/pIuX/fNnCK
KXvAGUrMDqOZThDoLWWDzScjD+0ZiHW1eJ28CWDLwgM5N2xKH+po/ptXY0S5K1W+Sj1z51PbrmQO
VtRaXw0kcPE/igW3Ts2OOlt97NzUCTIzze6jzltKpN2KmtgQHE7+Zr5Vj85FV2L36rYMtPyoLQe3
T7VmJSBchsLvHaQZwtQYhJUTcTqnGj8k+lRuf7cK5aK4tqlkWxyJWsJldsWIhe62ioREoGwsdxYQ
SEVXR+DF72oNjqPYgRtCIcoRntq29Ho/Lx8FDGWZqDy5N1SGG/Fb7YkLmdlq43qEoX5WOYHkM7Fk
Ti5cB3cbNUA3d7xzq2A+epdnC3qk93blqem1Iat8tfCD952R8RLn20MPOZvp6K3dcT15ncWXn8IY
46cnL8ItfvwmWI5n4JTrRLEz5MuNUqeOFmcbqGflA3zwm5kgTUfV2f9abSfPQtUJbINNuaKIdBwe
8UatuWrrxmmlIgiPH2kHWVopGhuU3nY8aCJIHu2Ry7JW6GIpFxc73oirQhV1DkSTuSk5KgnFpp9a
P1NsfbpAWfe9ESp6UI0Indi6U6YkP2eiM8R2qz8sZ9EPJ0KyL+h4qgpfopADynK21qmTmoj0+62S
iAbB+IWNwxarn4qoES72ut8R7gt54vOGiRenZFqj6AP9lTReKBHBjGSae8EIoe4Guo1BEQRbFyhJ
LPS++mQc1EMsnhZYGAUAYqjNSNIZkQHiXd13uoknfkL5dSAz4HaBBCBOhdJbOwV0JEdHULxO4PD8
+n9tVNzbPrpC9dtDMWapqT8Ih5PA3+Qn6H531IJDZe3vx0GCAxv2AdJiZNtxsXqWSwbfVhpymAZn
v1fxcaFnJlmJ/ttBPcEAGttTHAN7mAioD7puhrF+OZrGNTLfaPfQvSbuHNQuhNmMjCfOHsq5f2+p
Ky/Ieu7GuQMpQj1ySkVN/Iu/62KyXQ5xQsaMCARseF72K2HPE4hGvSO/LUqDCKFibhR/rECMVrvT
WkDnpoUiI7e1X37f7teLsCBRpfyPrw5k+dOLxMzdXVPyK1bAK9mGq+J5If85zIWX00ySHszRIDU5
+BzK67zCHPz5jvMiKicWg8V/HaSMLsrCNuhO9BxYKtz9ZmMnEU8QRlLvjHGXQl3wIwheHWGIsUbI
TDusiRDaOjQBq13/7Vzz617MmarmtlQ7BW9/IX3x3YpTtv2BfIS3JPwItvOFbGDUWXNgHlKFOX8w
doAtMSB5uWk9WMUs+ZYrDLSTKTlbLiqO02693S5aj9AWJJYEnewDFl38riZqCiOAdyLbz+A2T6sU
wJiSRekO1zmbK24MRsHov5zQsj/SA7cmYZhpHpKAd0glaD65aQAcOHFr6N+0yLF4RJaqHtF9woTJ
iv9+ufkWM+jmGKdyeG3wvxHnXH8uSEZCSH40S0sLUOF0h6goG6n/5uLylBOr7DZTBHHuTAO97Cd7
psT5r6ouPYQCv8dT5uKc+S2vmnOZ8fXgeAAKGG3VEDBS6jOX7SkXIPYUsKrFfdU2RvoWHPzLluJA
KNn9d4OVvc55sRyK0zuKz26EXCZRmZe2i2RozoYp74DmMCZp9mOIcKp1vl2GicTs1fL3gDcUsQe7
w428v79cUiR1cnEKhQNVKDySE4F6G+L2M1TWnKmzq2pwXIDm+QA4WQUoinTUpFDlp2JvJdeEUj08
ZjP+/1KmepnwcDy6+64MCKPh/SCpLZ/+ds2JPJM2/FJAQoj9DDSNCSmfchU3Rd30za+Hc1ueTA/o
9wIURBWPiF+qg/Hrrx23587Wea0rLwvL9+7jt5c55Z6UyZcT9y0jhx7WUyBgbhvF6+0j7sXsF2S4
QRCVuIbtSNkDYX0qoxY2M2sd/7tHa13pWq3MbU00waxc58MLZl1AgODI1usx6Az1n/yD9GafPqNe
dZrnrVKjRPLlcNz62Lcgx/4ILZJIrR+varFX9Vtti2KewSsnvYiZT0Yhzv1XNG4hEA5Psv4HESSm
+6tHWhMtKGu0Bnm/r5QwVOAY+ZYoFItSDW9zZpsYwXEtCD18oeRt3HuinO9vqzSzIzvPBOCQH7Ag
7U0V3Gu0tB7nsynJOWKdLX0D5aK2MpjjWhbgHXbW8HGWjMJENMQxcagoUIsHGwTUL+j729z/HqjR
viZOf6USzEdauWCb+LEQfcCOP3k8oU/lhgwqwZKWqAxqo8veO3/bwRdV9TYKhH7WrTUEfN2bIyJL
gZv+X58RiVBSwfMWRjP0D9HSAjlWfFwfeYXdcKYs+hB5L5y77KbjvRDPmjtxlDrlr+eq4jvgP4ol
9tXx7X2JzCKJ1lJXufdJK04kKyZauttlfulCN6OJOCaK6oiF1bAodDa7QDxxi3Rb7l+m3iOG5rjm
aqHDZ5PGmPqqnyfEYtnPNPVw+7jgwpZpJVMln+BAw0nCP/2VWObA3UYyc39OcI+dz4Jbros6Dm1C
XGhlEA5xYdf7FfVJ2We0v95CHmfvLvP0v6YTFaCrN57FQTg+b4R+VBoJJXWjiLMSX8HzHHTHBROB
VLVwl6dgGAUvpZFlUc38pfvrbe19RB169v7ttIF0Hk1u3yQMIXgoeM4++is66I0nVJCteG6zoUyi
s5lZIghdyb7q0yYXCVp+qyuESzY/yoNsgnGFrjWnSUPQurznYsKZieGiJ5+zBZqR2t0HNt5IX2cN
ULY4h3t4A2cBLLImv+VQwQdVWJjJ/vuMHUsfBQmZGzr/rshShUxFqzCN81xX0vosEbqcrCaiq29Y
K/12OKu4CQm6mXCOyzmL+SYSWj+bFmzv4JzsIp9geDm/hqC1nerxtoAiA2OxXZVzpYZllUQKtGD9
26scymN/G0omYAz0TGNonMU6KgTLjXhTB0++WaNQii6AtINfmQ47CYc5IFIRrhtkNE8XjAjlnm1o
Qel2TGW8hvdUvCetmCBKJnn8aVzSIKiChzP6NhCZ37WHgR2OAxzELDu9xvWerfBKUi238ra+exKT
4C6ha5+QNDNqdROWmcQLn0Y4cAR8sRJzfO8b3z+FD1cVnnWh70Rkiz32GTu/ydCrbeqTFhXaM3ug
bSndutQmMRz0+DJAD1VYKmlfxX63XFUDDaA2LZoftH/cwF77oyBi17EVyS3nm2jiGQkFMaWsE43F
b0b+b293IihSHvizYYuHshKbIXDQpcZCeSVGB2EocOMc9Apx2CaD+trT45mQ7+6uu+U3SSQHEkCZ
SubbMvmr5G/Ygwnv5rLdA3S2kWNF/woJKj33D1DsT5Le23055zV7hM/Rt9n2ysy9LubrTEhaXdLB
Kod+FktKrE46JUhmDdtPJYM1/0+xZaS/R9eD5GQ80n3h9efvOXCD2GHrSIhfVlE08Jtdu/QK4Pcf
kZbhVX38OM3TuejKehNAjDag3Hb3wtilKgxOvVfMe/F8r3dQu6McGw51Wbk5hAmCYx9eOedSiZZO
XPm+Ji11pFjunEOvWVhj9+7YgRndTV/KOzzncU0g2unT2H3IUPUYWI9KZQ2TGK79EM+3vIm4opum
DK3XRVr9wzqDz0H6KX2zjXltPlw4CxhhXpfn2nWdwBeBdZL1hoFqc3UxOos9PXQzDcXnYxjWlQsB
rB8/2qH+Ixjg98SVeo8BGvhxRxgyoQGDGc2cZt/AdjMI7ijfs/kTWIVoWfXd27tkkp4v50brkSde
s6liyYEAVMLzhfAwfATU+RUDY+RRcbc4fA0IF/2oB1YPOLTdu5ww7gHIacH97XmuewZJG7v4Nfhx
+L8KQ1pF1csVPuyOB3ng7k8i/GTh2L30TagzMCjgVLkoRzN5ktQ5SbrXTVM4d03tzTU4BEOreRlB
kDCDYYcfZLwZc4YBsN3q83BVITlRPRRRKt0jXu4XUy9I9eEfYvQlGL+159GHNbF9ZbTLCwptrGuL
48bGa7/sw1w4laFJiz5hV9Ik93tNrg/SaDbj+e1gyGXQJEfIW6cd5QhJ37DG5COmukuoKzofrTVc
Gr11goauDxsh3V3ak66cxOjgGULWcSE5qHxbEYJqz7vCmeJ0yUGx/JwxmCOebCsS35YzmhEDqTSX
tsxgSshFf69OVlhhbOkFLLZaIuasopV9VNbz8ndyuAvvPPCSMJOIN2azWPc+GlRDWpCcFb57JAxA
1I7bye5Hi58QXKOaKJhzZ415NEqY5LHoHSQOwo/qp5lLZ6jtQ8ageUQTaWEhXgJL6zwdtiNXhX1X
IlhxIjkBMab6FJvpKr/emb10y7DofniY0fYhyjBZ6N9hHNcXlrG88W+J4D+geOE4oAqpHbXqoFMn
MrKVLh89xz97ct4iZFEhF0PEz8kqdMAKvmNOYWRdFByBMZR5qIWpGVC9s3DrBDSc+FFb5wp9pj7l
pWmksve+X4v5ny6/fkf78oQHMtvAB2vcPmz8u26oFmyCcREVbSTOAf265Bamkf9fK7JyJrocQxQ4
uOqOvwnjVwW4JqOyJW/KSXdYXVb3lms+3glEHUbMBEGE6m+DgRi2Tx6GGNNKQnABYTkUuo/hTNOF
jHwuAvb1KQyac4ffJjgd3bcr9o6RBtTOdatkL5/fuf13/Uv0ZdGfziHtSTCQ5/RZ4w4h1NMOS7fd
cQEXdkYcIBWIBxjhXvLtYX0pF/pMjV6kR9GpVrH59PQsNmqB7Mv7jPfNYvtMqcJ2vRNdaCwMo8fj
3t8wax6XsQsI0l/RzfuZp9vUVnVBwmtHn3CY/I/RSu/GNEAchU8qbWnBWRGnDQLtsyYZH2xIGjey
TJ6Fh4EuYqZfF+WLEzLBZlWyMk+B0Bv/9cCNabJIGDqaUmyagZtBG5p/jgYsse9NcQxOEOMNCkBp
+D+Qgk8zHv/6dKCrmOhsULEns6glFWa7p+ds9bcWAfV96VWmaVhRpESa0jGzEg6q2swcOoaXJi5+
9U4jiHMSJ+9o677aGifSvAR8IJCeP3eTlSVBipMGWQ7q94HLuPOFhaMpaCPDt54/ojEitqWA0DmA
qEAt4fzXK4QFu5zVMzEsYT5E4h1rzq2Sofcy4mdUWYQw7AbTATdcLhyn6lo4damzpVjZao2Drwxk
4sHj1IXPtfA140Lo/kVLXs6RxWvpGShgBWWBX9TmYnwZn/fAtKkbbgKOvRt71/U5yY4Igs8N3Fm3
QNBFr4QkCIVSHc187XbJidyOXeCfgMgHOWJ3Td7fJsxHm9tT+/DvUzM5HyoSLbyg6zW2W80xrUlG
lO6kU0F5Z+tqMR6zP5qkvbbtgwUGYuoZKrvUdrybYCXW4Yk3zDtHWpMe1p5YRKtdivC2l4+Ymp4X
mpbIyyiXR5hy+y7mkTHKUa37fwwOqNwaKoaOuFWz+Mqpqexbe8aiJ4/1Lq6bhdnIwdHIBLCAbALZ
c6hb8YmsCMOQgsBkgU/u3eQGN7EN6xBBV+PCIgeSnsJEdMHdYqbE0IDRPK8H7CBgKTfBHis4SG7y
urpz7Y2EUyHIs/xop7sP7OC9CwQ7EywKJkkABhD1OVlqStFm+RKqSmn68iGLpzdA0NqDnZC584Jc
wxuVzgBxHhuUadk1HLf2SPz18QhRdGxx2IfXr+2ake4/Lq/YDBe2cLko6RkBknJyb42ZnWDpIyNp
lQ/rf7k9esluuQbEFsM90hHW8jCwAxulEe/skaiQ7qZ+lxpd5Q/X/pFf6/Vo/SV38NmtsRTKHTiN
8R1R7UlIH67DtLsVE6LmFTyIH0wFdhWyAVAF/9TTpwzMvHOK8mu77H2ubBFyTgxRyKMT4+YA12Q/
sP7i5zFjYbtUq8HsFYoM4kqOxsxuC8LMB8jPCI0tdnAMhgJncCKY2AMP9a1wTr2sLe1gFULka7UO
T9eK4ZTpo3hx7YcMUp9qOdxHu9RYEkAfopD6LJbFGG5JQyVm+Z1zCN0W00/yaQkuxYWQYVBv+PIA
jnRwmzJnNBR9OgOiEfOE76UALQw+7c4n4939DAWkCwuEpzj6dVVok1GKrma4IP8c38eIYhk9XYG/
juPpLT0IbvbgsmkfVv5YnqNossd3dG5vqIJoKEJTHs/qWEubnBJHiIm8Ug8iYGrDhyGtdr4oyoDi
dCg+ISbsOg+RlR+rY+E4yfzr86KgGttj8/QmK9BlAcySuI25r4s+BJbLXMU0OM+8EGsIeZWwCqjY
gDjBPp+ZAq05j1f+Jo2MtGMf5Wum7GUR0MK32YztDP6ka++NJKvMVCA5WTmodhoDb9XKo7oYNzR+
jlgpg2aim8od6t/CAfgN6D/eCA6BMJlaAdJqwWTGzzTof5SrSKYk5T+A2cBooKey4fXfy15pMc26
UM8+Mp92iGvk3s1jKalprEmzh1//Ng9ppQncdhmBrRVCA/t8BykMqrZ/ZLvkRkRZi03IDG0U1f9S
Wf6rKv9JDeWA8QG/H8fcdyFAMcHOOsfk+rK//V2P55biznLQMhpUCOmH4GeWeGb6JkOiH1XWteCV
1sOPNZ9Ks5ipLe0HOyLy0t/wdfHDUt81iN2qiH69wcx9GvwsAWsqrjfGsD4dj8YY8MilrkvG6Ep4
K0a98DmWKwRy4jB/t+Mpghi4acQ8iHrnGLTn0jnI9IPoEYPuiV4TX4w4wzxu0iakfM+zj4r1j4sX
oVFKGamNgmCqUn7kMG10AWRWgqbbe6spTeQl90x+32foyX7LaLS2VCSchr6QZ00lL/sqEcxd4lhB
reYMFD+Q02Y/H/rS0hbVIQSFwD1Yi9Po0Lg+91XN2EglqdlH0yWyQxkOJZarysoyNtr8a6U1ZmBY
PsDNOdCOFrURHAqm8FpH93i4sdvS+OEcMCOJFDOAZiRoEvD7FtTvZTeavvdQPUDzjYJW881W+XJq
gaU6+eDggS89Cx1pngpk4FEwJAMilcPzZZQUuPVLhiZW+7oRo8Zi9zvUNMr9WAnzQ2PZXNTTM7jj
Tgyop9be/b5VrdILLtCc5Gi6n03aDBC7xGZ41e7YK5puVsU1yE1QkZL/cO5VzhiRj6oTJ72AND4z
Bv5KRZ9DJAsCp2UBT7VT6khInndScQxLGsxwJgVGtykvzeWWg3vihSfe46MmmyEz71LR61kva+AO
kcyRqTYU8AadNOpx9vN9EY7C00Uaei75GOTjn3AVCrLR6GqyGPIwTR8fAPi1HsRyOVS8EBcgUHpm
okLaAJTCc4hPCkizXJ/gjzGFTjWgmIMAznK1Pyq9WgtSpLFMgnAyRzKNAR2sBFXuXtWbUtMVUqJw
s/Lytf9rRVxgbY+8Nyzk8aTFT0D905diaL9/RUh9nkA7TtwyNiUdolMHlXAgBDoZVjQCCbcVQBTx
i2xiAimzCCuG7oPCsoAY9zlfUAVc3HnbeRVNsxhqZiM5ia3Wmg9Z6QP6vj0K1avLkOrpmxC7PBT0
2z1XSVWl9fluuXxv6MJGbnJM9+rShAnyxBjh6Ov6fhh+6ORjcdVU/CFRpZpSwLC/lNJ2wd3f2PSL
0eSyHgNsJns2oc+kIAPbavHPau+P4HlGxp7fkFCPgm1b4aDeSyDkQq7/lZ/F/9+hXV235D7Tqjmk
xKKMoJ6Ik+T/cO7W+g6O8mh/h2bX/QjM3yUily0Ls3OVjXfkquTz2DwIMOmCmWeiJTq2HWCOqu2B
XDm6PWLMj0/KkK9AGRhVBRFNJiIgOaCKCCAfuCFZLkjIPHPESnd3Vm6DRDK/I/DihhCSZLfXYPak
SS1/YT/nIzdwBzTU9RDHwshmkYt5faE2qoC6gn4BRfwkRuzR0RazvRcgEMrDsGPcxELIlXNx8Uob
t23wsvDKKZOkZLFvbihafHOTMcseGMVcSDLXiwcHo1nxUs/f1TzC6y6x8ahjHPN/44Rp0bIYNnFZ
VW43QMyqCCxhZFD8J562QbLpHoukj8zVnoCDA7s7rmBHVcCulUs+Ds6e7gBqq5JyDbb6UIBHMfwp
lez/z6nUOBGgY52/WqwpHQ3qxgboBx78Tr52hSPgLZiwE/xMzyOX+PZ5Z21FBcFmdu0tUL2gRKIF
Hf07mVtAivwwGy2BLNY+GVT80cWflBRQYPeMMUO4JGbM4UYdQbV46/HzSB4XuG6N5Lnqm76kiWms
2GnxMM/ajqF7771BGiYLYpgqaUEG2PI7RmDMN1JN053Gll9n7HyhynVIp2qVEQ/52mOgEWkPNKVb
JQYwgcb0joNRCRs6qyj+F9I1AtlbHlvpQOsRIpHsjY9hetJWahrsAS9KI3TxOny5fSokLP8F9VjP
xYQuoy3lfSKs/ZvDSOTU2/RlEGo97VE99imUSndjZNCrPlzGcbXPaOyEcYEIUSpyHoRq3hhKnaOr
nd1LMDcVmPk6gwX4XBSwQ133JAlIMyEU3GgLNHL9nblk2dyDM/cn3xm/0bM92eGU7V+WEUoDF4QA
jf3ABd3U1dcYVORvy7NYx+6FEjz4eZ7Sqx9Z+Nn5FMfKao/pbVHX9pjfGZ3ZBAR2OZPT9t64IQdP
6pknRx4knZlbXBEDDK1V2v0AoP5et9n4o5edfjxrGYWcsJq4RszsPvFYKCYjlZnI3N5OjGi6/ETt
FtniCkuaARCBVbksLS052XYLbKY7bXGk10lEKvK395V1eGun5RhkSe+rShmX4Puy7T6bZjsm3kzK
7ht9xnYaO1URi88tkbn6PEQAXtdidId7KasX5dB8e04HIRvRGo7Hynn79+bZYJevbmoZZW3QzfYl
EhFP6SMlrQEEYoQJwec32lMjKHadVcYpPNO7IFy1aW5VNDhPm3Vt5arREKR9WkKkUMkY23UiFiHL
9i36TAARfo1M0CqnQrrjceqSjmpFOOMkytrI5FgrRmCZr+dQwZ+fcusSPONfL2qLYk0zGzNolZAK
6t/9MmKik+oo5A+UUM/nFyOA52ualR7B138UcWBew1EIacBiB6R4QAvrQEKGj5sJVeqn74Lo15zK
W+CuzNpv31EcS9VHqNY9WaxOURvjWFjuHwYJW9EYNWEeZo7BIzQT7ymw5HW7x6iyWqPFxa5di68j
m6UodiBcgsaF/seJ9HgV2FUxyEVO1pOG7z4M6SUmLfVsWqaI7Lce2WPEWAPzF84WtwGfXXULEnk0
dBfZrUTrLwDVZyvvZRmGWmPC1kztBhwzwvbByi06X20ankoikMe65EgHU4BqUjXOYrLjEbfTlNbu
XdL3HFLXqhtbHBteeGyArIl4/bWzHWrRdXwJve6iYY1IDsEGGbmanF8yqjaceM2UbROKfhfUTalh
rqGJ5pkuwaE+0v+4tPR06pMmVFCcR9YNdfrQweTEn6Qud9IVQaDlFDfrnFDDpdBLMy5hwPLyqPCi
XYDjNbb+7zZ7BO3JaNX9DvLlIQY3aepB1QVg5xAoemLG47vgFbvC66jGDNnHQ2F0da/KnJvUgEDZ
pxMjgd/wm7cV9JNcHAunduHojJrckfNxJTb9vjb6cRFa2mUxSdcTY6235V2+dcGe2xbNiEcq2/hT
CNJc3Emd00Lu4KQKX2L1YqUBGMo8A3e7jkmULBYjqdguy4Wgqwh+LBi5ziSrJ507ikIjAYmcV8pW
dJ5tc0okLLMfeJrvOlhQEJ7Gb2zgKaqF+wfux6ANC3ffpt9Bukc2PHXNGrkIgq27my4TxuyeHu7d
h4obmDRx6K8PAQCDbOuv/Exp3ANUpgqHnACCo7/pL/BG5zMdua5ircj68agndOabcntRhigpQz/M
6xH8E2C8MOmhT4F34M+vgFfmN4B/vBstWPvpZ7eKt7uMqCeX8wqsFPlB2TH4efrn0+eb1yCVheBW
VCjq4hYrtxQNrMHICBHzrgx1BqeXTCTW1WzUsfaN0R82TP+vpMzPO6Cr73mo9fQ6GiLD1Lp+7pkE
apk4WQSuhxlelf6pY7r2OXj+TVs8tgIWHlTka9qYrJpdatov5OzXc/C0LmHo6FXMdLOPPPhZrNj/
pTCul2L0BVdgREMufwybeEVXS+amdpBvAA3YDLQMZkdocKyp3JIgroiIsfZzXbavrP0MCeoZfV7N
/7hMFZoIImHz6bVAJNl+YGlzH9leJ8I1Cb0n9SjJTeZeq+L3JouLMuF+aLS1ouFRAFET+Rs183/e
H0He8urY+PrFyMX/Q+1qr2r8fMe8uT7RX0jZvG+GsAuK+BZ5lCky75TWb+hZIZAANMOMkcQ+DJrX
uB2+IVJpgWcWKO1qaobUA2KiR7ASApXwu4/whJh0Q30oONuUNgGcmQlzg5G+LGUPaoiBpVU4aI2W
6+rKisbRh5X3zUK3f6dcg+X+lMuparV94Whj0C+1BLo5ezrHASTw2wZNfWBxjKuHlK6QE6RHQO1K
Bf/4nRAkn6Dfyu5jVZUJ/8DkhydCxVD6sMv7GGo1hyLKDchhypFed1pqeqeQtifroFEMO/s9Yt1j
UMYM6DBskvsHAHq+UJW19GtdeiM3F9QiSOFRna8zGzedR/D4xoEjQBv0tQhCAzGWr3DTc2vPGl3o
diHm0NPBKObQfJTUFyqS3iVrMBhExPy3PCGDCF8l8FowRoAS/Z0herJ/ke30ZtAsL+k1p6RBm5Ba
tMUF8FBRk9zm8cRRZLQogaPF0z9K+Hth95qo1Yk0kmmkmBl3IW526pEgZYLw1XpVYQKXZXO0Dl+L
I5Sx173Vnq1O+iM0cSzwcAL/aLnvROAF1ZXS2XAYCqjOgACJ6j0KmJBnKyfCOTIyOEmtUElWO7E4
0fT1PS5xTR60gy6aF7zL2/hIudJ7jCrT1TvxPiRwKSSKdh/G/kzFoi/ytNDAQk+spdydc8WvHWb9
1qSaY8EY+gszfgesSj9DRoNxtpqwJPYI3AGPVX2jEldSByWWMahh2BsH2CZtI1ZRGXj35J1XxkQP
6ozZIsw602ycz0gS0WN7smdTyuO6tVPBr7PexdsJHUfQUbsIHIoeaTuaX9cxzI/zfAWWhhXe/Gqd
CBymROx7NqV8MaYjDD2REhg4MkHlSusRHw+dPavyIgUaEq4eaYDZiu5lktpgur03O/RajvuAd6ow
0jgd9sxqCQkdMKDvzrCw92oUwTPztCDDM9y+IXNMTOdNixSjAQBn0sRDd7XdA2kx2DTchzyFvu7a
llu0YdGKur8oPWgWf3aFTGoS1VaI5i6Nxq6+gIeTGuPWgv2hZr5A1CkIXdPZjHFPi8HZ+JUaKxBK
Gm6vEKkkCJaK/scS7SL7zQhJ5b2V/p/Wf7zyYkLuIVX7Dm1ezWX3RKHNVvsG4lXqZsmZ/mUTBw6p
bG9GtgMcJr26HXD/L1n5R+T55i/cf/TSgJc62cGbraEf4SWQFqQkHilB5Smcw4YM8PCJ7L42AQte
MyFW9WnCUaFPbwapi3WneTgA+ewFQIVc02HE2QK4OPBoMZPQDLmhucNzWBmtzs4Kb80+qtvVfajC
Kxx02HjVo+oLLSNyy8bABppHRzuNrCoP6w9j9sqcJ1lQf0/0WJQ+SiOkDRfJlkq1v3AZ+QtywJnT
DHY6wtD6dIoRJJa23UsP4GIOoNHyMvpBvm5woqdCBJzJlDYj6YpgP9p+9Le3Z37GtZdvnm00Pf5q
0FeWSIdJ7K0zJ33b1kes5QKD4YVgkjboE5RyNDDg1BBY1Qh9hiZiWgDD2oeWz/G9P3lnKgS1nYNr
UzyvOe91DFwCEX8lfZvjIkDNI394+nZMoaIL5QYRzqg2sQmGvjIKTOMvJvBjO4sceMDNVeRq/wHm
J0ixUxcQgMzOqTrEYwDpgyCRNULYgN8PWYFJ2oeCmvQDIfDUVytOK/ZLrDFIisUlU8UzMGeRRMsb
EM8pbJrjVFvN6AIdeKdpUJw04ymIrI82CDkQisjBcFpIIkSVcjkzPRqMhpr6MLqmx/NuNuwulkmL
mTsbVAcVlaHnaoDLGXy0anIrm090SHA+XKa5Mc52T+VMZLpSSF757Sti/HYbe0H9W6wkwL6eLx9i
DX4ccicymjFFo9xNCWvtEPFOr4eEXJs4G6oZFsfRkO46ijqcmQRIr3j/Fj9UQlVUQeCF/xF+j4ek
4U5Ig6sgYw3ufU8mQPSgpthNu1YPnAu7JbXhezQA89KCLxphPt3RxUsIentQooOQkLoQ+y73oQBj
7uwlEbBviiC2A3vj5zqHtVLnuZJAaGn77f17jBjNDCzyAwx9o2/eFuJVXLdiruKcoVDkFMKq9o5o
uOZ/hg2sBUi1G3x27bDFuG6Cu6eY9/URqJUy+3JNelHtCXkpM/lwBl/L1OUS3YxZwVPUkTF6Up5C
Cj/S9jyhePVLw8/1rfCPi3dXr2p4Tx68mPUTTFE5Fd5L8mYz8eluZMxqUkPaOfxaCYKjKg1TKUhn
/AW9CkCEeGUA3zqJB4Di2BDhR9riKjJis9TRKuZzZ+fc4AnghU8XDdmGYWOEtK6GyTdBtUT0DMjN
VrVNEXHD1CKddCnCd1XFjoSQe4Te6ibjEju/j2/bCbCt4iHVBzZR8r5HDrRMcSMX5k/Oc+1h1ApJ
ne6A2D9CmfV84rhLY2ewka3uOfY4nnY9U6joNCwJToCSl1s32BdsWdwiZACa1JwesjFz7ZZuxlFb
/fcftL5TooL9OONLT74R2w07Q/wRucdxePeJOunLrFl1Ob0JEHW9zm9H1l/clph0+v/N5/firLDR
TNxoJ8tUPko4EgeO5LdSKk9+tufa63BSacNFMzsXcPgP379Bdg5qyEg3TpS6kpmDNnaILqltSW0r
EyJeYPLrlziBXffgmQovkniKexfgVNfCPyGefbB3lXn9O+OXusBvEwXujB2suHXF0MQU5RtZT2k+
DNsD5gua1CIWYcYtHoMGdxJm+PReEftozpznhkRr41SOI7dFXukxy85QymieyjSFalCs3wzaZkhY
sLAIk5RIjKOMTlCaVC1Yqo/4zrQS0a8fl3qZxyb/hjQXAQr6zisYUotLF+mKFs15M+2SoCGkQ0Yo
9p1wAb9y0s410+kSZ2KChnoq9KlIrxZonnJr2CalnGAt0W31meD+KrudUBYoURza2dMeA7KA4MBF
/g6PY4HuQb9VswYSFIYO+PBKzyLe9EeFNHBp2R0aYs4MAZsz62SY1CTu0usEX1uVfRKNXsRT1hT7
ANivAkN2bB2Ivdi4JwRe15OAr7SM5I9GAFtm0VoEJ5Sj5E5xr98jg0xRJ5TK1OdIlqQ8c9oenveY
N1fOAa9knCGyuMgNFh9Mml4yXa7ev2IIpQXzlkOjowhSJ/HliBdy7jwOB3zBIybipY64V1hF5oof
zszqVXZp+NCteOn2Z147D+ZzvNMwqBZwJjpb8QDSKogLHeawP4JFyfKA3Dx4R877cyysdKw1QPMU
LYDMzqxNlDob/rJ5LDQzLaLLTRaeMCwKsTpSTuUzv0YeFq5jGukWnaFbU9cbMHwqRhoHWTePlvmW
5cMutAGdF6JIzRDsB9nQAGK2uaGjblI7q3NcTkZuuA7/9XcR/0KiymNuD07n0Pj2lK1WE6ZbhMFY
IYnvAFn8HYzzBZaLJWis6o9WU3B2Zt2Lwmfd53DZJ01dyBabXL8PXtMEfwUV+zerTcVnAdmx7Z6x
t1GRrGyp+5TdXpkIAMYEb/wzK/gHh/lMnOI2jqT9fWcNBDHb85nutMzjnjf4w2bey3aZlWDm/e9j
tjUCBDvkGEnOl5/BGGDJVmdzbmifvxMjd9ynVbL+lAVhOCPFnNlzWOwO+bXCJuEat/DD6dUTXEg4
mf4EVmYdBOkdw2a9Ex3UFMYWpF9qfgXhAFppJ/7/m7JPC17lQ4GU7B/P487y84e7DmoF+YZz/o2R
dmRPUMMU39xZ1Yk+bz+yIAwh/brBhyUmyQEk02DdwwSHOIF/I4Uvu7Owh/E9k5Nw/LgAMfzrvH2I
tXfODsulZYDIkPoaxG5GD7HnlIrURAG6s7T2ZxWvRSTduTnKusT7aR97hMCLNX1k0jjlTMH4VqLw
A9LK0naU4hsCcdOjxArh+a3PfXbmt4xLrGglbFxY411y/yVOLVEyfAQ6o5tJb9tfqEQ7Y9cKwdh8
sU2yukzGFk4RZgdnnCySqMWdjfzu2hHCwGyvL7/+zLSSWXazL0AQT2xo8Nw+nqploLvLK3QyzFmt
DlGzpuLD8w0rL7kbECMqHNC0GY1WK0zyvvP2ffXsTNSgMiRmRoP2uE05WhmTwxaPTr3afUWv4IC/
we9zpnCP2jpn1U7PINpCl3VeAj/BusuoZKTXlWvGRpozfpvkQ2bf9JHlZByJcLN6zxoeHx4awyJ2
u8WDVTVMRZ6glL8bgS7vLSucFvfQTQypkDLrBojBF4v6LnXDJS+R2vR2T81RKDAprpKTmwNlv1BR
XvmxcnaY2qkWJ8C9RIQotN3leT2aNbwy/Bszf5DWBcHLMn2lHgmvzMEc40ghShnec1u94RWIhisl
cS4OCqU8ySstfNTNn5nkgZBgxOuoubDE2gMBMgxjh/jYiB6wRv7sI62OHzs9pyrSZzoUYBic+7tv
Y5OcphsbbyRO2YWnCVyljOxFol3c7L+PhN/IQEnnm1rmG+ZqJNkHs3Hm1gGQpG8kDZSxHLdvKfen
+f8qVmccOeeEQthO1lsUFdu8VMDGeDxF904It6wBLtIN0Ybo0wIjhCceQ3+H7VI3PueGeeC6NJ7+
jfGRmr0hD8P0RpTWOcir61ivjDi8pJcpIC/wPwSW1akrXyuvTBIKL36Tslb+6VDjcDyasRNuc9WP
ojGbOewlVbXABDXJ7HWFa4DuhqD7m7K+rVRrcpgXhl1gaoA/6O+JxO7AhiHQTfKPIb2wm9t4cKPK
Kh6GZsBzI/LH9f+hrVrL/y7zyKLy85af6dUQ9JKtiMoz/1eIdnJ84xeSisfc7X+QLTWmRjtjId0z
0WwWmPA2n+iqvEX3T5bvZxnIhWgBRg78bpsrggMyGBXmQUCuDyRvnwOWUdLKKBvX8Iqw3KyUVtxi
F4V8UmSwfHfilJT/5sRU6dr7z6yOBnYfv+kYm6GKBxToUVzPBy9aUMdoowRzUrDXdergtqyy8Hcj
QGryO/0B/TSL8tdGTr2QBuiEdo1JDkFlKhWBkbeyQnRMXHosuFO4QjEj3HEUttf678NIoca1D3rT
+T6jDUPSAgL7OftadiqMfB563XtXmPfvlL5IDlk+e8noGAkvHXx5dqgUeeH4dBsJst9iNDjp8P17
yMLeryZb2kv97L115tHXCX5IUZNlbrYmYF0K+NjhOkzy0s4dVMD6DmZY1xddIxEXdqvfMSDqzzPv
vdFlqaP8D2y1e334+DJSf9UeI/Vl/+J7c9ODhCMLeqGcjMYUHHy/PDzp/6pKDAzkXP3aTUqnoZ0R
JSpABDwZD1f8p/+Mb04y6QnbtD0sdUGKWxWZzbDY2ezD7NOok1GywRnW/7WMd0r/gOgpLI8iyef4
TujhQzmIYlYBREuIhnr8tkZ7QrxUoP5aj1zt/7FuOdjGRqEjPqDgs83u/ulTrKlwLUXePW/kj6BG
3Um9dinx4eHz0nfTDOkhMg/F9/b3MT6nleJp5t3OUa5f4dOKo9aVc7YZGo1t62VERgamzdYcubV3
QYVMKUkWB07sGTbK3FJW/39IiPr0rEpNZ510dPrA7kq3D9G0WhPn6JMUFaF7YgdSE++MTM8KSfIv
3F56yzBJz9sbMGmypIyj3AbVW6U7ZJFh/bBNZ84ofJQDnAK1bkesahUciSKOv45fukB7qiz/Lg3T
K7tGFKJ4HOTpjCSAuIU0PY/5pUD5ZrOHFwRppu5L+1izB6p0wIabEIy6VEV0pVgoLxiG9G4yr4Ad
xDfjJZ4wBoQShKLNE1WiSlEOdtCJWJQdCQ+YUL9dGQN0txZIjndIc73sbFv0AFfInUmWi9XTrSSZ
ubcM8wo7+88/XTIfCLBOsVQFZMctvsOjhHXmYIOZy8TVxKF08LHq5jPTBz8ANCZ+paIVDrejBaPF
J/16Bn6NMmPZHaVmCnca1FDZP7bp3Vfp4nlPvb+DEUGmQ0+M46kZl6Zx2E2nBNR9cOsrsk/Hi0lA
fu5vQ2LPzV9sQcQcR7dP5GHj36ksz/IJNxb1E0T5oMpJNP2jMqZ0eteRUz4OXNpnfbGsN1fEMfxk
tIEBT5ABbNloUxWml8AMalt3VxxjSTO4uIiPn8OHHkGGuaUzMr3PSQ/Z4DCgmWdrL/j3H64KVJbI
pq/B/hW/jS9510zsO2EWlsllOfZDi5tVDGTH9Upc5ZvVMxGqDYJyYQvLW7qjpn2JLVyWsGiCB5Ud
zk8a+7dmuEUPd6l9Zd5Vj1kTZMmoqK5aJaEXbYyZSKyxVD+mQELsj9b17suHia4SG1q5iEAeAzgM
jXBg1HvwHzYzqzDzVnb6Goqoa75LDyE0ne5uAdl+R9vnO/PFk/VR4CGtrR59hysjB+sQka3OVlwL
NvS6XKlYtW3SiJn7YT/SXixqxTurMhStFOn+60kg0Gqm27qxHEL/s59en0JKbWR8XpJgiupHsFuC
kFFxhJiIFpwuDiHL5z61cGkj/uzj3N97t9jZW+DcBDCwqwUXlEeueySo8YYJHOlkV+RywDgJskei
3JBENHsce0Tv6SY74naH4kC3DmNKlLZw5stphRp6kfji8Glp8ucE3IjzcCMa6xfb0Hv5l1rZXL2W
QHaamNF853GI9QMdmSjsLiy94hemOF7W1OFOvIz3BDr3jtW70izl3JbfIV/1/KZOKpWyT06ocVAe
Q+3rCm9055QseKtKk0KBqCn9cY+zKzv2zimNr/p/vEafLLhFL/yoX+QCtieuIejDAuwHZ1pZuxG0
HOCX0+wMP1mGJ7FLhXa/5ScUy6ClNBNCbObZzAE+lQv0nPijmQvkgZ/+vcPTL/7uQDv7EceZ6UVf
aVPguKEwqaK5ZY4zPkgvP3BlmS7zZdMGqBI+ZMgvPKB6C+kOarBVHx77rYLaDQBQ2QYQ6n1AXIP9
DOX+LjW7ccQVmXJyNOksADThUNQuMTQ94sxZgIuZwms2IKk8SOlwM0fJkeLCnSSepnM5qu6k2mnB
LmfYLSoKFmm33nb7APp8o4c18FofaRdwvpRY2nh7N0NjnrrlZJrTZKM8cLDo2K4EFKOG71l1LLho
6brf3cbRl4zo7ks8zvICx4xikdBmAotILp7LIvEfs3xQd3p/00ntOgXsUyIujVoI6uI55tee0kmk
tbtJ8fwXhR1Gbw6s1zbj4+yM/KrTlBHisAhecoDRkEn4M+qQA37At210nuEMGYtfOzMfd9S9dZQN
U2CixOtaC+exD4Q50cZV1B5dE6PtGccRLxG8uOXhw5/2zmO5xoYc7qCMjz2DZO+XDtzdQy8/9uRQ
+qWyqvj7jBpNNYEuWSZFMpaDuDH+vF1aMCmRUwzlfqI+9BUDemlu4CtOF/EluT2uqnd5wz/TUpsA
ARpl3hiMKe4wle6Ak0pMseGaoPI5/6hNuf0f+gLTqQE+cpbL+gUbLGUHsKncNJ2eU8MKNFLXaCH4
CJFHJdk+GlqFGp3u1DCCMb5H8opaAgtYBWDGptk7w6hB2GXPLi/rREBa/ek9JRKtCilUz52m7XZb
dIJX1iyryV5wgAqEzZXwe7uG2NAE8MF1AMMMrKNKjebenw4usrJbsCoIjdV1MDpdyCmTpGDQQrYv
HbEAB70JQf5SE89N65EqyT102Z7/NR8aIWbSBQTQf+SbORSQ2p09bLpjMVZoMh4uLgD9POblnGUs
XIUKuitRaAFngRn4fxG1PD1f/IhGqUNrokjZNtVINxWaCr1wWMRuqdBYf5dGipUwgqvN9footAwF
u8tGV4YiepU6UrUdwzrmi/dZJaa9yXDjThP/96X3i4vhzmFwn4F86WVrcXg323yfF6/gKP2xpp7F
HM5wIm2XllkWMczqAJ8ncWSlROyHQbp33Xllj4zvYs8iXafA6g7TZE5k7dhlK0X/rdOTXa+zYMjb
SLhLkauP97rllsqNHZpnfGG1pdTCCiPBPjTy5fkgaaIEFej128d/KVbsKUmTzxyuyIPaMMelsPH3
kKwAyZ6yW1KQmDxygHa4K7hpjTX+iwz+ejnaqWmnc55FbrnHYI1yUnhb6uDWqFq0ah7GPou3llCU
gQ9lHtizk4BX1IBggO0Ivf09ZfOb6hGPkznmLZWWn+mivc/fGhi2R+kgZOgisKpwPilneh7wUhNK
E0uzyFjlKgJFYkTGWe2zHMuYvRl5L0IG6iX1sOJvWR9MfiaGJEIX/2WznlGjtpMxzUMSaxbvLdE5
JLZQBv6y1f8YVKWdsPaPZopBFQCEubCmhY97za9PLDhgC291qhQscdDosKeKmdtW3WdpIzdyE6eW
qoIo6VKde5a++rvPBrZaFBVabiE9P+TL49khdrL/dr0lAxvmMRsN0z7KVgRfJfGw0tocFQoifel9
mjVaCCSgUmI9vIBH1PayEQorcmcy5at2LkwrU/Ty5ZlNs2BduJ3iUferUb3xN1/Isx+5qQj6IRVx
99Zm8+vj2zTdNqjQqDR1DjtfH4lZaqVlPwun8rmHu5IdT1+ad9Pznaqors/c8OX43TbawgoxFcwg
qI6n3Ok21XzQ8maW/BtT/YkIRJM8zqkwuo9V7MJDlHDJaxld7eT+7H4sK5J5t+siSZ8kkMOi//jU
O92QjDxkOS+xSIXos0MHxd5rC0q46p1/lvtwnostRL1bGkquc7+ICW/VYlISAhSjIR7W/nY4dvtm
UfXNWYGkUKAmbAfuIQJg894hlJy6ROlttZABazfH2J2f0i9icU0PANYg7frJvocKaGi6mHWE01+p
YjBE6nUFtJ+syORVp1Tbw+GdYwQ2yu4TkRkebJOq4WzVbT8cbWagOus9+xDIXJAyElO4/EVuw2uK
ancM60NtHSSvNJInvY77ODj2Xc0OpRBWLAdF8kFIY6EUQc/qMX0T3c4L3x6FQK85+oxW+aqSFrqI
6w6029QuDKOyEeTaaJ9TmY7ROlnbw2LWILko8iIsP/1XRPqw1QkM09ytTtzp3EzKDKQJYKQERyas
bX2S9WtvucJ8Fs8+bflFSk86ELTvQh5xJzKN9RsYBGlX+h2hdVw25qhpEilbvy2KW/lRdBMOP1nV
FmsIFhXJyRBTNTCg2/UYa9Luc77UGnGPbm+SBO5D+NZihi91WNEkhLxpmgMhZnEyMO+akEoptEbD
zaX/KnlxxtQgUU1TCCUoz7WZLeVMsiaFF34RlbKfrD0b/JyQv4nFRuj9mDw+EJgFjSHxBVZtABGg
MYvCx4axl1/UcR0/emzqTDm51t2k7Ba6OOpA8G1BiKecUjzIfetNtK+3LcsB4CRuiuHTIzxoG3gq
atOS34spNC0rjy77QpJd8cZGo4xyhedx9GLBBWSJHnEmUhEgXLhaMlzc9QmEPVJOopYb2hkShrkE
ZhrNH1MtJn50a7wkZfqFvCd0HjwIJt7P0DuGl0zYetIVv2F0zOkty3NDRuOgsb+SMsR+3gJvP1nD
HioY36JBazWPw+KLtFVkJQIPll5+BeArxTUgV//6kVDF2ebE3GQtGvwwmJ9+0HkEYKgGsckOSgal
yJihA0BsMKq8f5osuqA3qxtI3gevfYgz8X+HJFOG8cn/vWHTnXGAwLLo5tDhIPeQtuRzzgvzgUcD
Zx6JtJHxd3CRq7EAVFr3BKg8JhRDdOO69PXCC2wK+PBtjXoQ4Ksw8Di62bcqJkILFKBfoCjyGJ7V
tEGKJ+tcSzQSdeHczjFb8cXToCM8i70E3SiYONLPKEMmytF8lttYqNOW6w5Q8ffY8N2IUiPmDNyC
H/CHnPFoJtK/RM2N8vW5q/TaaQ2C17y7Y4bqnUU/ViV0LeW8m04Nm4Hu5Mx6nU0eT04iJGOneo7r
UxFcxEgYoJsluavpCU1456+mnIqf/tx0/S/Q/4J2fnTm37LXB4AAQkAt/gAXkg2ieZfbL4AepI9g
z2T9AIgIfnhnXzhqD3S4qrnBXpc5pkNExjcck7UlpGpK4HUJLym7TOiHGqtUztELEOlHqQ+CPZJw
kRD0bRlXBMVhPRU+qdr6N9PPBGIL2PwZpnjSrAAp2Wl/9W9Iv7FnSc0KSk5XvBKlPqF5CSXSQvHK
v8FeOK0cKdX8bpP9J93ISbe7FPSy+aYFywEiwy4yGU4NNBV6vdaz4NH+KWlBNNmJ6QKei5F8xiJZ
XFCZUNmJ+jFx50SyfgD2KSzGdzLTQjHKcdmCSlVT9sraHpgmlVSY3Ai32rSqR3ZTqeuwUDhanHnG
15ykhY5YvBHv0DmRyj0xRTuCKfwkmEWs42Ec/YS4RGgoIGU//I5i3x2Scte4Hk5mnNU6TC6sLSFY
Jm4NDXz3SQAjvqviwTHv2/Et92arzZ9y7Z4hjC80M53ZE8C4KG+kv8o00iKuVSDU3DG40nwfVaY1
S9o4JDQ9dyYQU37TCkMD5GCgvdLV0ez8QZzjwEY2/KWGcxwCgBMC6A1RxLKPUGr3OCS7Oj+9UWSy
VmjFaTTDQPm+T4w3cabuKtR74kgPqgpSYYIexWpfgI3FqVMV9NDFilIxqIgk2fJlnP5kdDytjrVG
N1ARcGTMI+h/+Upy1p3neF6mFXkM7zMQ6n2yvH5PU3QWnn5uj8DQAfg4c2h8ztL9FxFjKY8LswyA
1pPZUrj/YU8T6EWiVnd7vSK8onWSiOzlb5sFyHWOedtrphyIeYgVGFa03bEAtzQI/p1sE5bMKqPJ
EqSk89TEdFBOUFgKOkduRhuWOmIvWqazyZQIQYWsbYEUYkYN3hFBzvqC9mkW+1cDYqAheBcnTdkF
uTXorseAsDWirWDXQ17gQYNdSgLFUY+YgbLr92wF0XAxC5eex5HKFLOLFXv6bYU6kT6HXMNt+vMq
JKS8AtyYhrJeGi73kEaGSvpjk50bIMLFad/I3bCyZRbSIXshB1+2azsHfCnTIorAmRJQh8+iu8yv
Vb0PPrynkfXAT/6sArvQy70PYQORM1KXpd3SViOdi4SCOJhtHYdZ9Yv17L8XZRGjQ2mTJftxNV88
lxpJKms1Q426N8GI+I2VJHmvZQd9J0J1lvv+SEl3043RUK7/PjKEx217Y7shizGUW4uKcg3mPQlz
Vg/CBJwGzA2ulSlxnD2TYnxcaiIPkPtSc7qzfowHTXNWNsoFf8+83R0j7gDgYWii5aAkKZ1HAv2o
z/GNMoKPuYbrtvMOvtglmcLVkBkJMT8hTGk1bukJvTPGP5Uw6lcSpnFyn/vsN7gZ0QEKHDJnTnxy
Bb6fyua+E+5V96EtVHbTBw91zW/Go6ZuOV9va/NO0UqXwiqbTP/qUAWLg7aorN1Pj/F/tha+3bo+
OSIXtTHFEIIDGh7b7/8M+7HsT48bDucQcfdOh9FxZ+fS1OtkXo8Iafs4StFEDq750HvaJ362WGaW
qHTmjHYENf3KR641pDsOXNX0A8v13+Z5TAz3CqWiduu6gK7seF6Fnf38D1CDKIMNuOsHB/o04wQh
edJicT2gPS2ETt9yBxizp2u44MqtXkgr4elq3bHFrgtybhttuEaBE9gJvOmF6rtrMmJV7o4n8cC6
rBU6q416OppWptkQIwtinjhg0lnXYfTWmZTKi6zP3DWNiGGqqNjhz7lUdR7julBbuFT2A7j8M+K1
DYp3G9d+yRy9KSeIuSuiBbrbtoG8qoIfkAJfHcA2JMFC4DCHjvR2kJVC3mCQa5+T/I0kfxDnFFAt
14VlOQ9jgD8CF0/5Dv/xfneOHSlx5ZxNwIAcJSV35lP2j1DaE1TypxlacCFAeDHC0jmB0KuMz7K3
EdX0uk7Tuz2zjg3UgRWHd8z6ZxCWgIpAzu0mehAgovIfp0VRMvEu+Pe8Uc/+oIkPQBkA+7v1XX5g
qsmO+IaTqYrWanUHJAl6AWi00Slvk4jrRWDlf+mnArouLEWHbI/1bVPkbLUioDqxp90W56JU1+bQ
4Nhmdf3Wm+x6psOYllROpJ3Lt3XgP59S40ROIj78z9kk3Oq41iE5kKu1V61givGgMLdUIaGJk+hL
VenhbkTzKLAo/9bgMgG408W2XY+ANlKPIfDOOl/OjmFK6Kma6JNurpHLt7lTuCkk4Nmwus5ZyFWk
4XSQAW/gxIMXRwfjDYs0Hi4UVe7hDHHUpPM9hktGQIXBmbCelY32UQ99Sam5ystmzG2iMz+3Cug9
llJoIDcqK6DLWk4QDRbJJcOb1KocD+rEHK8lyxUCfaGLbAGaF7cpSJCGn+6XUAI+wKZDELuWWPff
GQ+DRUhGj6AcHwragDxxRjjkC1WMnhFLCitIqfgSz1fxr7sa4EkNgVRxOHqc83/nFf70UkMgO0gf
hAdemZ6GLWkE6p787Cna9ieQ4XEfn+koHCJV5ND8HrJM7YCM71z+t/lemHoN+WBLclOYM31RWbu8
/twhbczGximqIwOIZC7xy8RK8aH9/xFtncUK3dvPmSBtFQrZtz7hVPLg4oIy2X8H+Tv7wxrnk+aT
5JppVchnNbPHc2DynOJeoOjX4LtW5a46x8kw8R1gbFiTfqBxztzqqbQMKOd7PXpmLC7sGLUioM9K
mHPeowBZf3TnixRGNlb5rJnqYyIG3TAmQNaj2voNz0UGu2yp2yJBaZaoTtGUfqlbuCD9YbgayoZT
D/jXiLqN3s+DKemTcF6IgZgnvhMh/cqM0EiMzqL4iTbdswAKuPWg/cMvTwhCWyWwloxVJ4yObJqI
Id6+0Q7dWi5Ip66NpQFY4qBHlo5YKOZXdX7h0TRkzfZeSc0tBgRnQtONOJyWmtX2J9ApeSdcKILN
K/UHz3/36K71o0ikI+1I9SHWKWASrS13BqG1Fz+Yr6ueyJZ0ySNISprXSYDZgasNxW0FBZUAMHQa
FY6v6+OgDD0j5oupGUbk4VxZNXtqUWdWQWq5J64KRZ0hK81wTuYEqXD2HzckEDM77E3NqoIn54xK
gF2jTsIP/gqBLegyzbxDc7rJHfuUZBI2cJuqwuP/lwvRY2YUiJdtYfxDiVQ6eKyLhNVJWBBnSpZH
zxGbMyg7Xv/+WvMYp29otMFtlVBL37Uql4ksVjdLd2AEdGLK606uSc2VsO/dfdyc0Zn7h68FINa9
zwkGrr6562pf0Gd2cv0i0R4S4+KNwkuLCyaMAApo12WdqJoMxXKPqXV3f/uWQycuX4Gc0U0FJTtZ
6/TuCOnaVb/1faSUfrJlPKGHyQanpIRHP559VHfoucw2YiNU5Hy4RFHaN2gL6SsPZ33iUISq+PrJ
mTgT8aIskv2qAuAjGE0Wm0sfddy4QjAXCcNyFR5+0cniNf1tjV6CMZgrT0e2+h7hCxEgeCzijMMZ
Lu3z+sjz1XWekGRcuX11tMNhKlcEyfolU+wZ6tUtoSzVy9a/Z/ZWEzj6JfxSoB3BgqaQUDoscrQc
UehHK03MFIYc8mx1IKed2SDO+q+SGI3ojArhJhx8hwykzqDvz3fisbWuZg/69lFMEDOqKQghBR69
ur3e9MMWRajemSlUdVRxyb9pd9gsZq1fOyFSn2TK+Z+cDcO5gbT4fo3V0zUTLKIt3Rnpge1fisLq
YsCPDMlVSG23sdXs57FIZ/0Xzg1SUwgcbwWpZowrv5NorMTHNXg0du0Q8+Apnn7lDhelTWonEET4
DWOSeW7GXrp7rT0mXR99MI9Ax/jgjlMqpGQWepEfZ6VL4esUfwAL/ucm6OLEV9iBLycShZdzVaP7
z9Lm1r/qK0uZEWHJP7egUaac/hVl3LIFOJYnZ9BxJFCgXlJllRIFQV0XC27UCsg5YCjNfIMXdlN+
jkxOHB5U1GORRmGGt0HkndUsVcueYmr2bHjqYzpAgLVC7dVlq1kviVI9+mvEhD68Y9a24QxgACpS
OLIQi4OGbuUo4WlLv/REEzdxTCNWaRPOcrDYjJImlObz51d/+PaU1MzHH/lIzkwsCC6HzeS6ex05
Dk1FH4O+5IDjmtZITX9qByqs7HveTdNJlvyA1CS/yIJ2fFaSjL8CS1pVXxrBZevEQSFLfIvPLTh3
Ekw1eat2v66bMkC6OaernZbChAS+FeZL6GLMEYtLdi9PS3/RhItxZpPyAskQnivPLtZpOUXZJvxp
/e4Q+yWGbOHQLBnaLfQsw3v3/qILOsoDqiFvFbEu41z3V/iwDzLK0dy6MZdhJQFZPRZL/TDW3Rsb
IKm4pK7//OkZj/7N9QkaoMLu/ocR4sPvc/YLyiD9ecL1vo41Nm4x9/Myda3MjTrjJdt7s69OLu7N
7gygtXFf1qQZqsyT2KB9rS9bfEXoT8F3qwIzASLbVdQaTdj/L2D4F/DQwsQxwBbtMIBbxLudNgRA
mpdEemL+xsGLNT4QSHyQKYM9z2K6BvLzS9s3L25FlU3bgGES4pAGFm+M8sR8ZX+wIdYWaNZ/c0v7
A272HV+wxTXyuTeY0A0n5tgO+CYG+JLmji2oIhiQwYiga860LkAlBMhaTxUqFssYJCYjz0FKuwYX
TZR6MmiBs52qYhlaAsx/sc5jff+W/NpYXJdGwc0jFOzvT+AnQWZ1StjsseOFYweVzTUROLhS+vwa
3KMvA7SMmxqB3/Vk/1ThGWrUUl3bxRTjk1pEcOs3wXmoSnEhsr+ISL+Ol157Rh34XVHcREUAMRwm
tj1NMCfEEIQbxJcaWzUbnt0VYohMWjBxC3AqeHGPYEyZmdVaj/vq90nh3kwHqt2ZiV+OC7jHOvuy
XazaTVn+pXY2vRsA4F1ucikJkpVRTXxkDusPKIzx/dyS4zH9l6E6jRIm7jPXnFVpX2NOSQq/wJAv
C4ICQGs81yz7Akm4+9FsDeXbDMCVX0D2L4f61yAHPO0FRH1Y9dB/McnDXItHebU9zSl13fij2TiX
nosadF+FwcJuUsaaSNWM/lVuH2XXhSpVrqe0GtkQ0KDLowTrClXa2ii5fR7Aco/xW7QmMPBFocdD
huiy6OsH+SoV1h7BJuEyun0Po+64NiGchD3K/AtYsL3IOOh1Oi/nEUDlMbn4018BsXPeNBSAifKw
3SUHEcetwWoje1q3ZWkB8gNeD3DqIlOgWZF0SFX1jRfuLl7Kr3tiJkHwh+LeusnVEKkQor/Z+GUw
tJ4Kkw+H27y91/7jz//bkkjOx7IRGDUc7UU/fYMyyehZ6SL1TicXpcwDBCm7Ygqoj2gBZCkZMI5u
1nyEQLjqlIlt8wqz356fWwPQBiPFz6tqGKOJo5FDIsYcWFgw5x/TzpVk1xxH/D2S01yqKbAW9XYI
Spy+ktSTxr6Lph/jiHRmFxi/hxE1LpwIJe4hbP4Hs30msEdxIWv7ycsD2/FLzJZ+jknOFqm1xW1E
L+sO06EEHCy4iMn3hLlEozk6d9N5d/QzBEzt9TBk4cypGcz0tZ1wr5FIOz5SvkDJwRG4G7G/7h14
Ht6bSmvt0lvgSiXXGyfIu2OCxFmv3rvyRNDDTiJk8nhx4ZHZcELGD9v0G+48+uSQYnO0mhyY3XTW
vAHtcX7pR3o7o3eZUQYgDmk+DQZAlUTm8I1BJFIiZYtwG8evN1UjGqOyprt1ONPjdvyLsb22s7Lk
XzNPD8xTdP2dtcTdRwF6g4snpdPTcFoA2/4P+j3TtY5sytXuqzpgq/xOZ9GE1HbdqgzxN9uJ3PLC
23jjLGyACz48OjPCarD+8014bWASzzREupooWoaVNGGw8FU36PPA4qBJ+SVw3f6WmLK7IWxzQo+c
PIumQ30EgCoHsNJXrEqv861Ex1Un7i5mtFkDELLTOrpSNImqfErQHihdRup5Z7gMi2Iy+r8FkPl3
isD/8K9JpbCnTYpQVEUnTpRo0YGbTbH0fTOy5enSsZYFiQIfqNsg/ogqeGFQvGulV38TyMA4ND5c
JIFLb92ZunzEFIteWSrXD596lx5H3bQwKA4PW4bH0wGcO7nqa61H8594da46GVu1tA4LnjCOJTh+
LoEc7HGiYXL1WkiaJBPF4KiGL4Nbf0GaBXqS1y8gTCKp+ZG4n55fGw6z8nIuWEExwAEg0J+nP37R
lcZTbtzYtFpd/gsYH801uph3QUYUnPVafO1nLRE6HyZMYPT0lkobifPhI24MTdprOLBbmxrG8F+u
xSdAj1Whlix1kdiv/xvnTqE4dfGbC20REVLybu7qm5DhCxjeZaoJyw6fJeKf2bU1NglxwE+F92UL
zp56Rc2QZLljy4o0rmG4SRemzmNb1SOVqgBo99/5/IJVefV1wEOsiASYu9GCK8VmP1hYGPuW6aYS
OV8LfJTVTZ6lc7QaViEJd+Mw+yCLV1HQDXhpoAmm7B5zw1AqS/NPoaSCyW6yEwWbXnAqpgi9uNMW
OGaGZe/+rupcubmTYYsnfc7Ao5IcuUMZSWpi/YwTmtf3GHQYjc2uQ4SAfTbp9JdzdsstUgYW3vCW
8eQJAc/mUv4m8twbUUllP89+tq/SmyXDPZEAp82pHt1JqjtN7mf7CJ4KDngsH7a1A0bYQ1I5ciaX
35kRKj5/6TylbKPmXfWOO4G8zIkR7DNQ1IwQk/JPI1r+qWtKoprxRurDd57yGlpclCIzs8EYHD/S
ucYB/a8kPa4XzU3YByvO+QAqxOvRWR9QYC//Kt934/9C2G1lIwWzDoAgrRBDg/0pEbfgvjcJgo5w
by2liCgLNx8zM9EaSTJtxBhBI/+WeQ7YJHyLHt5C2mUxG+8T+0E+bhfparVZMC6Ou+f43bjeCTrD
bf7MvksQgBbCuBs3KJlGWVqv+fafEKsPY2fk7mqBmAv+3+qxjKJYyZwo/8KGATdciVTCdMKHWFzR
YHdhvhg5yU8EIB71MSD+gfJn97fnEp+8DRgCmJBj8ddQ+PqlpkHPOGUFl9/TYl3ZGwwhtPXHddrc
98BpYtmLpM8YVuM2vn/QTX7t0/buSbHkAIYXFfP5+ZkfwqhOaW2fq9vGD+fJSTKWdH3EJK4+FB24
KNIH1hwiMsH0d1EAZYlOcJ1ReBHozDHgEH2BF2iV+h6LPJCKR8oZ4FhDK1TmTmVW1YeUJ6Uq9rU7
yKEhLqndkRjN/6LiTBrb66CDf2lw959GWlTwVKgOay4ztpSOJ404S1tlsibw5HXve9wVslWKxKRM
RPZCpUPPgOcqJFZ+L8wFvT9zFvl/kMutf06Lw8YALXj2GqUQU8FU7uPS2BXWvTM8lXjqsMpTb90c
5Nfr9YlxJfhJmyipA3C52OjWVeVw3h6ABSHrskRIS+D+EgBnlz7fUmDdBDBEDgMrqISuymD+58C/
f45ApkFxuj1DpQwA/26W3Owdp+rPWiD9IG4f5zD18k33sONAicg2p9HoCwtR/R9AsD8BqYNobBEW
ys/lfq3HCjeQSCxT7fXr+AYk2jOHIiMgiasyS8qI5xAfoRtTA2PrpzFmwgoqA+7HoK9lCmg8no4e
4zlTYnkO3rJFN5qfhIx/Vj44Y7t06dXT9TwUqHFFG9rV2jL6WYzQS4o563uOxS4DsLAXJ+7fI9Pm
1x5LLnyP8hTJKs2UHUpC+lkWlBkm84bpvOKaDHO1YLIVXcTUzvHwCrbInMqzWTeFZapHMa8LV6A7
H4TB0w1VHPaPjd23X/eWESN9V1HFv6f+VsppSSPfJCXFv0Yc3z6mw+3PzCGmGJnpm1jb/LaPEym4
wuNSl0U+gdXBsgPceT/Kppdz42ISW+gkXtqeVpSiFsEM2EdDxaXr73gVCswJbbQ76JKdGwgE1Pnf
bvX+jRDw43WthAS+E34EJL+/MLM1EDJQbJuV8E4QomgigwwcP+ETD+DFunZ8AIr54yH2RLtRpO7y
t7ZpyZMCa88w8Chlc1oc4iC4jzJOYYiJsBb/6R4BRqT5NdvdX50IXVkLpH/dDs6QKAyHgbpEJtXj
6+esaOKTNeNZgEFIUxVtD03L2WMFqNltzQxSutvBV9hgL4n1Y25MEz02P7PfHSXv0yDzFFnc9QL6
vAkd7v4p7WypTIp/+NYg/OzlWZaXYuuJWXf6uYs53gjUSxVzhaMdjpg+hT2jLgMGSENHiznnezkF
EryfZCNUqPCwqgX3GFqARUoAIJtG49fzIqfTsbPBMpUIpQF7NQw9Mbf2OLzXsseACsgkD5HYlNJ+
2idNWv3mAEpPdqloBp2pfkhcSJyO7bRox3t8E5VdGDINjvycsoQ8GEe4S93RIkKMfDANMQ9lprkt
3DnsXNw35oNyN6kFxoUX0xnbjrhOb6LOVoAEW6yOo6PJSqEQkjWb8TCN16prjSKVl7jdNWo4Likp
6isSH3f63RI+DRvQKpOdjdt7/C9PE73DuBzqft32f61sdWDr2kGHq7XG+L29UWl+dSCBRj06i11M
LxFHCzT9APhVMqlDlf1dXWFj5yijd5HZFF8cJEAnXs7upf7Q6JIC0Lob3tHJxj12eRuvTR21muLg
mhqaBoZon2X08TPlGPhZh5w3OFO7UjKo8Mzj3JowqaDPouuZj9nfoklXS4Ffjh63XbtCgGMkOk0N
cC3BTepXsyLt4b+NkKRrve3LrxPtFeZDHVaQkApXg8rbVVFB6f37YXpgHZFhlmuwPuLBKOK3yL+Y
VNaqQ5JkJL48+01dSLjpR8Y92G1aZfGlI0bWtKjovbGYZ9l04wUbKZfoPdlJ9/3RcGoMAwOt9ET+
U/74zfpgpYAKBdA8Y/UuUmxUAEmnf1m7de0fXbpV+zIPo89u8jLXtsZ6wqgfv1xWl04tFq8aKUFk
7P4k7wXM1TmnB3U9U5a/aP2ccwHo4mtgLZU2t/ncEiZk2H4XJD/wgNnyEjtRUgCqtt5XrkzEJjyM
SMpe9lXqqnPIUH3nCb37w/ekqfg3wguPCbabhwWkqNWK+/ewcxuyC290DDvEpxN5jwFk0Eb8Kr7N
OOAOafFGH82j0kPTwZwgbvNfNmVrVgRABo/wHbWh/rWXu2JTsWJr0yVDu+jTRBdAi+UAg2GSW3CS
wxPG4fbLBJ05IV7sTTqgx6J5lXmyvxju8CAfSQi/uxHsZ+iHfxA1CxS3kQSWsCz+sAT77KkAzw7o
/Uj9kdoVYSiGhiRLlIbiowfkK1C95mni3yzQJpRJyH5vhlrc8m+OHN5CJD5r2OjIDEvzqSmM8Ckh
YcyRWcrsVTshy8qfte4Zq5gZTpZnSMGgcZfiQM4EqRFStULmpF1NmeR2IVOPIHBWS3Fe+OWzp89j
eVm/6r7JjWepn6D2NtzIVN5kbk4ss/L1hM23XaNuaB7KHeqyUxm0dHWGrk0i1tIn9a6dkeiiqxha
QOSkj9+wNb6eLghs9BAS9a5nc92FdrtQmwRgYbg5b5K0AiqejLCGWTN2YyNUYM5n5QlQvFBx2ou8
4NA6htZeGJsQmC1PDuT8GozoGeofyvrQM160HLT8RoA3Qw6LO33gpLJpjqZKlCCwbTRDfpoqstPP
5P1a9h9DMEgDsl0ij9hXysAGzNdOCxYsS03WZ8nLgTKeLWpWl5RdREKPjHA2CjKK2qeZoFHTnOVI
1LouEcGVeUBegAIvYRZqA5h55WKWfLa+XiNllJPqWh6W79zJ9p7wmbCcL9+FawALLfCl7qCLNqpL
Ob7eqCbyU7H/IY/pdGDM65kCqhb4Y1yofXUhz6Ri9kDkw0eexH1/gzki3xczVZ+X1avI5uZJ8nKO
cg2f2UAfAYmw6qFrTWMsaPXyaz+rdana85P324h9zydMh3YTJV2bKGB/QsS2rs9OUHw4zI+5uU2w
SUpDEBb4EpZB5H4bhheP97MwnDptIk5o/SiMdS5xsFifwYq2fDSMsBQyFcT7Sdocy/p7Ma1Lo8ml
CvDPNbUeCUGVGY7pp4Tmp3HeNawPQ/sGpihi/CRg/Yn1/emFa6gSeC81Hfp8nPCO2hIrCc30u+Wk
232tl4Y3Ng3wUBm4HuKh1MKtqziu5mTtQX9EQLpjuv6Zawk1rXAgQG5CwV3LXJyVfvHb3aXo33Rn
f4ZXxHB40kWr+x0P91ehdqFtQjtTMG2fs3zP9/4DHZFHqTMwVCUQRwbIAhtSnnOFaOFRNRtRgYnM
qlPezNWDFmmEKrlTyPVhM3irP+7OhRxWRbXFsulGDZ1agdl2X9r74sWtk6tTo/A6dRczaEDbjB4G
FmI3deGhv6lpLNx7btUEoHdd+5YdQuSgBCkjKdiXCgKAOfxAvKS+Z1l7jcU6Ar1OWoEh1JyENDLZ
jjNDhmkphaJFpJog83dVHd92qRHAfhQTs+8AArLKPnNVV/0Moj9ZvJtCvQv8jSIf9hZso/OUhi5n
PLBNu7/rNzSR8ss59XsoTcCOAygNYauWxWhNGAV/ifeGaTotVP75Rp74kLSevqFGNQ/0FPZPi1Bo
9k80Md735a9T5v1mUztU6veMqci+c45SgUPUTsnAOccpO4Cnv3KZj4k+mFNOyKi+/XPu3+KbfEip
qt2dmFRr05ZRvP1WAkSakMDDlcIxoSqm+tHSD2SJ2tjxBr2UUyBAIuE0LNgGGcuyFCha9Kwb4oiI
WprCaFfGcMy1WGwFp7JwLEfrCaipKqveRa6rC0QMHJ8gRL3buw7Hxdcu2hMShHvkBepxSPae14kB
P2Y9ru9SSgijX4CIk8V6XiydOL1VuPaFEwqfU6ss+yRUbvDVHLamPi484e+BCXAhjEBeo3QJRbT4
7+y1376TmAHH4SgtPKCZs3Ho9nnvb53IPjtQJCZ59gS2uCN5FkVGXZ1JEomVYlk4D35DWG6iadej
syAtGRFef5Tr+EwuDUP9Mpzq7vjwP2Sx4ay41A9Pnozp5B9dQszTIQVyW0xgZU433hFYHl/h7ksO
noe9dCBz/7J5NT7Me7BZXa/pu9z5ebVbec1xbOlcwda2tndMp1bd6psDu8SPjq5z1yYMbyr6F6ly
q6tGYoXf/NcqSVNIwBByvqWwUp6b4FJrJnkVjxd0t9as87qYmA2sF7q9sKDDwbJ3n2mFRmGtZORH
YJtxV0LvadCJYIkw3PO+8rmxD9U1xZnkkSFVB5C73bMFZKrz2pWKwpcidXFtF5bJ/dNmzWXkClsf
q5Un7BZv9pxIDs3iFh+C1k1gfG0FAntLLzKx3oXBC4mR7s1jWN0Ep1zMLx4lTLNxVX/Ti4P0QdtP
rnST5vWHfPNIKQR/XcTSjNy4MbaX2HzpFaBPRrmwm0WPEGj3VbtUsjNOzyyGzbDKqROvk3fXmQip
mnhCpUCG6R6jWVBhF06YB1QnahwIfQD9pVIGk8ihb+sVSSZj/yYMxLqZFWeqyZgTww6MmugQ8QnZ
OMaoGgfAx4eFxWm7+dF91kALV6bV6JhiedxDDgPC4boi9+XkqjINoMmEq5633ZHKbkpU3E2QpVcG
AdNk0AmFPmWWVrXI8uxKz/51hbc2Na195/QHu/REq+Q9tKLsZQZ0Ng5X5ADVMGuSKeJLziwmQrMH
7L5ctuSr2HKMgoLG6sgwdXZiI9NI/Cqg2g0jby3lQiVSmAXJ9ICCp6Lh9DfcIbBI4BdSEufDH1a4
M+SmIg9LCMPVOlTHaTLqAGiq27GDZLecopPnYGHWk25CkQoP76Sl5ZB3AiGoul4zdxMGWSOqA66S
zqljPP9cf5vlobUiCnK6hZPkKquGOSKRaRjOVAEpi2yzpnkBpR4R9/MzVpo7xzsaEF5Ssl10sXjr
U1yolleHjrFYNzYmJcaW3F171GYbY4s1/UJGfK9XzRxDAA80CiaqLMk9C8HZ/tabcg3k33WkgFgK
2zqvRtX70JQmKr+ImZghSkSpobdqPNlPm0entK7IN4BKesuRz+R9RIb6n6dnxzTuaSaO1LJvkgx8
2FO2rA/WiY7VzqVjbfVDxyPZKD4Vu4XscIErKpepTBsISy04vpdKpULc0op6g23OOq47RQ8OYsmG
flSa+xN9Hja9JK1SJdWIk1WP3/0SvDxB5SDyXZm4Zuykmh8u1CW5xKFoPkDHdiMhWxqYW3XV199i
NegmFtsysTkMXjdKi7KRb2+a/kRbTRKRfT9abac0EX5pSSpH0eR5IP23YiIFez1wifEHVBEktF8t
AB2to2SeHqMzRHXegBlqOGA7h00pwHn0lAv7eTk1yCP8jQTnlyUrPBdnbhhcT8+gLlmXzqgite8c
36e424x0ppnTNfAfPySbqhUyQGXpnKqdISl7NTI15pXee4fXjISK3ShcscPdfM+1gZ1YHToFq5N/
IiIPzn5IlKHcjuqyQLckuUKgxe3rM9eIW4BgQkoSNz2UGU7NsGLyfDisjFAKems5ZQgNy/VjAkHv
WPaO4HS6CJm/Hj9r+MQO+khlSpC7ggQtw7ivRTB6AcX7XTEKqhqcqRsqHcUzq5t6ZBSGnCP6251c
JKCyGLaXPgCqCjie17+0YMu5hXmDHqjFMlsk3qjPowhtUuCRJp2vNcyeCs1UM5zSlEYtVsywyDU/
SD4WaGmH+CHn+JBFt60Lisxekpi1Eu0DOVvXj8JBrmNKAz5IC00jBlFypsgP0UduzWkg4AHgJvzu
mFD120PlHcU3R0UpBKM04ZTFY5vcpr2tT5NC3jy4BLb+hR8+KfIVBZd2qVksZdscfijwThWpEulY
KGtbvRSftu2iJMd3SNghFzd94c8nD3cGAOEe1DFOnzFxRS6x3fFhen4MPa1f4Lw4HVY9wnRpffrU
uZM4nkGxV3rgJpaDG2lCSE7ipkz7TWsKKYETf6pEkaW9RIwE4cXzl/1GB08FXoOlzbaKACHSAidL
rYX4bI5QYDy/kYfx/6Yhi69f0VwDm19F3CX8Q1PClq6JnU+2TsIuAo5YtztCBbMSryuYdhaWACV/
n7BWYwP9tieO+VQ+hta7h5XxYStlHTCPw7MQXm3WzXlU085JED+iwUxPhPCo1xJHtQsqqcn6hpaO
RhvwE55cuco2LJrqc44Nbf1v4IT0he4/4zs3q4vkSatbqDuufdYtaTs+l0TauOJYckiO05ZiG3pC
atk1cbsfeTP81v3sn099aFFvluH6E+ei+pGKq+755kMw1O6yLd76qqv68d84CAsNtUYGbgC0lrNS
ogtpzTPfxDlu0qQvRhM9sNDksoXEr1qiphsm+BBag78X+12lWK/n7WnNWrNF1ZcQhUVYrhZPZ2Kj
2oUJSY4nxEGplLkjuTr+Y74YwFOZwGcSL3WW2apGa4wMjCBycCgfif6v6d/UpLlC+acvlWtCzLHM
wcoV4HHeMso/vsx6zesKBYX/CF+RFxp0HjIF/EFo5rVAaH5IVA0zUrK1W/KP3HbifKr0KJ5D+s4e
x30o5TgyJ9/3IuNGBZe1KfNlE2NKLyBxLYv0T0JLoGMFPTTQaTbBTTJTCvEvPz4sAYXWWOhIX6aJ
FzdN27E4gf0pmB8D2f4ETArTzrlp9oO7qOJoLqRNbGZRVkF4fG0ns6RR2brxxdI1LK9T2HK7tr5N
VzPPql1iwsu5l8+eODQeyvonvnsYKwF1/a9kMIE90JQ/WrNtdGLuh6i2jJgAMcXbCBX5Cw+OXgVw
W2Np0r3nCTHUSHDCZDWlnvOoNEmPhtlg5jslMp9ZL4vJIg9MN0p9VcLbogKUTMsWzTrrBkJ9xZUY
RBqr+LXWqv5SDi0J59+P5sJYlh/oIHtTUkCM6fyqW7fJmgzIl6g0XS+uXEwfsFHIYFDc2rafoaQL
rAxCrlmL7Yfhdjkwffi/OYMokzNULpS/PGLdLCCG+hxFYAbtrNZXKkwOs3vxqw3hgxC7Hb/KMGAU
LKE86zCzIdhS9kezD2AhXLOfS58vCnnD23WHEGMaJZN4dc+VZxFVczyrvXm7mbhu9u/7bGFISGMU
Quq2sWkIOUfZw4nKY2LalUVq1MhHJnlOy0lT5lWu9m4E8wG6uAnggpwqEf31VvWocssB8ZWngRqJ
PmVTCr4K8xHx6cRpA9w9Z0HZ8dGDUI8nBlmegqfnh9PybXdHkeIUG4CqrZdbSBz9KzSWIXbhBg7t
1YtEo3+F40RxZaSBREEvTUdAHhG2tGbAXF4XKTxbR9H3NHfFFRQEbn0sJta+GCIcS+dVLITqGYmO
6h7fVjSLSgbNc2MqG2bGZH1RAMAEd4A6mAbP9UmJXOL77Cj30kYEklld1gQLU3NJmIKn1b2D5pBi
5MaIFPxSvn48oRjsGIdXUizyzhCw84flcOXt10AfHeoMIXoxSEhDol9zQoDOOHwBSJY9BKjgHsle
7pY/h4r/0Z2QGIh84iR5KTIcu4yEzSJDZmY+ehf93teGKFEs8JrxAHjjXi4rLKKEQjSazFOQyMHP
7da+eP2Nb0APmuOGzpFfb4twkcgM/xVV7JQUoqJIMoPEpBF0hj4CONkCaMYqUj44SxRqBmaltggh
v4SAO1kc0qDoDAYuEBacZo/t7mDajV/egdStkFHvMWeeDNLWSRRFANCGAAdqT7mGa6X3yk9TZvH/
+NpPz0zFbQ5xZ4aNXz6dbO6h7ovQj0BT9n8qxtGPVktpyCtPDhR3stBmCMbhsN3V//VM8sp0AinK
wYmV5Od+jqjf4x4cbLloNtMYB3NGiZeU7G8Q9S2zTrmrLOKcC2gdhXh+eTFqiJ2fZ1HG41IX/y5n
dAx0Z23vPD5emTqmNnkMriwSya6lgaFfoEUWdkpYw9kXoldwxjkB+qTrIjoAqJe4iDOwi4e7LF7y
rUdxcVn/kjfF4B+vnNIPMeMz3ivpLnXnmuTennnbXFFGrPp+O1wvTVu6XSZmIbUzayevyzN/j9AS
gU6fuebVgf/+phud5LetHVIDR9ibvBWu7SW74rUD528awVoPoZVFS/nToeNQ8Pw3/Xx6HpQrOcI2
6gGW9JEmT5a95aERbVceO3VDY4AFZ2uPYoTyotXVLMIXnbOmpcpYeIRFWPbYAs7EFtUyrOnyiMcJ
t6WrglMOOaqx8+zCTMcUgzi0C+OTcSftR1nb0TNJUwDqk0OreRpnJL0fMtRyi07xgTqMGKUW0z6i
MXIfNhJU4gjGAIJP3xfZBcX5HiMCsbA2c76xtDRTz9t9K8T3YXAaESKNUErhrzAoVnCKepqaBrhD
zVC0r5hp5n9Y1ngQ3PMrwT6Z0/q6Ceg2Dof0xd38j5gI2rc4LCk9NmTBdlv0d0hMZ9LBRpUEnDhn
cV0XhfjxpcRlLGTYs/zSYbYr+EzKlQcr4joC2t9YHMk8n3NswrC97hZ5JVIIsvg4fwOq8fAWhZCL
I03DMRM7JU5OigOQtFywlxsLV4NYxRlsPCLmeQwUJepMgx42kgFjRExQZla1eZOM5s5C//l0rswU
vqUW2uFK3ZAz1wNIrCCdLwbew1DRnrlJR7xSS8JLtQauAZh1kDUr0zciv9XG8tg3063CvPF002KR
aX3EomgTyMp780HTY5BsEZ5GfPS54K8HBMbBCMns4YTvYgA6o5UxvVQnX43Z9TziDhDrQW71BGXK
qc78dyNki07BVmqOm/N6vK0h81bW6hlgAVdCfxNNywDujzUSWoH/PMtSK4p1O5tvL/UdX15NL2JR
sWvl/h76L+llkJt0oe/TResc0O0qvG8vb8N3B96OV0+GXG5jYLHSqgwZd06pvE7lyDxKgXwYjhRU
7/7os/K3RyWGwhyFkt24zJ+22xM288m8uCjw1k9rgfMFvNy/eTdNkitWAal3UYqhglZrzGpSx9ir
5YaGoOqfb5RE7HGqAkanQq9y1JnVqTUbUafUJy1+cWGMQKJcUFDdr/9EIIRPO341C4t6QvKak93+
1b4he/mQTLQWWfYTvWHg82gWLwXJszx/lAcqVXSAWXSDHphXZuUsFFPL0AGzzIUi+LVnmWdXL4Un
VuFLQBbZZ1lOHAHSipBSXu2toXubZnCUmTPvYxT8+pKSJu9uMqW2iWOUiSvDVWGkqg2BcczyiQI3
4H6ku/t9J4D/WHxEaazP8afEQgZ3riSIpxdxOUA/JmHvKg+KKqnBc15N8t9NIJs2SmwkSnWtFCjl
Rs7SLEkBQtP1R8IWASiyCtom0a+OU6JA3elcgz3y3pHFcqQDp+ZRdV2PyDygsAgR6LQ6mnyK7sJZ
XohaSv+aZiy/HrwHeQ6dpdeD+dGnnquutQGdvlicotqJwqs643fVnLwdEE1jGNGf1fiCLhWq/M72
sPmbDl7ZHCDjSTC5lyPTX4Df61RbLn2tU1mUOREF9XliNGpoTb72Wcl4S3itIGEpYCpr02eFWYis
hZlrsjcos9V8oARugSbAh4j/y5R1AGOCGABWF/I0w7yZS2ZloZQMlS+9iSd8t/xFonSHm6CLynJH
zBv6M+aJsg3rc27Ef0871nNgwYvjpJS1JPu6iVsggxfBiSB5q+71BxGm+fUiQgNYRQLkm6mUFV4s
ynbCKeuhnZIRHwyCpmR315qcxc2ez4U/Hh2fqiWwsRP4VaPkFOOcfk2sM8vNvbDtCeu+YhCE9WZG
hmKmLfVMv2TBu8/No3fp02+qpbBeKuTabDb9OuuIORZj6Oh1+qUA6VP5patq0wjxn08FXmRuXNbm
5CU0H0PNefyeVgD2+1WArlP3GwSRpEksxq5cTl9jIjAihesl/DMXHByiMF4lW5rcg8me9/GExRDT
vCXspMTyEQoOhHDU2GWJ+0JObNLMBPrwymU9tvr5QEhizp7zH/pt7ll8s9uyj4c6hr/uuK5y8tnX
7kt3vcOGfi/emK/okwvtD4LYgIQnMiGN5Z3woKd9np6Q7I3QMBoVfjAgRdp6SyjUJHB9nWu9BhrT
T26p2rlQJRXFkqIn7/t8w+lYjF2zdCNnLcdNQ44oBsQMUAojOOCLaIpmg+6r2UA7uAJPkI+HS3KM
Q+4r8YdUImUXN1oWqE7YqcHFaz0AZjmtnYxgyauoEkZxTx1oil5ZOmUH/A1FHdpMjmkX41j9x6qm
HgURSP0mTbuHozIuT5DnhTM8aHsG1xfJ+40jn3OrhP+2aY/YGpd/RcGfYFguQvvJ3SuVHgb+ZIA0
sO9/B/6SJ1STkPkgTDanhqq8WZ7EybSe1UetFfDzoWqurfCvMWJKVQz2dqD8uDQEkTsHmdP8gAPn
CWvpDnsrKCsba8Wd45d0EHq04zU4ji76njvOY+N7BGsnUjtSTWU8NjM0o4ZASW2D68ec6lxesDeA
02eWETO4G+iMcnG7O75UVJitIRf0h1V4ADz0nNtdiOKnw8ckGyClZ4vBlKSzDFN13V90kx52xg8X
Afyo2ZdS0/RxfUP9KAn4U+LSezBr4WWdQgI79VGPRJQj7b0oNapY81lHLen2381bFZJTTdzlcdzy
szYcAjKCFkiBQQe5K2xOPYImKaq+RLSti1eh6zffaDRXkX7nGoXK8DVmx5ddWxKFcokjmAiPSZG2
KXX100hpH9Z2LE09uN4Ad9rUWVcsHLoZ2y095212xsFCzNoN6YHlJ0/wJMoeYpq38QMnzhUjWSkn
SR8Lyoh1OazlZLUcBGTh75YB5zTDh0r58R7SVaMQRiwkQrXvEeVby4BjNlmuowPcQ1QSDIardvSz
xVXWCwI7M90gpqZEZR7zW66Cwmq6tJ6D4Yy+cNi6kweOa857Te7QsZDv7H0LJLQH5g9M6UElHO2d
3UdD2ri1O/+74VHx7Z5bk7+WzoHU27yw/c7pDpXj1FAiECRDk7M3g3xSwWsWU/utL1ZpyeFyKgJV
R7jNR1aw4DjRLVaO5xw0fYORl+tSDFhqkNhwhotrA3dA5nIGF+q1GV9MBm17tb9qO30Bo7zEAWqJ
L44du7Lej7KTTwz8OyOCwcLAhdeqbRQEFKFQpYIKIru8u8KnrqVLc6t1Er/BQ+l9xa5ngQ5pQCrd
Hlxw8mhu8em/rdektchIo0h1YOOT0PQcIG7573Q77oMiSIBViqYoE8TzWOQLzfZo+f3nkJT6F4CZ
SFv8qEWKLmseNq8fYs1bjtJGLV46V8/ZXOvSUovFYjoYEddA1/WHwTGooSRU4PmjL3RIKsa3IKO8
hJSEvga7hMnZj0MFMOfeQH9wDBB1J9m54DeQKpxsFVBj/v9KA9t3UKivGUjBKXuCB3dlBc20FIId
Fg9wnE2JpjJ23yV1Zq1UZG1ZztdlDhFkxkDEgLqzJ0huL5I+O4y3xUfrQ52be2Nn4LtO8NxDDhjp
L0ksFHWsWXI1kwitqDgcBG0UKHUzOjGEeaWt/ui9cLVrLlVW1pZ0kF6K0vabMmEYYF1vm0ztpWk6
XF+Kuc+kmdayJgESon5PoIuSVgBO0dSs0q4bzcdIs42ulf0GDb/CwF4KMc/q2kp9nXBIGijvhW6w
0ZdAK62wgr9dXSagHaygBleyo0DplvE1FQnigkZAxbdbEn1a4zTanMtLlRqH3zpdRWUsa9500w8c
xqAEOHpqTJIbjsq9oCzD6w2usDm+iqvwiwXBbWHloFPzSS17OjAAflyiLHZ/Q7o0b/2WFOGFAuCZ
85rJ4btphe7Wnzx9LHX0fpPpADE88JtZf57LUDnE4ZNLvCGfDhA8B5ph77MPpXlqcLArl5NlThFg
6ZKxK1PQsM+/Q5xpGFiQsAhpid+aUsyfWX1kjIgDus5pRI/pQScgv0UteBAayOQCWv1XX+WnWP5n
z17X0v2z98okyhvOQpHdsAbz72FLNXEkjATimNJoWqLinQlkSRYUCOJZV1Ew9/OaGCQzOdMcvLX0
s/OWW3MBHcqGUxIElNkmNt9c5+0F1ojkGxXIsG4KudiXJ3AdE1T7Reqolw41JCMV7bDb+WR/rkO5
JwQbDe3YE7KdEjure6Wbo7bBvDbks5cWZ3IostruKup1uHF8Enz2QKPDxNDZT3Qdlm8aDB2jHcw1
/CwZIHRHVfRCmgWWbIvExJuZEASTfU5+d5IGBsm1Zb8rVhTkE1X93Jz1AgiCQu9z/QUyxGHRl9y9
IGztRF0GFWQ1w2sekqo97Ci7B3An83/e1SlU/MAYXPMnIjAcmF+FM4a6e/DSm3syfPK754xGgMTq
UCjKKxDJxNslnKKozHNEN1Put/UpWdk9CmXBHXMhAnYO/JurObf3U5ue8bgD/BcXbmmoUehWGnZs
3TKQ51MbggDz8sBfApjGFAokrLBHHwwuXjhAOJDW1mNmixckaudTkb7/EtQljUzXnUdFX18M5SRP
pMD1MDJzm4og06n59X8kL+nPcnkoILKMawixAL+1H4aVs1I1vRr7vEdnAqDTHZX2HARYxWajltj7
tze2HWoQVYXZ66Dplz/Eb1KDqnFuwoZaBk9Focj53flztelqitCyGQqmlnI6OeXN++8UHAJTPS5o
ReLwmt6EhOF+5vx3PesQ2/sh81Xi6nvxzWOeEq1xzSES6HoRIEebv0WSKunjFM8MtGQJ6xg9EI+F
GYb5ChKyrNSE+MdPhlAlwSsbLJZ8XuHCXCOf8GTAMfBKOIg8oObKU4IQB6i21F6l3KVcedSx2fuJ
r/NSpeGcArnOhoWgti1d7+6EzzmWCO9VGGD0xJgbbrJA9RAEYA97eCx4MXsnhsTszL/OlaqWmUP3
tXwXWP2glHrhsDm6U/Z4gA98iDy49t5PQqtKu53bHIoqbg/rNr9OJ+fFkcZiGe7FL6G1vVlN+dSU
9Sg5tVr9qarU7FaDMo3hRS1nhMBPUI7poLBayrqsKcdgZqhwWIoM6TiRpwaM6jRJLB1AMc+bOE71
pP1hKFck8SSF4KZiYxd4gdLrhBvBAtez0Ear2yA/zkB7VlhqPh41v2owuf+3WjdADip8o3oQtwK+
Lf1WZv3C5l0QQHn3eLj/b0GazAmzPIhpN634XsFqs8eujz7u9FNFn4HdjT03U4WV7h+5pD1HSw22
dJtjeyzUjXF2KGdHIT7sfSs5fypiUV6fXqGPrxdKhJJpDLh8adEW+Vp2ihj5f2gpq4G6Re2P1eK3
lpWur+hLz4O5mN0M1+o3qQk5+Igrsvg9vmcjmJXAEkcJR45HKn5tw0XSVS53esBILa9iERJRhytN
cTrC/vj4jFvLf0TSsUoR/rCVCv3+0Gem3CvxUqSzC9yD/pr/p76a9DgsOZcixY3Ethr/pUDUqXYe
3OuGEBdjhRop81kIxQVjYlEHYJTSD6G/oplg5qvQMdVNpr+U6wMZ/tFg9KpB05hKe3z+VLKBQrck
ridH9aJQfOWD/dhxYEdL5h851jGLBdBAwt9rJZcbd9OvBBpfmg26wm5IznIKu4Ro9oT4izNt4w58
/hUGf73yfPzFzKPITHIAWs5CcVGBDvn2j50OaA2fMrWD657m3JaBmHrj/dlQc/mue2DGRPjpPZX2
nRX1xHrVYv3vV3BaVsAwZqrScSUHtAq/Tg34NefYfbHK/0SmLUmBeafBmIvHcV2FtE4JMcL2bRYm
JzAKyd66Dv/ac/4UzYlCFQEvz8npvxH5X7lJc6VZx8R5nUFAJDXVHzx35Yuuf0Rba17czmwf1Xhk
07igx5L21IWw6HBjnrRLfer6PpvDxQtqjmEWTju+mh1zAaHhEaidEGSN+bdFvLh/OWyOZE1guIy+
Z6pFRKW2i3y3eroFt6s9ICUCBOIOES9KvQ4sGJbjS18rTEf7ZwK8CPUKuPYtFFwaSuI4t5pky6dS
xvMRi17QTy7J61Ca//zaMrnXFRhkPesRYsFKUsOi+2Ap2hVtqfQ1lN0eymraOqF4fVCzzjTbys1W
T2QsouNl9oEDzWsHcqjbixXQNdayQJhcVULYhuUzg5HnY/L3M8arTMb/ANlAiNDOGozgl3FLw7GA
CXCXOUJHpJ6BGn92i4kAS30kcsN5/qq2xGGsuN8nBSpaoQX/wlfqm28u3qeSdbvsKXu/FB+40ffZ
6sbWOPDzjR2UedF7ROeR7BdP5ai5avuVBU5VW99xr2Uest2mDtE4v0i79LsAk64+uoGZaTKKymDs
qbOzVQPR5MN8Q48j214KyUT2tqtxXZeUPC7u7Jcb33qIevd36l97iZ7/OIqpH34srEaILSt9gOCM
xuyPT5K1wMH/jLznEViUNmfqoXRQ2tNFQC+YXuGyLRq8+OTWv81P1V7PqwJdRgeZB4KMx1QQHRgb
pvZ1TvbyJGwl1yxB/T1ZszUuTMcZ7gkF89/Q5a22frN03yKHGdoCM3H0RS0vfChFfHnUa7ptzZyj
Zudr7+r2ImCRx1vbcSgY05T7k2DOYUh0/T4MIK1UOtSfQF6qaU1WFG677Nq6gjCDPUJ4FPhLjf6I
lrQDmK1qgh4P3C743hTfX13wZ2EuL+nKJ2dOsTMyiwr3hZXRkAx+UPfQNx+ymKqFznncEjP0Niqf
h5illeYR7CMH4c/nKohf500qt9/EUo7b4v8nCJWfaWU0G/cJnE/iukZbMIYdiWMB4Ouspdp3Qkzn
ePxz1KRtU7HU4XRvdDvbeRDW4v+PObMwCRrpFDW4ZyiqNMsD1+rHXq3LQYLrVVbbCgjgzbDAHJvm
h8aOf5iuyGyHroekgu4kxzpNlJdVdQljTOwYU9IDiTDhN3r21TnPgBlR74adU22r3p6tRJMOe3M+
lJTDp4iRxm22BhhiwL0AoU05ZvR4XcjPeT/mMLdMCmDF3qlcChPIbTZ/Zk420yh5h5RWZxbbuJym
fvQm5W/qDSiLMaYlydVL0N3kEt4UKOXBYF8qUVR7v3jJs9oqUutrhjCHLJN1uypw05eyfNiwtMzU
C84nN0lJuWxGPyyZJRafQheDcso15S7jhAm4cLU94ehnppa4GexBREc1dR+yNZ74EeTGA3VQHg9Z
K9gCNwszjIuI8xkbHdxo1TutiWnBSsPL0/oAvUBSmObPiPWv54kosYmE6qTjAeS1OJASCCH1yHs2
U6fAIKE6x4EMiIJbr92YFXcRzl6vwfsi4RVj5ajNNsOZg/MExF/mApQnFVHO07ogG8TZviTJL38+
1nv/6lMckrjTVWWL7K1ujrI2N+Zi4V+r8uSOO0KezpF0AYoNnlU5ZrYAyxqnFkdygTn/JNw0zeeV
YA2xO5p7P4EgXkmTxLtbNqDYmepSPNqYifsC2DcSLtmnxIkk3lHTqSdjlCiFKi8KtXmNm7r9yFts
BjqRinaYAVOVwiepSL0GI8HaP2zrGN+PPH5NwVR95IBkF99kWsilPxVRIIFTza65PEyQn7mH52P7
lqQ2WOO8urfl0FWwTppFRh1Fp8Yp8cT70cIEKjLTG2P69C1UDMmRzb/lJOCJK/toBNAcn5puJZu5
lvOaABQ9cIrYmZJWVXxIWivBWdRkNBDxxTUwGId4ib54ykZ6G1xG17TkzP+4x36Vqg9/Lxv+udfj
PUYhbsNI5lCueaOCX6kHu9VpiJPw/hLXknGwyUBXBs5K3GY6QmBjvZ49eEC9UXlxm6T8wHthSI+t
LDrOtgMhA+wkSxDS+YFL0Bs+5FyTpe9nsxjGoCZbWqn8pmtOm1u9bdexav7ME8+C1I4sBeZujL1c
DiTP7ALP9g54dQ2tuDH2buQ/LccttGPK9C3v0aTmEmUH+Cah3ZwufO1S8iUp0nwAlcwAopA98qRV
iQJC4F6m2LZBRq8ftwaAdUJiAabgWxqCbMkfW7XwdaVo+RaO3prh8GGueUc8AYDf6cZWD17uympM
Zf5fx51crSuYHMkvmTmC/0n1kN1JhymreeiHb15oQljv2NwyWZVE0QAY+uRt5ul/clKu1gWWwTpY
KS1mTrHmM8UJBLBrRIWSMe8MtBYR8S7OGkm1eUW2dEXjMd7gjfMn4QvHDVUIfpckuKmRRzbAha/V
6D3wGjDfQCtBc48UO2Fr9h9RtBHvzhkkMgkm8qtd875mLn276KUhUShf50Qg5n9gQqFr3wPMUCHU
orOdWuv7UK0pTpquGVPppqnWx/wN3HaX/qWZdHAhQejt0NpnNQ4KKsdhBSLYaatX2aST9iZqCiHz
sHjG7vIFO2b2JNPbmoWBCixW2Nf6am7ZUs9ShfMRE3krCFb5Ki5kkYVNq3rqr/iDQrflTrtTfcUP
RMx08vs5PoyiiB/c/X0v8AwRHh2v+8sf2M6JpQK1ZFAnHf/s84kVVY4/lSyrKpMGzeUS4hbPfJ1j
EJkjpXq9OMbHcMB+EutKN40jzT2ZCKEmF6oAUei/78dh9CMxarmPtnXQBDFky0oXggy9rjhdVjCg
qBqpPlalEy49lg8vbL5jPW3RIVtzJc5gl+Zg3JqLaYiLwGRUPbVynON6m/sq0GaF7d5unExoUOqN
cBlYuO3DciaXIcpZG22W24RB5JPX7iwGGIZRlfeGSZBrr+5oT63vAsiWd2wE31Uzp6StS4MQluQw
nuPTCIuk4DWzBRUFSAU7SYAac7HGnV6p0iBwlynXqvRwEOhKCWLcV9iyMtMajffC4949C50I0ZMn
R/kDLXvbvwCo/Q3bMSDvZ8xtRv20qhhpVJvDS22nb4OL1wjt1TyLih9nmZvSDSg8mdXdoZEI5QVN
GIkEXO8hdz3+UQCvjtnESFzSx5d0hz5LJ3+jMGmtItmBHWyCndOz0TtDIj2aufgfxPx1kBH5pdXO
oaqyGm1fmDE9cRKMmQr4rs7Vq1WeC3HzYcdV1z5Pyl+n0OPdfmqaDO+ss81JYjL9AUD35BmsAVp5
9kuJBLahZYCvw8BrKOkaejxxTN25OmtF2YL1k2F4cxezTy7WE3sZ+J/nqTFA7YenS4URi7U14K2W
XbvIWNh6vao9EoE9ffZzQma2GSKKX1BCBgBHQ3lCEv5vrKWyPuux9NtV573KIuGX0eWyIxpp1d/f
FNHdRIjSC4G1kbE8+CXsi1XR5eRlrga0StxMBmIww23ZNEdoj8VYsBBzPjjWBAGT3QmPIbVWGzRe
XYHjp+wb+PCPup9mCIK7rag0ubhaFgUL3uv5fctV1irDXIFoMlB9qcRGtI/yHZ8l5SGEk0imU+N1
z+B9U7aKzlUJUoQhp/J28OvjRYe3X84dd2wfQDoX2L9+9CrkbIs9urAtpJgniY9c5IDEoaY8UK9A
8SrTs+aS8Quc2YVOnVPpXHWQYxZuns/TbGaZoXmR0zeVZz4UwPq7jDXmkfifGGArCxqP6jgAlAda
78j1wd4zFAlTi4gxUhVguvCizUXqJ6Yrh3njEk4c7I1zgc/FgAvX+PXG+RO97s/JDgUVzQtEM7kB
13/xXLfR4gTxrS/VTITo8uw904Q8VB6uKFQri2rpqt7RGWOCEBY2Y1VOdG2cqYBPCSMeWTURTFxe
kWKRGILtwo86vlWaGclgZwk2KycT/9mOSFMvy9o1tF/ZrTndadaNra1GoDDsVS+oEYTt7XBAg+m0
Elimi9idBfgH0XdhgRRVW9UZbAmax8FV9S9nSCCnRUNgTTV7ffnnLjp9rvuCI1DNS2XPDMD93Bj7
0m8a6WdQqfBxsPR4KmiBjoTL89NGMP0pVkduXvWp47Z7orDeeNctvT2wuEpsfucEUvsepjNfMIwO
0pZ4kg5XyXJpBKVoVBgrMPj9oJnPVurlmKwVsWn217WAXinEqCtLlgu6xirBegn1xNOWFtQZqQBV
U7dlUf7rJrSAgjNR3GehXFNzlFnqb5veIFFCwnoDjbXqr8VMkKvZZxyN1g1skp+6HI8cNoX7Ynhx
sXF4AGTkBhISNG5Q2PCMtdy9BqRYIpsyNaKSWxlXRHmaaMHhHBit4hlhrGFsrjE3bkP7sH/9YBg+
itJnSROVPPSV9LNTWW5uyRiF9epGxtjvoCc4FB96uJiz+gfTb7PVw2KBhnRcJQRx7V7AKlNWK4cA
JI2xm+hMTWh3p3u68T8Hl4CQXK1CZrLhIhHN8y+Fgd5lo200qBvQzw/BLI/s59Y8IzkG0LWiGph0
06FhVR44qhBDNcH5iHgSQEBwpP83N3tduVvEB1z/WgEP9gGnwR0nz31HDuErklvdBMVhtz/SAO8Z
Q3ysgvXm84JgjXE0R+9Xr4ZyfSArC4XCjnyYvXLVr1ysKY0rLsyWIuqmt98Yvfm/jThbmZSdSDU5
4io2+se/aWend1485T7hI01hGGZHfO0anzR8gZUYh46tebf+CLaewSZiSqxDbOL5iUMQIPgf93D4
Y0BtXNVDDt0+/21arnrGrKfySOe1jERyCzk+e9ScM2S9cogUzl12C8CKzLABw9bRyQG2wNP6h0ll
LalgbL1aicMVwYIvBCJbKyT+WAv2FUyUtKwCr6WG/KPrGW0m7CSt8b/MxCrJ3/BfL2QpFoaWf9/T
k7Iczw1QURvVeYxNBUuOwsElN4Nly4xGyXQR15IKNqv++NkvhgYs3JeKaIzhaO+fnrd5PwzdSC5a
pxqPSL/mzRQbFW94EdNlfnpv0y7wz7+m2MO2vLh0j61QSA8jblDKEVeU5lDJs4PHn866DRuN6E+4
ZO4ZH0ZgUMMtwG7c+cH3J/ocXtodzT5rpmVygPneYqcJYnPX5//ohfmeeOTYXw7BgThxLZKQklNL
xFaRIqteu5zEUw+zjaOpme4zNk9sd4Ylvn3sdWwsqpOP4jPgMaPLlWYOQPSDcbHfUgVP2lePGpSz
CtPdA9PxkZLO9EbkOy76OlO83cB09EQcu/1DKHn8qmyQ454puoTPdTNsnPuHPzTbpPML1X2BbHBn
i5U7Hg+n1ETdnq16mLeX6Vj8J9sYYTlYJyU6kuq96cRJOquraTn5G1fYZTO5WucVx0OJ2USTjNn0
Y1tezSJ7yEM/0p3/JCwJPlPiYpbLRzyHvNoPVHsPDk7ohjpwiZCmBxRo8TDNLshykVjQEMUk72fy
Oqa8PY7vetWSTIQJ+sNFDq/g4Jb9kjtoj9Y3DVZNn0C55JODbe8jLt8m+sRiI6X5ZKedx/vwXrU4
tr1dnhoyVOppTQ6z6113LTHjdX+a6+ELq/2gAJ4/g8H5ZOqxtBqSIZv654G4lqqdQJ1pIOyUjENh
A18NbewkNMK7OR4en7y9AV0TKUDRL/9fux7NQKQ/NXSccxxoJ5QOYcCZIa0aDtCD8zjzfjx1pKHK
aIUEwuy+rug71WzOpea3WAFZw+GmwIbG7fgjFQLVrV57Lrg4mdF9m750Ii1gE3vuR9o+gG+mKODy
YXVKkSn+GKKOpWGj72ctj9GP01XdeWe8IA8vm71mhzmZD3GI1n++E97m6ArgsaK/wajGmn4rUcY/
bhsan6d7mY8z7DqEyovtf2g4v3evDRZnAj84CjhlHYFT6Nyw6vkyRtc7dcDy0nVrmx5Np/CFNHHI
0K0hMrs0v/R/tEjSUNNAWrWuq4kD4y+f/ygWl48kObqiN6vgXYlnqrzSmAsgm1IFehmkJG3U2DZD
tJuxzNDp/yFD+/kqBaU/pndq/zQf1qdDHVRnJCIhiPLGNLBYyeXXK42miGoIZMhGb0UkEtlChWoF
USTUEFY95Uoe31O65YsEpCUWVj8lOS9ebzf92JRzxJLWfJvhWdFcX4eFGgg+bJ+UbQWPTwQOXKqm
PJygebJvNxzrR6wRGxa4tWWS52kuYqIUg363l1tWlweFnLtgDISU/wpshxb+cihMRY5kURJY7kJw
S1AfxqyxTuv7NwfkThCFazYg5dmtWtKXnpMs92vn/0iEllqG7ZHNTbZvYG9SgjUIBcuhLrXM6/8/
/cf7ZCEXRjgSeDy8SVArGHIlod8g+mLZmvB4N+zIPODFwgoFPTrv+2pJ5/hTOk4iFHsKqUm3nlsH
aAV6r0Q6uoOJBRmnmxXpjPwZhk0hpugPZFSHykE85zbcrSuu+mHpDyakenN9mgRCZEGrA/YBsuBO
CUadGOePTlu2B5qC/GNJvRHJ9IO5iwCX6pM2o4hCnzfVoaHaifZPmuQbt74ciiyhePv2Abb1HOAs
0Y5Jcczlca+GhSP8pgx1MpoiVKzoa+1eY85FYasGSDh/uAPtAP7b9G0SsxTRQcfomOhGh1jnRexm
WivHqNnQTCtxM1VqyoaToFn1vlWEQ+yMTi6q0NokRU78dRiH1cqgfbkes25/YmOxsu/9LnnzAg1J
C3xZTGgGYyRDwd+oX6+5TqbwpsbwkzvaQTEW0R58AuWrGbZPxuMOAw02HweE6lNd3ywfVTMrNnKE
opkY9Zs4w8pGfb+sD5rnErxsFWfHu8pmkMzoQIkRL65G7f39bZWtvQ1j2JzpNmBln2dc3apOooQE
yyfE3YsqWjkFNqxAsOxt0pwq60/WIlifqmVcuFAidIJTUVzswXuUzEmrCKfqdWHiBbURb2BjVJxZ
onyvx7BbtKBc3M6nWe9dEtpuIF6LafBju+fKtQIYxfPtMKUPb6nlpJbBh8Gnc/hVGLLj6K7qt8Sv
Zt1z19Ta4bQxVV3443HYaEYCkbnGeW9YoL0hMjvNbO69nD9ubNS9wKF71eJWUeKky7eOqjJ+gDP2
vFlAJwkKP2LjBSnEe1T2NVIc4G1h0etzBICDykYLMDGcFXHKlpVGLPzyaVJw6wZoNpSs6iaAj+Rk
EL9B9dxrIRkC7qpIW8VVJFlLfbS4w/nylFvZGTD1hfEAYxIGC7IPKS7NwxK1kUEjjEjVUspG31mB
FU/NsBUWePPQNSuH9/ND/WE9J/AmG+5ckQbKzPbBZi2dtz8KzQxBCRBnlhyEv2PNX9/6ZozIn612
XFwpPwCAWrtsuDCbSyhGlhMq32/07QHo6nY9k2YTpqcpOJ9XAF4ys3SyZ3XbAEdAhGeU7hF7qokM
ivxIVDX13+B+E6aYXFKabEzj6hVm2ndUbewipsilyDhmDhjMWPVpuC8QrJKznQiAzdG03SxJ5pmc
GXINfVx7hboAWfMQH8fK8JxPn8YQZ878D43fSJ1KfNs7torR5xrCYfepvOa6QYIrlBAUUMYP59ZO
wGmyc05suI2NGD2U+MVmwuFwDjlWQCqPiza9BF5CD+TW68r/dowfJslu5NG6/Wjj/qQqUBxGth+B
+8Yi7NGO4WKY6iwZmfrfAhMlmLZUKZraEL49vSxO1lmpjndWtsT89hGj8cpjP3y0YImSzWzoqtaF
2CclZHOl3DUlNOo+L6RaMEknfD3aaHbTbIMEjwHxKuMfzzbYJSRdE6RPJx3o0PqwrYohP/8ayYjG
Ef/dfAFYKJ0qF0FuSq5OK+Raa1bl0Z15YuV59KJUejVGH2eKJgkZvsI6N4rAEGmLaTsmMd0ToX8o
QQLzvq7nWm07fVcUy71DB3jZdU1d87nOvnwl3FaHeDPqx1QANDnJihGQvD5ja5MofC06ZgC6Bxbj
/FTzQEWqFsONB0477XxvPRF1ieAHD5crLLU/snYjYKipbKefx+AiyImr59W6hRwG7PnY1Ql5d5ka
DhIydeBCdaFSiWrtCpUW1LSBQHRtvU1Io5PNhqx04ywEiKg8t6xseqmWgMbUzA+Y17YI2SFfPSnA
yGBxxQFIj0fS+2KuAAu64Wom8Y3R2qQuESPnJSRXo18wUgsl/fJTBFodE1DKCbkciZt0zWa01KgU
B+D6pCAfC1TQ/0S4L4G0noTfMF+AmpiNCwJ38M5JMJde4YU6R2j3gt0jIrciFuign/gJ/Rta21ji
NPBuvZApJqQVwsNjvvF6JH247DY1dwVqfy18dq8TohOpc9mNYnJu/W9tCE4iOfLUPwWG8DaGfrck
P3/HwP9/yga3PqZDHjBj9LxS/vBUL6zCSxFsFiDCrae9H6WfLYyO+PszZ5f12F1ZU6CatWZYH6Nu
TJOXr+sZ2UG4KkiXgvvrii/cuKobdVxqBoiivdCqpER1KCRzXA05bTWpy/EhkpT0mStl61xye5Up
5YwukAYAkz7E4A3td6zj/MlZdVJpTx9CjGCpnOdR3g48bl+IZQB0TjHbGjlqFtYtVDzEip9chijd
v8zEmM2GrzypeF/d1LXDjb3z0gR+Z2uKbBzOChOfJp2KnIxg/Ud/nb9zj0igZSUy9EVATYUZgDK1
yGT1Ae7eHYXlDFW9Spl1d2gw0rxJd7NlKblDSd2Ru2JgDhS7+Tfa+tGbn3BaLYrKepV5hGZj6sCz
4i2iVRRKcZy+t/VuR3c955hEA/xfxbhG7gzA04PCAfZjyXEU5W8GuRjJrP4ezbxH7b6iPVkfz5Ia
GQv3QTzcQK98XoPllnuWTwRw30wXwKrG5HsVgaUfkvhcj58NyLHFEkEjC5UGMay0P1Xl3tgaAXhf
cgwCOhGhi8br5S1wCMY9ZRYGuu6RK8AKDTtXZ+evy56Fy4N751A0TF84ghaVeqPZ0RvgzBcKUlAH
mdXW2mSmqHe1UkjSM2cqTRypS5Q8es+wrn4CCS11MpfjkQrMJJZdW3PKid3O2p3EHAuQYYC/L8ru
8ch9vp036GwIRBVXOdEZQmPBgj2qsbeI0Ja0OhZwVYS6VtSY8IELeD2TnZpQ+rGUUMXH/HZoJWFl
GXYg7pv5XhGYKHp8ChwOIY+gY3ejnqyGmqWQHy/KkYIdnDJBrYI5r/I4CyGOQPIWln8eSlO/kj1m
Hxmz8ABWpD59tI1oO0TWfmz71/W1L9oqLnQ0L/ArCiBuHZX6CaX7Vg+GkUHeUBZmeOdxEYLWU6EP
13NJyMU2iTeKW3MqYkuTRF9dv3P6Gd0Cax/T6TRw6wQm2F8dJ4I1n2I8GO4JF6xHt0jhIgeG2PEA
f4zBPa5cTQJnkSI5rj2ZUB6ewIWjDaTmCL6P2QArhj68l5Q7Iz9vrVi2m6AFsqamWJnB+PoMxyDx
16Q3USfEoYxsyLtRwSYa74UGrwv8pvMh4/5A5xBG3OEF57V2/JCL88PC369GKUDda2QApqFhkM3O
Bd+Hh8N7JycEXTitna432CUW0nItFX7deIPJvJsqjmzlOXkY0f3HlCO29gL7quivpum+e8B1Bml2
4Ce4MWRTbsZLc4xSnBd1Xul4Y7vBgGuw2Bo3EUVw9JxnjPm3fPFSABDuxscmeu9VQc8ZWQkHp0FU
WsJveLiVCi0JALdUvGfcDyiQDUTK02d15BIg+0kHRmWeXBWAIXYQWvrLvYWfpghHWM1J3bYtFVOK
l4ppkK+NDlKUNsy0PQo7yI9v8/wqgA2Y0jcGdrtvtH61nXQSJacbuU+xIZsmaAGN4FyH4eb5WYEx
ixkcEEJKir9GHs551j42HUILq2QfT7EsJes3Fdww6LwUkQe+h1YHTT64LCH53EYfoq6WtJi6gEFl
WbnybKO4ccaG7rsqM+8jy+BU/+o2SmO1pqv8+1QoqKxdtAtQvaO8lhRVg7UfL/yv3xXPCSWilZua
Z785SthZsxM1Tp+tZ+jiKsVRfB8/aRnWJxHkbINMYKcljcsbCajb1lUJHTSpFSLUZWI6vtVGJJtd
YBCvS4bsT/HW/I6rZjijztKwCXeaoJZ7W1JHBptTdAAejQ4LEInh6B37MY9n2ApBqp33Ip1D23PO
Y8rU421zEJ8iwqaTSeaNo8NY1O28MC3Q1CruS6TegKdCxDjEY4MJOzkn2aaqBrJZc6TWGLTDXw5Y
l47HlOy3UHTgwy+d+1hcBWyYB1e1NQknTy/YHFr9AYqgUxsDsGZc0nSQShKZQY+ZNP55xzKER/xe
LXyD6QuTwhd9jBrbExOVWAfoJfpGGVIyS1jcPnJ0hfzeLNmCtQAQ/u4HkhHtkkePIt8b4Nnygbyv
XrH1JQ8PAl12VMHFExL0iC0Y67LY5D1fHBSYt/nAL0lSkRJdiXzpy7IEeWf6ZyEldF38oECzRC0X
LndAWIP8iS94w+6NYdPiJLp4Un2pr3wu10yTBUXghx/rsVc87zD+Ffs7YZIpU4fNqS/RlUG1npoG
xbdTCpLI6ky7Oljyf1AXYpW7Z87iBkLRKRe8qxJv9m2N34YjWko1ivXQvMBBCgTMxwvTgB2jOLvq
fV3XhumP90R/k2oev0WccHKesxhOTqrJzmAHlNE6TeXLAXhTuepL5AEVNGS/c/JLrJeywPPI/u0v
VpbGgZoDEIYy0og/XzVJ9MPSlMPk4Eifh6dZ6Nz3QITVw/WGi2qFMeYmqz+PFOvUsAlpM9FRe+wv
0e75MAR28QenDCK5XDHNxOW6L3ISWWQ9Y2aQf3d5gp2xSaNfF0Hn5k9T//r26MXxA/ODy+5AJjKX
3/kQCj9s69YNYhCCJWv+ISm9Q/inOiZ1GixGL3QL2ZPpD1jTQt4h+XNVTL/37Kc0PTFse+4vOVKo
AYoN8FyJsgQ/m0us73itPtD6uVAznnDLjiVy7NWX+1jJvhBYUX0EmGG1dDnpHHbOLAVAfTyrBW4D
0BZwqdny5a6+WcPrQG0oFu93crJhjZNXBW9wbIOpE9/C0PKRwIPvT0aGndZLvsq/v5vOXLHQgMzj
MkNEbSrJbi+r1hEd07peLUXVqBOP9AM7bRtvjzSN0WetdJqCTnlpN0tAwxJyKEWUKQbejkb1j6Gg
TAB1EdZxcuzwplOs7CkPG5jXaVYLrv5We8JOMgcyhlk79uk9zUK41KPSoH1Hwj9NadO+npNIzEgr
0l5VDUdS97MvbdhyTTOxyd/+CsUe+EdG0nSnyO5LbhGe8nXoxDdmFOa8ZOyXFG4OEsyRZpzt5Nj+
2SvNK2AUIP70WoD73Afih8LDdiK6HviLqJAhNCcOEvUT5Sqtc0quqkQuQ5/rRnaxuySgpkZ2mS85
GQfY9LlS8Mf/oOsty+Yy68FExWdzRUiE+d0rhDncbYXlH7imCEBD+NGBOCSBDnRxN++4qkfWyoxk
ict/1JpEuLv6IXZbHOtUenCd0Zxu5E5A3AKB7cAUQEpUwomlNReB7iv/JXM2ZtSeNfI/W+H3Bg3e
CuPcE3ym17biv7KGKdOPS8kVQ61EL6jm2Jx8fZqh0bxMhW3a9cw3NjlZ9JoB/EfMxQy1rx1TRWMF
s08Nt35jfAF5FblTAZLD3lHA9NtMD9/nW5/pEHCcDZuH6zZ210YQRxNCEzlUo/0mK/vqoo8+kbRP
Gpp7CmOVSZzdaC9InT4BIPuAVWKzSgClqbrdI+wGgEPD+XaGw+REnq7fOyjxVYHd/C6MErjQr2IP
tuhA+b0N+d8na4lHHV4hPey8xSycvOrxjm06gl1c6B6KzYPVhyf70Bn2r/EUcyaygP2mT6o4JWUm
v6ssATBXIrqf3lCzAllvDGk9cP77F/kSKhSLRUGFjSAvQlcS4aN8r/SpLOqHRmh1++oMd1inqddu
4AClJH3b15fHlFs0/lVpYitkmNlxLDHJHabzF68ZDSeEc3t6+loqdS12i4ff7zX0nWdqFSo997ex
6lot3yIi9IOH+UbDzSaQov12JM/hhp7AeA4vEiyqX5b6GPjY0ZjGIZlTjkqn2AE6lrSKI+cyG14b
u+wO7oKlPmu9N67wDChoKq7zIs/e3HETBuQmb8cZSvnUSXCn1qHrmu1Rajd0OAgoJDEF0cMhgGpG
8Xr8Ab7g7cSWA9DFZSGeda59RpqLJhu06h9snJe1NNqvp5t+W3quQrXYo05iLrapp9yAazoYB8d4
Tvf2am1c+zQmvMwVgE0vaxgqMc0FnKFntxX0KpScjMdWqmmKxlReBg3SAVqh4zSoZj9dkbxp/1ko
MCh517TBrBWQy6xcLMpBPwxMVx8v2x5HwtLFfKXfEecjvjWLGVLU3ySelgssImTLKbvdG8Wts7jb
cDb1d0FTrqEGaqIRHifhKTffG77BAN5JlCKwaJbDJWWDpptC/ILgTpyfu55BFe2QKE9XyjLa/zU6
fT9vK3/Efb7eQrGYTKeGN2ppxrzTkbrObAMg6xmgaQ+2lMPk0tt+HfVllkzPvwtBxjf9Dc+MLuqi
SUN0TcnEX+EYbqlok/byhh1K/XszfL3HsVeub0Y9KpGyfGORrccCXUWGlJrWc1OKE9RMo3Ec0Eb4
3ybmhJED1wPxjRnYOoZ1YndiOlx9YyqnCupW9v0x1S76RpATTVlGbUd61MRZLELxslAR5GTIEWnr
N9YSFHjy/0zCDIb2o6GEydXDegOXY7I9++4dfqqDLU/dXPXplIvqjq3qKCFhdEd4Xzh9Y3ZMDMpZ
oGkyf68YAMRS8mXhv3TBdTA45VXsJUTKS26pvOlWFAW+dwE5OFpNVe+T/TUySkt6CVTwYV8vjSxo
E4O01Srt8VFX1Vchoi/xY2e08P5ARHSbS8xoQzdDlb8CxSDU7u1+m+HVoY0RPX88PO1UMr9iHBUl
77GbyYuRB3rNcJWqrs2wyIUigOrJLVxUMmFnzwCf7+ulPMR1V/Sc4kiOYQFrwOIJxa/7wkOndcRt
Sr1kaE37RqzmEtxGws4RPKX3ik0QwPzfU9bKoVREZHVfpz+i0qJd3B2X/J4daoAlhteKdHrOR+h4
BZWe7G3aIiV8Ujzh4lPN2qOxiYWxLRGOp6bIlIkq2wPDY5Niy37TU/Jgro3KQVLhPRJYNMxKZopl
QWD37QDLX14ZYu+F1J5FitsMRO6H19sGWkEh5oFlDAlD87Yr/zWepJacMjtLmX7MRb5bfepIGUEl
n4gH6Y5SmHiyfd5xc9y+8/Sh3iFITLDvjlNl0d9CQ1HGELNU87Ui0+DEV8sNrGNwQVl7Op0jEhEi
ZHi4MAckySBXrfpGT7RaEgrmfNQIyUJ0C2Kfgz1wstm40eGnTQBTJktKOZVjqTaOM3pK6j8aCZCK
Ybkqex1rrJpUlvmL8sj7lk7AWHvgzYOyOc5Yg12ozpaC6EVLRgGagR0wCjiycgc7cfgtBX8ee7Lx
zHSkykLMrpRwLGYtgLYlcU5lobxjnd+fJQbrN58B0RH0vWS8IF/GKl5cdVjVqcvZUlM9infWCrvx
JBJst7SmKQO1nAefRYVTHrNrt92o3UI3Kl2T7tG6DWdneNxOxWF+Ywnbe/ZzVFPlyfSwB2AwpMHU
LLwOQoeYMgYMyJPZ9f9fHpnch0sgfWaCG2Zck42fzQDoCGQC5/3ABcf+vHaNf8Yc7Bci0je1fCsH
5rJTeesMbhpo9Gn+TQJ8I1GKodQgLZeJI+gkqYGxA+PUv5bS6HcPRApdZWY3bH0reC7aWliJR8Ua
pR9JxxzUDIY1gLHCl1cyzEhtXoGQ8YrtIQB//W/6uoQJyAVdqm6QuloMUTp1sPhaY1SQyOlzar6W
uaA8Nt/JO1IJMMJWu52Wmm+QzbczD/uX6gUidrpyQ5TaONGnOTmKAcH810mArGdLb5N/NlzHxa+y
iLWG8MQ1oYDcDkBuDHgnOKH0iB1iIodgWscnJCzOKuXDNfkGhItlqScmGKvxcaqROm00Uxn+X+HF
tqP5anRlg609D9DSBkjvlGXrVSpKLB7Lm4jKuGhZ/vqGzL8bmmsueUHRJrvxl5hfhhTy3pjjQk1W
2+UKudh0Bz06Mz8IMSMROCAgCEAcoKeXv6j6NWzJFbqHAxciDSIlnOoIkgPXfvZOuobNMmRdSPrA
MLqBeCgWaIE6N1Tgj4rhV6OnjxTX+fsSg0xKE73ldyGfvYWisBELMqCe8zMqzJhpuADOhcaW3GMB
yGgTghUGEaI3xVI5MpSYcC41Eqct6qgb5HMg9UdvOgtnklZqqxgR7hyWu4vDkOHDyhptd+3dkJnu
khIJaECsVFZ3con2u8rdSytToddsX53E/UZyc16q/w7QBY3woFPDycmF2QP1H57t5eYyd5n6mEs2
pP7MlOjMg79e/hxIXCCijIBkdp5nkxQ1c4hKGuFft4I5KF2MrsflJ3VWFJvALx9GKJ5fbo3sXlig
e8Y34pE1GuWn0xugT8xbFzyfk+2ANvtWFr/hdPyDQ45R+wnI17S8rCfLdk0Ud3eqBK3Qv/HBk9CK
s0Idy3fgBX40EAaiBzvO9KlS7XZ9wpdj0WOg89S7sigaOgNsYr+U2fsK8bYo9ujmjkpMapZ2Qlgq
VP4TLxFpd/4ZQcXzMzVbXvbdgj/Acp8BXsGNhYmbn+w1aIE1SDEwowSgR291WiYByl7gf+uXPLwc
VbGyGs0j9I+NGw2JhMsxcZwNJ3/m9NBol/Flzso/nf4nPYvM8QCqG4wfVSBmoMEYAi4LB0ZMEi1c
96uVmH8iIJJ3+im+CEwGTj5m6havSRtcNWRkBwR1j78MaJwdTeIpikZOZZGiDq9pLPMTdNEIRFyp
c3XHXekPjphT4vLO9WzMmzB6qtsuQ9lF85nbjjY5g/IJHbgpPzs4JlWrdrheOXx0LRMAvM7E3Ykc
bq0ha7BIwjP1muf/VFp5cdKysNT+jPNcO05RnJEYSnODiuWpyTtYngDnb1ZfBRrSew20wUkI+/gg
uRtzIEs1oOTOmxi5FYsmdrRHprgXEcgsUL8FnsIzVRHUU7zzKB+YzDr5JNAJKgK+E+9hKa57UAhK
DSR53kat13X0YUaD0vG3A00Equqw9DtErMVQVBa0KKRxn6b2FsNIi62D4MVShxRA9NXY4De/A51B
oFcbLbhiC1INJww54Pfwx3B5Ts6KnzXd7FMKbEeyB3IWdGefEDhaSLsvFDn7d9tNOs58z4T3gGZv
gVFliqgsxGHycvHXogbYbEQudICcaxt2KTesl//h4WCZg56ng8H98U8tIMiqH1DhmJJkJdBWdfGQ
rN6/DRA3ZnnTtl/wxwnkX2R/vAroDPgoFkFXpOsb1GapqSpq6dw+nKmg+5U6CP+plTnPseLNk6QR
qcRi/Silbd8aWZ8tfbp9dqUjI000fsHF8ZbStLGkq8Iig29AB4Y+tdq/F0b9wsSpfvYxrQmWpgzK
LkJbgc6CaQ0H4F5HJpmNVOxsmoFjqHUC127EGN32PS5/4WCpNGBZvno/GIQ+W035CXA0HHwPdwu1
4GlnLAHHbrJ6r8Yxl8VqrHgCcFdg5RPpHvZUMAIIm84A97FM7NEe2UFswws6M9KSJNQ3DP5KSmO4
dVgsVZOlKfOhoED47hJP/jrr8RWY+uBiv6hwbUCxYb//TrCSGO5z8My+u9pkq2bIWQPpP76HKpPx
hEF7G0jYxBkbYW7jKHqkMMPeqhQGmZjlVxTBw3rrPJ+UfiU9bxPBepG3ESYKDKWGtg4JWUHeQa+o
oT7W/rE/cvht0XjiVowJtOOroFq/t6Up4Bcpn83tjjfWSbrJxMgiUARtkJS9fBO+2FFCEtcrjL3m
XaTq7ycwDeQSbXuKwxq0FXd0HqLtGbqMgRp8heiz/ejTIX2gjTPS33Zui0uGiCC+oXJ3mTeFPD7V
DelnuXIUMrNQbllHUbLNwdtSCQ+q4ViaCKTcQSiSu4MLN9vgJ4Yb2VcKglzz22+kj5d44myy7zOb
vK0Pu82MCYOPBRJpZz3p7K1QIgy/hdfcVPl1lASS7h7/rX4L1G7coSJa007F3oQG6NndVL30+sN/
PjAMXx/4nGClFY+hHThVMHA5yNSHVaYX73mzpB5AxbW5Vhvk1WNuR6o1PQmDoPWeMmOtEi41F0kJ
RuHtvwajWXYU6CcROWWB4Zj77xo1l5phfg9mzQMEODEXYcgB6rwBlfb3nALBRhJlA/4DZxDQsooc
/IIgtFKFaBODGKs0vsWKgQrrR5caIga+8LJIlerD8p2cUq+Zsr1A09i6j9ZWOOCBFFytUVBOxnfB
c8lrVLDM2nbhAvyuMloQe03YQYCWICiA7jxgCsBxiiHmQZ4du+P3n+SEnb4peo5aK3NQ6iU8eYDv
xu/HXxPoswxuF6si3Snfk8+IwIfrfvYWYkzJ4k+oMYwEckjHq8LtFwnn8wiLjiyQEoD27bY4mjI4
L1fDAtcCoh/1c/MJCIHTjxhVRl3sEf9SdkfpFlpJIuBIhX5OK0I8Cr6Kr3xJcnK9dolAfh3aigDk
z4Vfg82hVfcha6s0z8eCBuJqR4Zm9iqaFK1uy4Kt+MOEn0tAgtnntjMJjCozho5a3f7/V51JLVKU
+tr0l3w+cjxiEmCnkrElkBCN8PSn9Bo7A/3iD+P4wu11DjO/g0K5R6nJk63+wvRxTNrwMsyrIFD/
biOmWgSn/7IULnCVVkHhGg/rI+BiKBW30zCbFfJqlp8LzG/pniZO+xdgtUhuY3rWKpd1/Xh3pBRc
AZl18fs3L+Isr00CTJUlwh0s10ewZbczrjDfCs7ZzWqkEUtvQg6Tz5kMtAmRMrAApWjziaT4lITT
ivmbY51xUjVnvlrqc9EbF4T3NZVHkQDM7ThwKec7KkKCK2FV3ltJMuvFPyare/EXA7zIDFJL4ARw
LqXeE0QoQty7WoAMSpAqMfV6YiYGNyg9V3GCj18M7DonBW+cSJgJG3z/4GHMClBI1AAqR+Im4HTW
t//HnhTqLdkaCkLPN7neB7lz/ig1EYWHipmTHnxCCn34pjd7lVOa/VDi3qwSImC/RSjFzHIzM6LX
o3sIgDHKOoZzLvFeLF1PKFNzApuOPg+epZsmLDLjFxEPpunD7U1tFHHt+rJ4obMGvdaTTVtbjdN7
E5jNOx2+v/GU9zWB1NSOIfBDjEU67aLEUshTmyserGQu2b6BPhnkiQUNA+efFWcBXRDaTEu4KXd4
R8i1WjwRxbKcNAuPmUUurL3GTKN/DqqbM9G8UnrmRpr16yOBTYY1xQ17YhjRzSN4/3NfDH3uCBH6
I/uGkamPs4CyH326ztlauSz2jJRmLOrftrsPLv0ldyIcKik81+qFviIRRqWg01G5bFiIEPnfrV0I
3J777g6ilYtBNI8d0WOzBWlIA0JLwAcQvVSjh/D6BAHwELDLsUB4LHpKWc0tQdcSdovjEW73Afy7
m6ELIwGcXV6Rf1P5DWlGbpDrTitBEwuayqxqNTjYmcOC0LJfhUugKHmF7Be0FNL24vOhzLy/0uOj
ZRnHhtZfqHIuNSU+qLO1nWyl8BsJ+5X2dZVbcJ+n3QGOcBkyCpxDLRtlLomi9HVVsmiX9Pd00iz1
w91W47ROb+KW80gjxgRRXAO8twf/r9476HwwzjX2qacQWotKv1mNQSxki6MuNEWRfNbKWswCEnhw
y7+JF7fUzGxbHkYgq2rqHpAsq79kJy+xORXNxIfpWR3C3L69oCLluSYQAedn87aNTa2t70DrvjXt
O+OPmcLPqo8ITysJI6QkC+AhuwCgjrY/gI849jvl+fuFvXXy/4lZUWWC0l76M19BJkW/iFiNs+A/
8HB/6wOV2HT05jNjiji0WMNZ9pDtrls8f3owr5MNuzx1zAe0ESdAjPk6U5Yqvt3mVZshqMX0j0vq
ZjzIR+WsXnI4Xw1mEjIbJQgF94Eo5FgwC+AFzqsS76c9BzdrmKCWeUlZ4o4cB15hpciK5MhIrRLv
4rp4U90yYILJLI4W2LC2aYwxjN6RDFu1iEMACk7otspoRkG5Vnfhp4pl+5U2jTHbD17RMYEu7XOz
CUIClWkScZ0KEZBJyeb0dhYVS9tWuDOoIKosur7IDyM95W6z20i6/+mCQuKFLGwulgqNBEwAYY8f
aoLpjpFmkMQazFhRwUjVOaxB7Ofa9Gn4l/54wKd6Uubbd0rcKGF/AGSdrE6nKV+CDx7EKI+8t76d
IIGdjVJEvExcqTVD3ZTkNbfLYrTcvvjjaHBIHUf5LLL73WrKUMNLmRTKDwvdgGpj3PII0ELqHto5
WsEwbGuV+oGAVrk1+eRHCEC7Uyvl1diGrcpCCUY+cEYpDSugBMA21t0OcGF83wKGXdpza1qMJBz4
OFcmImF0BW18Be4DJVZvfzaoJ8cxTHYI03ulUoQBlzSenk5mn7mF7rHMIS+33c5duxRFJTH28C//
FdiWkB/Yq6U8+tJoUNXrZiXOo6oje+IiHxR+eR7pPwePAQdhiJpU09Kyyc4hwA5t/O8H+2WQ2UzC
o9C1Nm84uLQNSGFmvodhJY6lC0IDAkMMW+rwLmiUd9980dERAxOONrEC1OJfLkHu2gZbPGc4X8g4
D5agWalDH2Pxc21bq6bTUEccHyqzosP+fJwTVbsjnQ6A/mGx88cxa+DlchgG09OV5Nce3WT2D/Gl
EPnJMrGtqzkWCSv31zQSZhu5moPCNQ6MM/40VuR2QTDYiMMiP0JRXSV0Tuy4gxt5CQKkWzw8CtLD
N9HXTWwoDjLPbdWA3k601GAMn/tpFMT2VNZr4SXPlS6xfEssudbpuHe3LWfII0VK3IVB/QakHFKe
o9Oz5GY9u9qOIX19pvSRuEDogCoNCBxkWsUjBlF4YB8BD/sgl0CIkkQVYssEIVA6W5hx2CsV0BwB
hSurvYUsxSS1hk3D+uv6WezigTlLUkG43HrZFvNg8Vlnj8iEGlKcxgNmSpD+X0qICH/xgNTdKrvC
cV9Rt4+zW0OqCN0k4mAS/xoD5f3aDHlhLjZJUo6Ad/wNXvKCFvtbafaWFH0/movWQa228ht+1sHP
DGUzYu+kyG/2jWSssdSpoaCMYQHHyXMs3JlZcsIe3KnELyiklFBG/0T4hb2esGYqqWcHqmfXfAks
3mcJAH7T2KQpwAhtWjuPqUAA93SmZPS+nuWPf2GmDqlCJDYRpQ8KU0TuYqbB3NbAUch7/g/eViCs
GWwuGejaq/NrmdJvJfgeuh3uqQuBnCNc+5YcOSPfKT4fajerNDlNOAMOxbYwougO0FGJUxcLt3aG
2ZuxnhobEnUOXEJdvbASY34sEArIqYpz4AF0BGReDprRq4+RLdrg2bhynJ6adpLZH6fGDFcEdFV4
7KneKjmW7+DImT+eL+F1mMnc/tR+DEJnVInLu6PO3fruywu1g98dEmENEJ+7NiuD4PmRuvtKvXDw
vsYRJlLqTgl4ev+6JgCXa+SRuK35TQvQ20MLb3a3kyMMl3M97MkfUQTeL+QJYTKI0jtB1KYyWl6l
Bmw8FYy2KEZxnspLv00lwIdeKWkYxG3XnouuE5IC/08XigZqbLAdzT/eMX8BoqFh2oENo5eTegan
k1LswGfiTv/M0i6AqxBB+dnDU93FG72c2Fx/xdhcLIaOHl74GCa+G9v4FT/JmP1i2PmiWhTwj4AB
YaOS6J+qmCrsnJ14hNaEKkDbHr29Ww+SITvGdlkIB1rqiI8UbyTiuOe7eM1CPBkqXywYBh6tlJFg
K/b6yV/NlapDBdVXB7TT0P7Nlam64EQ72wAl+8njYsHz+RXdN0fymN3GsO1lHJdohlqv7u/z2+j/
7WjM0yvKW5H9tzh0hN2fYP9ym1DMUmM6VqFqGqAEgRDVzcBkkc5U35LZhwR2+pt8F8pRHZedeH5a
4Nm5+4fLh7EDNM5ipRatVSEa1pdz5NEMkUcDFEtorY0bj8DsUQl8BZeaiNmiMVXmVgcn4uSxgAS0
fcPhhjOmC/YutDVEPq6FSumLHDNZ5tB+06RW9jggJVALgIIbBU8h4J7AFq39qhe79p1WrQlDvbI0
ozTMofWfDtusLLbdTsoTOnKUWSWLSRVQMJL5z7JMIapxzNFkz5O71iw9kztvfwV0Rm8WP5NNhlBG
CvC9Xt9uoY6Dx2rpIsijEzLHtXwnmihgPW76aPL1jEjOmsyUhNU0djDJ2bTzRhplXxPrA29OKq6p
7Ch2xFSV5yn8ekIFp/33d71wXY353vFWgh1KTu+QEYh8cYHjM9Re+z7SdlGWu2pNeXSeU0WQu2oT
WSSB4pAJvSBX8mm83yfWaklxjgsumu2fefe6BRi6CV62bfJp6lpwAYlrVXdW7qiKHfp0q/JwdVfa
zfywZ6VsfAyt8PNxiriZp33dGeTBDdgKGgK4//XSwwyHVRw9x5bT/4DnPwuOKrTvTlzi2Sr9iLhs
lWJFfqHjPB0nYJVy+8oDIGQXF4T7ZPftDPnMVu77rpuT/M8rYRcr2MOpI3A0FdDTQ+e7IfAAnaZS
HUNo9zCFLxVqzm9DbQ7p8f1KQCtQBpB+3PAkByzLr7U0ZNo0h7cLaut7tVQ7GqynIFvsRiok1u7V
jM6ExfoawKahnh4nCvykSX0C1vGJv0up2fRSjGOMvAJr3HGViYTaKe5Opq6aP1qEMKjodYV84kYJ
QXdOSqaIZWZqTAmCP4GaVLhiriuIms7m97Cp2UL2rTvvuqIdeZPWQuMW2kI+eBz7mKv1xtC7YryS
RVNaDQgu+Xb0wh9+FV0/jk6nNEPU8IMLlyB8SFVQV0l5edouXQKFSdTZY+Wbu7yZ1MRjCPF+R6eY
EtIUO0gAF4j5R4QhoRrMAsLuWeLKkSblG5jFfOx6AQd7J1GXLOvKu+K8byGuEQA6DaJh7LE1SfTG
Slrj5YlWrKpBNsrr9lL3u6zaYjxDkEtwZmFhTcIeA40oAUjTzdtso2JTFuSH8donH/NruYqFg8cK
ffyidc9ifIwmjXvTzMsUKKOEmT6b6YBr/FpOXuY2OXFmV3QgWAl3MijCb9Uyqm5k56LBBaUg7bEW
3CNh2PduqVC02yObkDMBr4b9haL+qKQZFQUmFBsY7heTEkwF4ha07ptL9ChdgSa3ZXWP3cFYbGN2
shuR9AMN2FZOLUU4hx9c5TV4g5T8lgSJRzSuPFWv7RF0RmLrppNGX1lSNYUWODHBNPqlyL1dvHzv
bYikVbpMFFgdjsFxmyXhiUqYgvFiUrVPyKxjB+fQPQPMxP8xv5OiSNeHlqmMPSr/3PPshb8tYXZs
efE/4ot3T8hZ6HFKJ0iVROGgrVxD8aN17FN49K+dC0bfXtDBfnMpYvGoIvMXNfx9x4FI9pzL9wcH
3dDj0ZHKr5pun3b6m+5D6suFp2rtOMRF9PXnOPUQ1QFZj0FJRWrzAxMI9dqHRZl4yG3bSqCq4uKh
hvQPl6CRcabRKzir5y9PaVxlbTMIpXimOw8GwfX2G86hMOyLQCjRmUlaNerfeS0YUZkYNd3Ny6BE
h8rmdCxAo7SWPl6UQOHMwwqfOlo/7f4K/xoZgeUqBeIVj8Ip+PUWwK2/q4l0DFRHHegVGh5Aw1e4
oW0CQYn0Hd0aRR/GAJp30BLCa7rS92PzCzI2FxMtal0SjFY3G6FpxhlUrC802AyUClMkE+RDCy7c
lbcZwyKh7glJ28fIc0bU+SnGEvNbXyiFm9q/+gbMBQPN4RgICzyKeFNSXhPc7YDvyFXBbGJ/SUfR
DePwDsiyFdW71RixhWOc6gEHYsOT7GDNS70iST/m6aZHbOU/mnyo8CGduZYRt6wJyCUEES4ZKzD4
tbqTtZaXluUqtsq5ZnACWOzBDeNVG5RfGD7n6uCpQzeCN0C/kS+oXC+e3q9CRK8oXtPRYm8msYt0
vEoFGIM3QdTyoc6NADlwKs2U1RWi8nlJo1R7RnwIZI46evC8Qhw+xwFq+438S5rEoBdK7p+Lkpyi
UYu+Hp4IEeX7ZFxi95SLCpGN0S76va0o9LEQjZNfa9DLOOxx1fNX1wqYro5VQ9LxgPUEYbbAOML7
wlv2PwmFBlMqP9X+Ki6cPDhuRZ2WReH3pRNRpgpJYxI0TGtDnnW1iXePKFVySldRXd4nvy/Db0zw
v0CbZXicwS/59hUB3kj2x9qksaTdv+WkVjJ/ytgNDHcPTFsqh0al6hW3JWSnVo/iEE8YuicRZ6Zk
2h8qtwUtGKvgSny++9xGPvKiodZzOBAc/p3TlEKtHbljZrkaHbkAk6wAhQcx8c2OC83RSc4JrIqC
gLGubBIlbCxxUp1bpvmEcYkEhNvJzkLkCepNQjaLskCDx7XRkYlQnUBbRgS3c+JWVSvh2yYiiiDi
lwRkSWSDcEBapXSusiiyrstpGvHllJFbTnlwbvGbGKp5+tG4Je+/oBc7n/QYBpg23QsW0JjSfos3
t2nPViIVnRqH+ZWxEJjNMIA1fl/VR5LlDYORNFXX8BzzdiiBNXWZQ+gmQWC4HkxmvKYCPs98UWyz
bjh6AsZcXzhLqaLaVx3Z54kO8RfnugBAN1/012+CSkOWov+ZeXFIyqCVWQPRVVyXiQ1Ei/5kLwDf
Mfo6HX7ZUKcpTLZFQ8pFakEu4IYBIz69XgZgHjSml8PRyvAVQfKwtClNrXMhDfeY7PAmuIvU9eNd
0JAHvKyHOnVHdN0dLFL98PUtwK3+4pJNBLIMO5wKEP5elJrxKrJyMD8Tt1vasikG8HEHNcXu3DXy
VaFaLPq3RfQ7bstXtToPkXg3ZhCNLijFerGZbTySr0+EIv5GtGvlEovlz9RQazYZNi2krSuXDiV+
2bl/jkx0KroeevvSe0n/PyeGNkw+Huvm1b/nlLW2TDhStscjWjV2hvjp/7kMrHCxi5PPFT2+KHIO
qO23L06sSJl7/qsyDNeOUShG00Z4QwQ238zK+ACU47pyLs5C43l4WKao1DWg7LBdNbBZyAqJ2zPQ
QHWslE5Kr3ZEVA+8HMz6k2g94NTWNBe5bB9vR3RI8rOGM2IcQi0vn0F8GtgarDjgZOXgwkLuD8Lr
nAls4XeQZbW+rQDwZyhXDHePvQ+TzXkNToXNj0EewuZDkCZHO1hLt0NLK8BQVIJ6RmWEkoTu53dk
oxCTox8tPCNi3490e5jxgl1GqBKtOLbkEU2S07EY+LQZmB34/S6iZ27X82VQ2N96cx0at3LTssxx
GFKP4IRl1YxI0GS2uJK+Un1Ndp9AV+/CXM/6TmeF2fjMh/XSBWmJpwcgRG4BQlg6h0cT2GL1lqtf
9YUku8e4x3Pi1QFXaqdFB16pknweO6XSnnHoRkq7cXpAOTYFuZBvdXK1AabCaMBz0ffxQ1VTPYSs
I1MketA9pU7ajL4gR4XaHG9zwxR70QtAsS1T41vyMotvTtb8cAzkVjNM0qctJ/IHkXL+jv5Fh26Z
dJo/whBTwz/Z4h096m/s2td15SiRRKvvIFxyagXbsQau8UOKbSr1s47iGCZRgGnKotKf4At3SDTj
GffI11dbivwemSWgce5eOnp4aBN5GTUVuuxUZuHK9TgCEMeg752IBblFFd9M9JF4lNRDSN/Z4hH+
6gJHOkocZ2nUJYwcppd6+LwMyFO4NTOfbyaEwZfSvZRU0/FQzrP1Ti0a7TEw5+7OVyat1rcDVGFM
qbQrAarz9pq1nNBVswMLxIrOl+PWw9mJTi90gmAm5/tRWpGTTRoFp+RJLjyoUdLtUU56rcvUzCQ3
gW5X/vBvAZ5KtibZbTl2GmnGk5wGHMoas6Iiwvo7i1O9nV/tMdPCHDlmEdKkQeo4vR4ZkxKXvUzc
U1ztqKMSlne74chl4Y3Gb2LBDnhEL8H/cgIVBncItUiiQZreUi/gE1xFIxrZocCehQrAhyC5BkAQ
hlj/IMI+nFO+y9DUWNpoiHVjtSitUv5JlGmpsJMYEuRyu6dpe5rMjhx451W61sahoL1Q/qFu8SIF
jImWnvFFjw/thMLeQg1ym3afWhHb6DA4UvetJGPrDvxFolX9q2v+xcU43Ojg+dvGm+le7XpUXrnj
A8cW6CvpynFYlu+4i0Ts/hIPEjydjN5zXVwEIEruSHPzvOrZiIUOOzZfTTfE4tKp/5TCWmlzMqCU
gKitysDNLmKLuKVOFddBLM3fd1/A3MMoEDd6JVGnghAacRi6az+a0SZy1JTxPk366iNln7ksjtKh
f5USD7gfzgb5/yI+5lvwmGerKt36fT5Qc6guiYbNPerprnhrnkoba/CMKWckPtCWO9ZdhonfztXL
8SnE0msSmDbhUfTbzA1JLOuWqIf/t2l8MAiJqEUWLVeYiQeHAXM9G6qO2nNtZx5YXQA+Hka3SHV0
JJdJYUyPyoRUSnS8ZtHPFD/0BVBrPd8E8T7z0BrpbME73N7KBR4/ZCMO/ZELue4W6G3y5SDzNFgS
OeVczGnGSMp4UPlp6LXKovx+hFB9bIEIoyFQroqekqu5RdYZWQupCH8wiXC9BcqsgHQzFyWLZn+3
Ekf1PRz7kfrZRLgd2SevQACyDl/72vKVE4Y4+1+1TRgoUv112jYApF35+Tpv3w+I0HKUi+gvbq4A
4uWddJC61kATfFqIoom4103FoQ6csEC0noao1Ji8hhbSLP2HFW4wcJFNbfyFTX+dgxYqeiGs7X4P
6fQfYg20Lo1G/QTsom33JHnoh7D7fXTBbdt52SJ5kpB75NwyuguyDrG/UO3CSNYGeF4xGzzo8B/k
NANBwL7pj+lzaKP7UTdQ0mIx3n6E8fPOXVh9rp4/DO/ol6z/jyoNjyc9bAwTegXVh9n+h5fZpNfZ
a9VwYEc/YOie4+lVnyv++BFf3HV5VVWkcWyFoHsPYNW06mFuBga0shCeN1Rwi6S7TcxxvNGoqhAS
gbY3GafydY3pXEI6JSxWKPe87ujgs8Dc3q2zN7IeFEnUA/C/pHIz1pHpVwrQuM2qGSkID90dLg5F
UKLxr5t18XtTR8J1idIaIXAInUYlJ8AmxHYc7wi8x21GHsZgEvKY7YKvzsNpE8p+Eg3oxtRBx/F8
G6JZ5VeMkBlXmfogtzcVyBQ7W8j/zqbXnxMMPTfKi89fw5JWTd1RRiFw4fkfx0gurO3TG3xXDFpI
EHkQD1hXGjrFul3JDDe3K76b3NKekVDCGQYIWeuYn/qNuH4S7U3TxaC7285Cr/NfICJNgFd7dk7e
h79vEj599c6NX/nRIuXgfrk862JD4gFvVecFjntsRnFy26jETR5/cHFJsr3Ufd3N3ub+DkZ1Fe1p
+OstHn+NDvZKAKUWHZvrkG226bWgEgfa6IrTb+KEOJ2jNjiPr2EP4ydZV0/tEb07/cMvRiYZVOgD
/FIeAU8ENoiTLooUCVCqZ1upWhn8bPvAnDZrPZqsCGlO8NdFaZU0ATAf+RJxmi4vsbBZ1jGQ+Ir2
9/oY4zrFput1Vaz3GwFpkPSdIhOSDgoT96cK6x8h3/D8dDtEugGedQMEt+T+AzSwA72YQq5GULb9
WV1mzPEhiCOZXTq275Pe7LdVqul3pFwARCEV2azlMX8jaA86WRklh0hZmsoHOcnj0U7L/iuC014D
YNuMGLMq2/F3pQ533+b+YSUnLdiOneWNUl9Qm1Nmkq/DtyIklERktoiteUrJtGndjf/xnGzGU+KM
rlB117LDXXU0wYvM7+M7BXs6Ffvdzk+xYd/AS/gbcm786OWpQoM1xA/cI1hv9K/W5z+2sw8NpeI4
rsG4w1Zk1yP7gdGh9i/ErUTdhZuLyxy+aY3ZPnqoMy0Q/dKuTDIIFNb8woWeapu2tq2DxqjjryEm
peV8BVqix0BKJgIYXQhEhD+0SFLRA5OxUkafowEL5lQOzsiTVfP1wGV7m7yp8SpzRZjnnYo5JcUY
i8Er8DNblu7suRi9FYOPK+UIPlyaRAihK/8nXRuqQWfTjXX62ofVEHOFhVHPdCeLGNDJINLvKzUX
MiEM0gBFG8Z0Nb2miMElWhsKnA8lMsUcdQBW2HaNcfFWHnBvEwb6/OpOhJAAnY8xp463TYUqYUeO
sVEJA916rBVikBf7AY1Oet8DyFCruSg0JZ0olqMfl+Cvg0N3iUvI63crgajk4inimVwH0fZxAKiS
00VBCzJTLlNnySg9pYs6QdeII1aTL9Al5sJzvPa3PwZaUnBjb6wnw8PjYDMkJhWq6YZVYJgyuzgG
9ol20hjnTIIYirjMrJ4IyVC+m/OQEQQrUS3xjogdTnKmFN3qMpJ+NwphJ0ePupWteOYS3hyKKQYA
PAGN6y7HcaZwanG7eY6g5jfL/mbtU8B401nv6sbyhlqy2oVqUx3UdU7FKe/zz7o3Ola2IBzjsvjA
Tks5AR/LzeXU0etrSIqdP5N4/7g6wLqC5Wfgx0OFIczFrOj0orOj7M6qL3Mhg8El1NNHDCv1szEQ
T3fvNnV9sNlb6axH133k0KAUuOWEBXyZKLDzI1ikIZe6eoizz8NgzAiTbCpkYVOpXFYjhW2XQ9iu
CQz7vwdUsogshcpIWrZFJVbPfuwrjZDzo0wVS/bRKdwkIEjFIGgtUqTFEVpCFwL9pQ1PDLVUA3Oq
DI6M4KR+02giB2k7wJ82Aesxuj9ufPtwCw5nlS41kd30C9beocQ2QseS1RzKLnmS5J7WQ6sZ74Pu
u+wPdYpFXBp2nroNgraIkj+Yodo9/JoNe+qPjmx5BanDuYEqDkNC6FhiUUP8jCmTMqE9wKNPoNZu
WPNywu0CpZTatQjDSlxCpyV1wLh48g43B0GovG3RFlVho1cIKB0wwaCKHod58OKmkVaGOxkvYURO
eqV1yxbveBjXiwH5r1xZrEXnn7q0NiSTAhin2NdWvsfuULwgd9h4hf8VboD/GkkyMJhNv3AtgeDI
UGDq4ukR2mwlH1FIBFQfs12D6qCBtoPU3m8JkhWhX12PDMw/C03Z81VjqQBxcSRTyx/8vSQXvmYK
mToVrFw4rT7UCJHgL2TMMw83sA0agIFVpkKvYQiKAynWx2o5eRvxc2HJkB9hLD7MvEa/xd07qJ0L
u/FXGShyQGaHgZ7CN2+YZ6f6lH+Rz0YGHQWVh+sFRzjxIKaJSxxpMjd6DZNT/DgNZ+k7mTNyvrbH
emSpQzlrnBWLy+hFSGZ3YqlMoCTAxsjWXv9Wf2mklXY+Bujkp8U7pkRe6X62lSAPku2pgssz2VwT
fz2Lr2lSRxc0ziPLQ9DLzjVXGcyEeBxwWQo5NH7EW+NsFHYdNIo1DYgaEzg0ZIHpzGqN63xkKdfJ
5qRHCkzB4wuX1XexwfwJMB7wLtthYWEXKInx0ZPb/ms1Uver5+rgjzmEc9PEs84F2K+SC7iQF9lM
ZHPeQ7tL/i3T1Yyeo8p7V5U/ZVdzFkVYhHNzB+JDwTZ7N9UOZLOQZX0D/W27r9o6Plh5qcwOArwZ
a83rF4sutJhNeJD0VLyCaAGvUPJTt3V9x09zA7h+7n6pKmTGKAJKZFl2lU0iD/3ID9sWhDsfZzvk
JGIB3SnEEt/a9YjoDTrL93ZKewgc1DUjSwvmVIAtIZqzAFpXBjIrEDk9AoQDl3Biby7JBedih7ST
ZUiZmqDsQiDZLlMtq5kWIVnuxc15gk6wBe/++woYftAnSI9l8DCHhZzQupB6QIAjsEWwoepfjZjS
7bQLGTTkMK+jnj0kE0qDlt1INAmd0iuwvQQ7bWHMn3oKLL7TPwrN92haa8Ixh1puXfrNCoazvm3Z
S4Loq1sBWeznMyyRULl7f5J80Oek2x1HE/X2/Xqi5D1UXPzS0HRTZKBdypi8nWAVkY1smyCW6dws
p8u7UJgGfpBrt1kgFDkxmfoBgw7v9YpoICeQi8VDuji9OWGdk9JehxTAIQOtiLmjPRxGF0YIZHbM
WdPEMRiB9ZsIolDKDicg0ULrHt9UH53aiwJNK0iWOMX7rVFdARxYCEBhPbZMsIPMS8L3dlzrxbDx
h3d40gpTaNZdId9gk5CkPIoJRkNWy/ARkU+aFgpT/qz4qqPY3ZW0mbB10DWWC0BQC2b3k0sOzqSL
Q9/Ki+Rh/T3LVeEjHwEYxlSpE9+CT5f1kI8BJilWitY/vsF68Q15zOWtZ+tfWrKEtDKIzl9jZ1ba
A36CKp7fuEWWe7adwVPUBYkyaO6vfans36LLS2om/NnVX3nDUAw7zvuFHXXmOhGK78jbH6y5xkLw
odbEPKDGbM3cdN7/ArPRZe1Nyt+CcfB/FtCWusj4d1SpTMZSsDLh0ZiNwQ5xnaOytZIhMxhkGcGJ
5lgSD8eACEw/fYEHrCidCWuVDWm1+pPmnmKtg5vZE/yhFPx8DoGg1qdOUeS89RK4ogK5TGWH7ECu
jKMeiBfYwaksl3XI3mzGlAARfa6rq0k/9NHaQeMz18b6rUX70Bp2WgOhwklXa6kDUbCA3xdkRveH
xqviTQEvN3f85rsK/yjhLb9+fjtQ8Lchb0kBDkNzGTYiMwtiSblAji67SnAIh15ewaFOQA+3m7DY
hrJRDLO1KmGORukJlaJ2U5o1+Ltq/1oC4AOaEx4KDZQop4GEH9LkoTArqqGlzM8PhVUoVO0CruhI
7ll/0TrmpV/tzL/9GLGNsqbe2IHSMBbLEMUbR0VzhbUS9HT7HEnfIab7OIie33Z0e3jLH1/dC+c3
90Yoo03+sJDR0CeKD924vAV7oOE5h8nqB0xgYUA/WCVhikGwRtCydm0kdxTMtxDGjXqNn14ks1fB
EP7UsR60AmTmxI12KKltGJ3L6h0CnYxGANvJnY5pkMmFIwhYP5NjkxC21PlbuXdqDBuHY5ER9c0H
6AXqElIdju32MwVTMsfz1JliI/iUZinMgVwHjPbrTPate9trxOoY8lSQE4Q6Tcabcn1nYfwSRGe+
/7Mu4+C+mb5bEzD7yhMEY7by6zPCNd+m8haI4pGBPJ+ZidKKxRItwgJIbpXBU0IYlZTLs9KSh+Q2
n64eHE0OTXshWkdu1pXgWVIqpf7bL4GI6BsYIhIDjsMS2ANn/V+wRlREwa0/2ksjb50ZQT+10S+s
rLv+pX4s5oPTUce4jvpWctgwvPFgNDZX303BwjuTAEOqRH/RastVto0ZWZKN6Gc5nZJabbEYTFPv
VJSsK++HdEsgeH3PtwietR7RfrrzaLGz1RxJUjE617Lesqc5CZoxzfP9pFZ4U3AUjQ9VHsFFrjCm
trqmyF0AN1/Y1iZnaS0Go0M1+QCQihtufolH+MkqkgW9rMackeLEQG28mUW/6kFaMRMqztaLXiP0
qC3dzHajZQ8tACWO9qZ5OD3rZByplapQ928OWRc9lK316t+sl9F2TcvDIxeWVF/P2xo2wahQar0O
pOODX/Sdxaz75AKWuN2hgZXCCt6/TNRPh9jkX2v/HkIpz9zMm11Zd5pgw2CEFbFHmblM0eyjMnhm
/7+jZOKieDtHL9mFdIrzXm+JD8jtWKfZjcBny4AW03Ep2wyixWf202HCuy/FaYDPdDXntxFJzD8N
eFIZFbnAP1h1d5htib1F/CnaG1Au5+yddTcfZWNXHtC58yqwnW+w3NF2StqYE9usDeOv3PinxZQd
dQMATsOYRHRfWC3VG6PnmZ2xGziQNj+oOXydTj3Rl7LbnIABjx7PrNDljEk3kXz6InUC6IX/UsGg
4aec4zH+4J3gouEEOHX1uOqYh0jLFYCaOW0h9e6ypU++AnBC6aaYiC4jlkwxsHQSIOVMOeRD4HM4
XcUH/pGO6akX5g0AjUpxUN3jck1CEPm/3297s+o2bVOykwdeC1vtfctuWV3I6M9XoI87R1S+nh68
5Gf+z4IeUz3mgYsdUPdi40ye7q95lHkCOjSMhQQM+v6JwxKWLYzmlcyKWIWeWZqu7mkt1A6bZnk7
/GAT/jKVHpvQoAfN732LF0L4Sm2ESOuD6kx7jid7VWf7AJ3JnTbP0G1ayHc1NSjczZ3FOlxY7Jed
N6Jnb9zG8FA7epDq3O06xj+pFA9jqhUWqXsRAofeLMyF2JdgZD+WEZz8/BwxN07B17RrvJwduZmH
VqJ4/YH2K5tuglQp1t3I7Kgg6w3Ibh1t0i9d/NIRBMFjgCq3/+A1N/XpfQDkq7VEu/iiwmapDp4m
IZcBdLkWvlCKLAeWSE6XueoSLzkQ1KssJBdOtKbBYCHiTxLMbdykQPZvUsgG51nNmni73ndhWF9r
hRSwl9IrnMBAYtN2mq+jdcSVnZbik8ZoItz1APHr/R6URhQIG1JBmzsR26zsk+V2QQYVESijlkZO
5Cz6+JtecX9fYZBMI+yDI2Qe9knKdKgNhxXBYeupvamzjwGs7VSJR2BnG4XdYDFj24yLcQWU74JO
A0sSxVeOMyeE/8TNutQzwz1iArEZ3ESAu7GoatJLWVWpKpN83RxSofjiSqAM4aeu2ZQzhG2IJ43Y
EscjLaIpwlgVj7KN1IH5AR/uoJ3kJE9N7F+zUK6JoaDqB6JNzpe4LPhsmpmiF/4KvMEPz7BxGvJf
5MbSZnRmlPu2szEjJlhQJ7qr9EkaT4xD0ONkpLk3urtCPxEXvMkZYYLgJdT/LskoUbhD0SyOOfpi
Ekx7yfOVgmczpI+Rf5vQ2/7Iy18b1BQwhB6UA+oa9qY6JSTPHgahFWXBZHuzwqHDKT2m/0qqnWrz
gpHad+ncvEJTKue2MQ55HMJFfYDX4OPGIF4IBEpZkTZl2EopSwj+piObI4jHnrwQZHCZFj7LzWVP
dy2djHNUTwLDzO54G6uJJ6wcYpePxp2gOUEmANap06RA9tPZgiDph16frH5Tl8u+xonRoeWWyRqE
fbAlw5QT5SrBeykcvWPQAqvWR7rb4L3X/D6WV0bm15EiqhJlgRLk78ugt8GW+mubBdLhT/zuPj/Z
Ro7hzplQi3tYyw8UM2LJQBuoiTdaIz4OPbHOXEqY634DG+3HtrMefCALoLnMJyWdVmWF8Iwad/EL
wJPAiBrBIZ/+BNs15/HJb7yXTDX1ji/2HFx6DWCDV5Mx6z19+YRUmCBk9+9uIKp2JMGNGtgL8pPT
0YA+PohvRoPVCvzUc9nYyJ8TJSl0XBvwpgouo66ijlt9M6lz7duNrJ3R2EYbpThIukwKashbLRpm
5d7ZXOS9/FXbVCQqDTTprW3vbYpMje6LbPVJXU9dpOl2WMuAOjNR7hovCZ1rvRKVuqD1LmIo9U0X
4SWCWfNGMdMWcx32tlpjDo6KCkG8UCGQlzl5K6WkXTXVfRgjvLCd7Y2W5p267g7hTpH8ms9FimGw
oQKZr3pcS8U0E7Z7aNk0505lSHHjuaUg7uE/gYIHpiD5U4RJI5BOpltxmaSJWo6CUC+vw9xYiOTZ
ea5kNLBi5pU7k3G51Yg6lPC0wAE1Jc5E5xJAid4NmNbA8EPvSqaRBVVxvNYRCWjVFYIMML+d6I1V
GmFP+HdIfXfLWI86g6dZJjg0/3SB6ZE7jQC4TbBjfAKg6FqfuEyk708T9TkPv89eFm/qm46cVQrJ
0JIWrl++izEdo9lzZKiFU8SD5MGGhFL6iKRICS5X3uWsuNn+LeSu/lvBuzqpYzaS2Y6WqneOvi0e
OqGFiNWjPmnlWcOrU3zz4FnWQR23wpV659Q+J8U1zBodjIDbe5y1m7MkvGrUQ4bO5quFEHBDepD5
/mHFcoWyqL+ukTli4XHOm2uJMNvzhBdoFQTlNqlOsISaaU233mC4UPgKh6ZjxGtTwxh4T37nPLtS
cSsm+Sc7AmNoYq0mFVJoFrPBI3LPot/Bp91H2ffYbgbqBzqKjuUd5rbwvw2zkH36mI0DiVzDXNH+
ajhK855ogxNmM+3waC1n6DfheaORAOzx9b90SFxXs+t2t3dZlEj2sRnj5yrjXbLdJMpQYY2t2v9h
yPAWkG9YoAmmTO9tEPIhE4BqfyEtXtOLZgtbEjIyDRizw2E1GnrFOF2UeWAA0GYHenaYFG/RWZah
5GUUIuzVUxE/KSrRNDgO68RxaP7cYLUBmbzgQWMt0VC34LHDBdKqkb+j7JjQcONFAajkzprQIbec
QpNoOXRjF25JZGvN3YgIq6eMWf5bV+QtJrGVHgMvzXcCvIqh8R+7zOJtoGV0xcETehvD5nRkE+qw
v+gQlFpOTdF6wD2Lt1TykrSkpAd6e4S939LQ39GZI1IImI7MFHVXJXzM7mkj53iZMy0mJ4jgBYJn
EbMgqb0vLoxZn+BWK60/jxYcS5/aMij1YJJ49wIeuOFExjthd9dE9lfI4KJjynCVNkSA5/Z+72f9
39hHwEdWtiAhI5TE7PckjHFxTiGd+6R71C0ubtDyACA1D+7q0oulHSRH3+OUHGPVO1cFb0HoXU0M
zxo7OGpSu0KjVatMmcAAkCMKgpIxameeOhBGFrVtPvvKnHoRbsUaxUpX2aq7y/YmkiTP4sJguMVm
eXhJGQmwH1gQSoGitTTlYY88m8wOTjn7fB5PbG+Ar++p3YxrgBnfRdF/Ga1heQa6RLo0heM9Y4lp
O7KgjbvyriUMNz0NK6oHZ98HjS5wyPjXpDoFY84dccBjsxwooauxwybR92LIQeq+gj8ORNt2ZXwI
Z4FQ5A++e4IAAHfQ5R1/0Ws1AZsN2tJmIFPBtMqORKPAnymyHA3f7ZDdx6vf3MNzzj0FDjHu2czT
1iazp3mWAHTJR6eH4S14pLBq9XHW100Cdebdh1uyDgne3H8uDkSKsPxU8yC5rLXoMQuSXvLVckz3
a+GbazfCWdiJ9ZuiUg78kgxbk48jn+pECg6wP8pzgVmQc6cQlodPYgpygMNq3EM6xlX8GfAcYZyG
s6NPTXZqHWU9B1cpAACEk50tDpGttJteFzbNPXEo20cHKV6EQrdu2pKERtK00Y+pqa5UN+9hZzW4
rbSj7TU2Xg423xWGa3fbAUiQWQHhKQ96FzG8XtcWDR3kkHgVZrt6qKTKtq/NNfRJUum0kaYgWLVV
ba1xBlVlUytF/2iFi7FF2GGmb7h5N8RuQ7h8t/x/Dq1mWfnm4qAYOfIglvOIsO+pz7NXwYS/Jrw0
GJJGFd58wbnkK+F3X41Gzx5J6f2Y0696lHT/XoJp1hCMucC0J0Rwxn9cwgZOknY9X4/F90L9Fxak
i2V9azGlWZzhvDbtPpAsj+Zqlyp7TMRYlzPXQ3DpboHnaE2yGwskUMz3AtZGVf+LWwCmIOReX/Pl
bf7yZGERW0z+X19/GXw4iGyHYTHNq2oLWa+nE3G7Ct28jZbtocWpJRK6aBH1pSRMy0keeZvEr8Dr
4xoy3XA3i5kO9ilioRvkF9tpKiSYDwa4V3sFp0jDe+TjvUgnA6+iCUaaHoPoe034/N1cJ8u/NHWe
9lyat8IYlsni5NpoYmptABhrA0r8677dUJTX1/mghx08AZi09WPdP5qfCULwYNfJzDGBbupVRmYw
XdtKS3t/803xp5tc2ftU0GZDB2aNv36+iWa/6qcl2Ma3WSI6NVXGA9gUnqLDvmfMVGb4O0vGTCja
/a7MfQk7ar7VlkCPJXMALnhXGuFd1vYWNZV597+XCDqvP7fG9rP+aKcnbMFpcIKJlwVjYJZgkvpU
hbZW2UMMG5dQmqPgYl1azToeePW1LnFL5JpqXBPuYwxXGeQOcQ+f8+/MjhWwEQa1yBbR6Z1nCT46
UvT+KNxxGr5ZkuQRMqAiYP5QDrJPDO3yIkej427URj5+DAw13l1y+mz1mgnHEdI4obyPrKavoCk9
3jUClpCw80BMWi1K/THZbu8iXKTui5MREsIKoY/btgSiI4zG95mRZ5mzbcwaI7vsshP2S3q4orcT
u7xvwKVbTbdgl2dJUPMfcmgrKt0blMJ5VP4Mz9B/ktcghZiXa7+vzFEtb4EYBMNZmzk8bOqvya5A
4I/1LxNtEazH6dqfs0w+52BfXeUaHUGxN6sa7KKG5+WAP7JHoRv1H0jFouhVNdwDthaJynTiklFS
tmlOD5qZMqbRP2dqX/ycBLBw5I7x4yNp6cRrFmNFOktRlnP8+VnHcNfavs2Ih+GyZ83MaxjjNoXT
7X8M/YLxkafe2dxQW+G583DjyOQyNRqMjR6np17sjHnCcEA+yYZFXo1NplxC+L8vNiU/0PPP/GYr
fMPZhEb4M6ri8moowI2OQ27TmyuwqC18X9PncnI1af2BUtoz+KoQ2GAxBnGEY3DUcuQHkrB5tKd2
vk7C1MnRdAXPZbSl7dbcQEVnq7QhIgdS839SDH3frEE7UuhAAQHuAfBrPqPapaCM4MAFzsdgyfVp
GNI4PzmwgeB3G0iS/az3vzdvnZQu+7EUHGMKTxmqQB6i9l4I5AiFhSN+bu2KNV7V9r6Hztge4g9f
/aaHqfFdm0XfV2uTYgMSBqfsBug4jXXNaAhhQCp/aeJufClseG4PIqHSJZwDyLFcomdfeIByjxL9
lS2MMnYCvn+Z+Ud9kSan6jwrkso8pL9+t52xyjbZ4um+Kx30c6QzC0+lefemz398UuHDm8Rbq7am
+Feb7L4Au30x8jCrqR8xLGGbRu6Az0dWVSUrvzh6xzQkG25Fj2S4puD3OS+iFmNcvM/RkS2Zp0nF
FVUjT0ByR43kUTvhvRPWodrDuyvF54hnfUQRSYCrdJp4EjBCYMPlh1kfCOCM39kH31wwzrsbjvgC
NwpXAww6LdcMXlmGkHD7sHxfLlbFTP+i/yAD88F2vcvYQm7aJ+bEfrqQcjc2XrnQF9PdhN1v6gTw
vJoA9fcxqv/eVSns7OMtjdnNzbv/R8V2hzoPTyZS1Tp9M7ap7ppVAlHL/ZrWVIrrjg3amVE/ppiX
dwg89hfxGgPr1Eyeollmxt9r2X6R+Azh03nUrkzZFcHiekXHMqHBEfc9Fv7+Sgc+rkXFTuLahi5W
li50mw+btpCp1Z/QZwGPrEhjA5Su2J8R5gH0JJrY37ilT3ybJfS2rPcn7Ln3zGt/gvzyBIlEru2M
Y5i9c52Kpu+4D9CW501zH/U8FLt+AJ+xIa6qLaavD53C+OisZMO9drc6lefo4RYPFAfV46ReI8fJ
f9nCdecy5J2UpRjSfr2sU8rN4zGxKl/C36jhL42UljzoMAEnW80k1YsNb3WJuPz1W6l8ePpvqx3V
6rBFrIQ9W3+reMZQTDdHEF8FWii7S7hmvq3dC2CAn3t8f7igSXrIpNsyi4xzZwXPZsdJxfo5ioAP
jL2zqsuviJHQY6L5w0+VzPR3thhnR210xqCQXrUoRPk+3E0UFvFcY09d9C4j7DKf6//z4RRLjKZq
XQc85GoO9OXhaieS5sGqC7RmJJz2edx/2tqiL/Hzum/hMx5ZM3GuwAN8KULa2CIVUhXkif49t51Y
LVJXGkdyDVN1vB1EsiSh2YoRe6GQ0bBiaxrNqAkLBdeqCV0NrqTapTzIplGWgnnA7fyvQQdeFDTl
j11Ap0rcfar0lDBNu9wfF+4DuLVOW/4Emjo8IS0hcR4UuO57J3FoMkqFmM8wu7vu4noU2gBB6VwR
qiHLgoqJCJKWrWMsM/oFfQQQSVDCrYAj1/byllnVPI+sh+YoOvuB8Wh6tBvuRi+D9VeYn1UHERAm
AELswhgJiSZFxVaCcnmfYdzVNAovupxgsERtS5bSVeGkZK6MqEChx8N3ku+K2jygZnu/nDnxZijH
dZ08lwNvfFYV9mzOZo0HbN0Ys27eqhvTFJ3792suCXXPU63ima/oHdrGz3xCo8m2+C+hr5waYpMb
Jnj1P/+cbnNxFZW5eduGbOMpbLZ1WQvYEnUwYamjoH0u1Oy+hZ9z8ZMjtYUHUnsRV6knRS5/KNGh
h5S4NEi1WCTZTPnrrwvNXLfetwHBVUBfK0p1emz3SWpocphCudIlKSMl04a0fV7UQlRjkaWcA3Ae
H5gFiWQ0mgYpDfnDi7gNfrlP1ZcuJcGJGku+9x8EVkdb3MBQYEVHXz665hnt3ShVsTswLtkNWo08
7VGXrpEVxjnLcs5IwJXcOP9ookhQDWh/23K2o8ORs3hhIEqbT6WxHB+zS9i4uMIGeCcR6GJjHzou
yJwLj6oI3pmXzcu3cQBMErFpmF5UOzlxhl2xrhhYH+8Po80d78+XiKPPEcTi3SI+D4DJF21qvSHf
4Tf6461z6q+aeIyqLmB0jPcBDJgt+KmyMd8SNVs1c+z1rGtDjTdJokkRZMsw2yyisIR3E3zmhzM4
oy3h63FgnEStNycUkCAOsEH+yM3ztUxQHnlAgS6bopyQ0RYv0gVao9L8UFBrlGq1GIrT7Sy/6P4E
NYKFS7dbEB2suXABr0Wnblw16e/kNH4qti9EmLfEovrrO1Dym1EbS4v+YasYJb7dK0j5x3EU5Sg2
g+tsjFjHEgSvKfjFSwuS/durp0JqRTqq5DkHSZvI9Ou94q2leF0IyjG1JHT3PymL8qhGdeB/tVEv
YVQ502kGubkmHz+9gA/lhfGUvkFHFTYiX/nEnsAyPO5vQrOufcZ7qdf8kARWjdamHVAzUWUDAuBX
bsvSmY7LGduuM4xN8+l9DW9xCV9ebEQVaZD/Q8HLQndzvEFP7w9ltl9U40cgPkw4bGl41xb8DWzW
a0S671YT6wq/yUXLUotsU17cglNdFDSzrDC/ET/Bh0P6JG4n0cjuFFvSDRWaMF1kBtrm4ht+U4ZK
ihDUUqsS97MU7jzr4rWzdeugnIbtMDkMD5F+z6eo6Os2b/wgI7mLAjXNUkhriZHA9dBVITpKbvP4
T5IMIjmB+gIXkiHyWD8aRGtODFaPXL/ykH3iCVsTS9GlsIEROZql5X7WBtbH2BYUItHpxrwO+EAV
VveTxU03HSqNz9DRnDBCQ7gp7KeMqg7DllWEwe6tOZefcw3axDlMXyj9mvOUGeQomfVCfbEGTVmn
BontGtARkhedo4bHF0BOC86FUtdlJO0fAkl44dlNGyOzih9hy+Ws3jFth8OwgA9EGyH0e7xwsULM
5PAWNkQT+Wu5RjDtblH8vwEOVoCNL7kKZQAI+bCF5t8/6gMzfT4hMNlXbHSa3JhYZAEl4FmmATlf
hG9x01mqKWIn2EC4MdRik4sw0dBBC/MDs/MLHn5ukrN45HfJpa1n33L/zYrLSSFrKcDmHdBImzRC
Jb7LKaxZgAwZEyVbODTX5QEeacsXKW8Me3zXYJOea3GgpAeYu7WTYDf8PqBDmw2Wf8vTAYbY/B0R
dN2tzlxcGRDpTUmMTcLwKyuFoEpq7KDv4u28nxOCmoRbrq3DuU2Bm1H3PblIbqN8oncfoyPsuuLq
MH/UWEwOKmY5sWbggbbdpivioGOkx8+FEZ+mxxMTWCZ7w/t0BgNRG2LTt1mwEAdqkIXu4jrD5yiP
QylrdHnFKnDY3S/R6SoPJOJXvUm47xRVaCB4iKAFGL3OcmzvBZ4S04dwGPa3QhnXtDUqVXA2vD3P
bLDW/fpoO2IY9S6+JdAW/V4pdJTS4oCR2PDr0q5tDFp/F6tEyprvjdyKF72ueMjwdvpRegXh/IoK
fib728IZimHjrITIiGb1bmyFef6FfHhNFy5T2k6UqIit4IvU8hCOqx4ARYvQuGQtXAQUkmOUGUy8
byktRKSq7j0+mQeJfmMwnHdk4Fc64tMlyVT7CAW3kcZHHYgej0Jb51uZkQ5QXvXrdbcGjqzMw0yJ
TEgb7X+WUsoTvvrwdT+xf3G0Zsmekag1k4PYVcTjf5biPr2Y3HB4ZYQfyUPgEovmRkm4Cr0q7AO9
RmbEg4SmCeRtdTxmFe5+wJxRVI5LQRfZEqMFHn2yvWCEp2UNHFTWp1pXK3bcqc6oQNzRBPYJr6JP
fbfYmCHjxjNL7DSjF9Oh8POfn3K1Rfph+cehkf8inAgcHBZ2RcHWQDuF9cEu7WXzg8A+cpT2B1yk
+ByBU4d7vEuWURPHIYnlG4s2XblEZvdCFzKuxu/x7DbQOsNWO5SAJkoEGgnOcxlrCjHIOEcGlRza
HqzAytBs49PoWQuEE4syHzkfoOni5w0Eahsm2xHaubxlvlqQ25bvwsEc1cGxfiP2Z2unNaFELCcg
SirUrQ/x7yLagbgSfzjuNveiB13wj9atn8hFYvHybfGZZrfZItQCW997dsM6JIfsIjK+2nNU5/OS
CeV3gj8WSwYJYStRnZY36GSrnswnC4euwP91XM62rM0KAJlm6TbqRgl8dLsVNkvhOucXPqd0YA7l
I9mi1HFKazJKHafdYpY3Ult4Fcrg1CASvaSoJHW0wp32gvn8qnZ+QCz9dy3WhQo/5hU17T27/7sU
c9jFtV8qL/PYcvvIlwxGlcN6fJfB9cnBLBXQTGBumnRQEItreL4N3YOAoCR/zbax+k6VbtbWmQU7
il5+hE7kl6pHFKQgoxEj1JvDmXT0VX4WyD/6bH1cOtJWpi76hU8MYFz4blYyL1bUG6VxQHjlkLJ9
fbsahzRkqfXX5vxjbc2pf90MvsztfuCP0weYoGTblqQIPWRZAvKV14rG9UC+ygT5SKLqlDv2GyTd
7Cxt/BBk0QcNa49aBbe9ZIaKW5MDIjJuhBLgL5xpSWpTLCZwrmpjGdw1qVzSzGbVgoDxOm27QJMh
DHqUg0F2FFdV0DA5Nqtr+9WO3LB7a/D7W0K/F62Ew8vQaOegEpm8nGKgi+Fn0QVRDCKGpoe3Jnon
ikUQXKThF7msT5ud0FAmvhceGd63ZdAy1bCpG4Gx3922HfTn0L45/9oqlMW+oFHR1ReOTwFrnU8B
IAsvVsItToUQ1BerMF1vTv3hytykfMWi+SIFJtHMc5HGCxNrjZZfMOktgaGd1A/vhlsbqpdk10UI
dbw97wyOFS6Y1JgDaE+kejekv3Xwekrc+A1f/d6fQXR1QfloClBOtSe3BzwFkbSXhrAHKEP2wJWb
9IUTX/hczBC9NM9r0Le6jES7u3gQvv8beXAaOVywLgc6OqttYk2vhXXKCK/IuFDi6NBRXcZcVJMX
SoEq5/vC0U9epc1u+xxmk0wmefwtra+J8FvJksSpLNAsBM0Z5p9RM35IqzoFGDoapeqt5Jj4eGLQ
+74UO7HHgBaMZ/JiIsNee6KXzI0l/HxORCVnmEUqVsHRFD9uvjy2DdmnDmmXP56TDFUOjj9Cdt2z
nq1gfZDwsL5ZTIEncqNPa7QP4C3hyRevHHOJ42NsPL8EPFbn7h04q1tbnuqDqo2HuEJJkrJc522N
5uHCp+wVv1Lf859IUMt0SpAPgj7qmDCfoQ8yhG0uuTrOBlqattCFGfTI0Uszu1A+dMIzTTeyrIcT
NkiU1IK00rtPBS/G+iHR7LDyltKylLgY3FpSP0KFa3Uewvj65Qv2CHQocwCarFcb3P+VBca6gEPd
K2wUyrayHvN+qEsFMulU1jXJKdIb0B1NWxMPLRIrhMh35+Hhsmvj17hPyq2pX6zVnoIdmBFT9E1m
8ONnoJPpfrPntKA3NRqujVAGHmRKZcfp5w37RdKqEm5a2ndsEAnf+R/vZLvlIPmI1f2QB/QpxPi0
hor9X+0NpHgApsu2XbV3I1IDldepN6rr1RB6g6jFCsFkTA502RpI9YbAf6MeHOpU7hafLGp66M7v
8O6GQmBYYP+7MlNOxSYZhSE0Nd82UCB4SVALsStCT8TTNS1hR5O63C151S8r3cVtgovvJOqPgVYs
da1LyFmlAo3O9qwxXeDQLuR6Qs1Th54eLQQmf3DwJw3AhD4Fv07Eyzc4dLiUVNkLkpqPzQzmRcVr
PpXJS3wxp+pXRdXDClbgFRG9IdHr4UrET4InVk/1250bPieB3uBYxI4IOOgOaXzOrH5RjYb+DtNx
4BDUcPot97zofBUd5uXso7GrmpAXlt6vgAaVcINsewt8C+YVRqsVel9wwz5jmWGDv8tpzDjhmAkj
us5V/OHZENINZNp60kzm4daMnNp9dKH8pwe8DfSi5UNf/a2qtIbnRGxNdRcB350w0llV9vtwyXFd
/Fo4Bm+HrHfuT4NEQQbPRvZ5He4pByG77N2IHBJo0y3h9m966DinBplkXM5JQA9vlcGHuNqvNVi+
DBN8YPiK2jEZ91QCROxgFoGUft3DN47cPNejJetokeHjHsa5JBF/Ue4tRVoXzIY8q6lzjZK/M8px
r/naoVGWIPfiMKrV+MkJj5eSInWRB0sP057kEqYo/H9/pN0ZrKjMk04cd2uhm38OCTCRNg4LCOWo
3rVlFaa74HJX1bkvP3BaRGFmPfG3yhlbLYli2SkXSNtPTUYCFz7Xgi4YS0ojwrTEiu6jv+S/cFfU
5nqaqrgGs61/85StBtzJzOc6hn91cYq1hyz3TwSqrnC9AodBlh1WRIazUtou5yUZO65Ht0Ta8Ujo
AHAzszLsIzVp5ZphDnxwXbmvGaDsGYS0geGAB0unSdPlOwLXjxhuhJltsYWi+maIA/DRQAGTHY2M
kYWLA9GdD36Etx7S+sWdVGPkQu5p+I0Mb1SlmsULRziqubToXDq6SzvyYVNuPLa2VAxviFKvk8//
ryR/vQiURWiD2qjAhvR+8scXqE7eI7HHwuvRqY4flgkAYhOa533XF3dJRHK779nqIoyxG4Nx5757
AH2n1ADoqm9nRCS0ZS8HquGV7OuVrBGlY41g/iBMtsk6JISjbIN5iEUVbLeuDxMXU6FTH+7m2plf
907Vijzv64B832JnJ6eaTN5+ySOyJzLbBg0s2K7JUlY5O6QdtxBRBihA7zRAYy7zGmctdxuIQtuo
K7C7uC6yELwoA0reMx1dqkGUbrSkl2m1iTTNIa8T37Q5kyqG0m43/PgDEbXL5f1CmulikrnfT5ck
uM+NuiC02kLMuBIC8wtq+g5EHOYHdiT3zx+FUG5iGKdTG+fYVmDstS2yCkgslfr14xtQj2j7s5t2
WSHmb2vrBaI3ptraOmiHNOctcW/aUuEFvKPej3/+UOyeEI8K5u1XHO+G1/sHJo/t/hJOk9kjxYsB
puwmHa4OZH0vLQlGP0hdIPIq9Hk1XgQnsLSD+qQenppH39mJITrC19J9llBw7b6yzRoRNs8sPkpL
ZLLvNZ12ORZKAWDJhGuZg1aTytCIw6mfC2UfVZu1ZXAkbkaWMd/N2AIY2AX53U041zEWSLJNGNVZ
/eNH7K7wC1sdtfqcPiMCS7tmLNU0Q0GuLKuu5qXLroux6aHDo/D0/kLnfTU/RNPJLXo9Y9w8Mfcp
PcBw4tBbG2v7dvAshQJlTzLJ1ns3NPKcQmhzGyMdCwkXnuGtFJEbG2azxCJPX4hO6boHG8SM/nuQ
L4NH0JZlLyX7dALySQgw0AfIbyVm2rUpoX+7zeKK8GEjp9e+GxrRD9sk/4COfo+jOnzi1Xwt5HiD
4GQwPFqYIkciClUycfHAw4D6WsNJEwLi7RJuVNVp9TJ/qDIJScLwmrq+U/bWK+KelGuS7OurQaL5
bLQvgvnHE/hSz09zo0PF4dC3xOpRZb7jfvsOzwfOiYfpTpW7LiDHHmyfsYOrnVjYWN6LxfCbL8FN
wIATF6NaxYeWb/GaooPLplHDuY7AeOyRNi8i5Pi+3mcaxUQS16+3fu+J4WMKFwlZN8P1EcJw+xKt
rQDwJOU2c23zoTXiXn9Juf+XTr6CS00rcQxt51XlpjNOzDSchOs+O3vwfqvHwI4aAybUh2cMVp82
GWV05ET+bUJBI7ouP30zRbEVayx+AWc0bqEoQsx+LAABicv4hM40oefKPMimH+PshiVNFIfR/L7T
VYwC7bO2+LAQxeEeuY7Wm0uKuZbQ7M2+9GS/W/3yHpHv50UM2A0P+KinTC6yviOaotuSGBMaDy0b
t49nqUEgpQP5rwWPh9TbUSzRPkzSOqhU7dzipb0ft9JyvaS2Sz8OpeyvuVgk035r1cMd7l8qcK9o
ymASDqA1Baw1hqOM4/DFUOP3N6yDOriKpCrcIwQdsV3qKaM1kBgXMzS6OK6Ts+8d6pwJcVMjsd/3
JY0fYBVlAkx6rDuu/UMDNxrFBEPdP/wAnah502JuIEiG6eTMNbNoY2VFGwfGxGMIHa32JW7y9d11
dUL8KIndEB2goZghnxcAjgzZstK1N/dx3lJ83wIiKW5NXJuKAQr6BzSS0nApd+zKnsvCEN81GIGi
3UIudPhydoUY+DgsMf9qTc42RofCtJ5Q0Y45wdZkU3hsUOGHhGEs0v+OHDStdR6U/L/+9gJWA3pQ
rtPy0F7HsGYWyPK1AAfnQVcUZwm4xb9Y+mTHBpIcu+Bv7klgZCJ7o3oe0teg4bARRoIxO+Q37H6S
JZ6Xw8I4/d2mVb0KcdlZgsy2DitklJ+5vFwyFqcvpe1yHqkaDc9YWM7FXWMh0zZh6H7tQagMcbvO
M2gByrhFCR41HSC65rPf7DZvhq9WIbgZg8H5XamsHeOKQ+KuMCfn4HAckFUV+LdVJN1v6Bsb/Ts6
b+quTI5AVy8EDUx/a4o8lGt5Hyt2jPbYpxWjSZuZtT9XmlFkU+YDe4gp86OZMkkNsQV0r+ue9bJi
MQ5BKtJ91ost7vS86k1TM5NyLTgtl1eOru/jg0COylWMU75CT+u8nkp24OMM0FoNsab0KJtIDaee
LG98S59qQGVWZtqlxRVvCysa7MxeLPM0fS8iUl7P06UApr7JlQLucs5+vsKIqaIMo0RldSj83ubr
a60cDZAXortSt/7/HtcMzaywexWy5nchU19mIp6jU0KuoL9FnZGOSdxh/Sa8AzAFWMAkz/L4IXWs
3a5i66TgIjry9u77N+KTtEXw7MgjL+9UMC5rUZrzTrL/9DrmnAusQ4niLYgupenzJqaZwsCcBPT1
rJGYx9pfvAZfUKwJv0cZLbu/K6ZP9tF3q4TUKalD56AuksyjdpsitenI/ztlxIAnb+ZvhLu/m/4m
Nt7WCsHlTnm3aOuV1fxyka4s73Bo5HReS7erNkngFFJIEdmhWRHE84M9/QYbaQDJwA6KcSuL3Bwe
OOGIs8ADIx3katw/H7brtJUqs6+FVajUEYnigBtaCiDzjH0QxPNQWYHqEuudI+48R49MLLrrur8F
CN+K78WiwvcqgEwlKLu8XyxgSAOPmifYgS6iQHXHzJcy4a/VgBPZzJ1p4RuZixODQ3hgtwEAFFwD
ZL9aJAc/qGXyEg6NdNX6ZkcgtNTWRWGLKKV3l33GYDqg6aXIiQzHmq7lGQ8yTywh2XT9R9sP/0o8
WoGeaB89+KO5EMqsAMiJLxccnd1ZK1cIP8LEynGFpHQwT6BXWe9Zgns8Wks0RKspz2yDcXbiTjfi
TMebIPEMV9RQHbxEHK2GXlMe4sVEq7DDnAahtZAdLCQyMwaeMfsOjpOi99nUwb3Vha/QFmKqAJvH
7CN1EncnmXBOa1P/S7rG4FKGn2w3jZYy2TzRaF7uPebn+R/WFMkt4THGF8G8439BgoS64XpWgEWl
RkpunRNlcWwInwBzu7NcP8MLcNdERYr8gLNSpv+g5nwGxVuoxkimMB/qTKIGNIF6LtXvuGJKeRcR
jG1BxihZi70AWM5J1s5hKuIbBehOxqEzJNI9Q7I+cn1UOq/Mlx0eMPH04aHmm6whuB6DjncASsfl
VOXoq0ZmwSGxJGSV5vIUV/j1g5ccMAvdnKho0mIlxEmXLgiGwS0R9LUMX4GlFu1eUlnHNAEJyPp7
76t0tUEpHo8rF4KLNYBihJwxqUJTGzgZcztNhi58uwgQF4VKBH3r6uLvc1Hy1W1Rt2JZilaR2gCY
rIWINGdVBHTU4QbMIFYopFGg/ApQ+RLF8Yw817/xmrAwxKKG4sOuDVSRdE3dyHLO4X+8YrmxqST9
U5mBhpooWJitIcKWba3jopntlw09pyUya9d+lGPZfo2UGM5m0Xtxf6sl/S0e1Zewfi1ypWPRYlLd
rC870o7hYAUAC+rFT+09sz3J0FgTfogOg0usr9yL9ksR0tEdp7RSnKbGHuxmb6q8I3i6m6Jk2mxd
xm533S385aqIukqXTcVz5wGeMrto18RA0KhHxUpBZWVlxHfpHmR8oHwIYoTmup4DG9qP1k7+efBI
aHoiBSOe1tltVXwKFv2r0x5aVioOR3xupYJA6gYRy9ck4+LDx2/k7ukJVVY6eEDlazE5TyAxt5X4
DJV4PQl9h2rr9sG6HvP/dw6yemknv7ApFrDkgkrt5zpp9ITGMT+ex7sEQZ/HQ56uqmmKOVQnNXa2
fgwmiDZ16dbUZtS4Fzc9e3+gOAB0txUX2USxkBwU6IZ2zIGhFlX8nWZkIDcK+9Kv/voSmnwr9EpF
wwShzU2ep+Ol5pel+9HggaqvrgmexDLx8XqJZpbmuwbfDYFjDbguPZhtdHObVvZyw8GY3y0DOkK7
p3hYXhgyo7ZKLsiu8k12kUW76AUuzZ7Dj1uEsYt7hGtlzsT1wu+aI1cgCAvBAtEowrCbfNRSpZYf
lAY8eqSc6e7BPzzlX+g8NKMrqDC/Cs6VRLGghZd/O2O+WxSIXaGa6ZMXAz3H/Jzd23HI8pEBPagh
Mt/vMLfRwnsIvRccC4qiuHqoetJlPQMuzyWh3Vuq34hDIwMy0nqwxGFjUOKOTuhjaKBaDRCfSogi
mJCwkXq1q09Qn+zxukXXwWk8u0aHDmDpvVZC7Uv8FQNFrOqWtp6unrdzg6kWeggdxS3qjY30UzyZ
elfTvddhMLy2idY3HNyNoQDOcb/cuPTWdWEYSmxeAvejYHIea+y89nmf3x5mlUZt4BMyyo5JLS4r
vVGidMCBSh2DiaLC2OPEV/6ylKaNwmB9WV55QQ5pI4b+lzHgo7bTL5liOak6o/+x2op554K5huE7
oYLMgj0K7wRV0OpQiW2HqxLkvRDOMMXG74IEooedfHqDbepTtis4xD7Lx2/0ALylXuIvomX3DCKN
msVD7bTS5m7cRwA4BToWv0KMPuNDJHFqaoJ0EAurjy79EpyJIFxW51akuaSc5xJisfp7htz8OG9D
TzCZ4p56Ia7t2iEsnU0FeXm31Gy6jY+/VWTNj1y4a2bS6SjqdASj9t8K/F8DThDZ/CMAPE5rvEXi
lMRBXmE5+ErLoFl7/4aOopzRwbkh0hePYBhtRw/8Wim1JOhceI+yfgFAEiXjNRH7oX94N0Bv+Su3
1kSc6XZ5sdVjt+gfuTJvq8CWAKxGf8Jt7bmDs1wM0UPEGFlqa2wNMi2Gp/OSOW2XLHtuubQDx8+L
6Fj7RzO5FuTStusXE8HeZMvR0BanKZPmT2zneOKWkYbwS89ZWnbgux0wJ6jNC7z4nWbzMLJLM5v3
tQuS4BQLUlwYuLuiZRrIX92uIigu7xYCCJzwi1jEyesfHyLEylTOWhco0F3tSsdus2gQUEoue8jk
68igzBVkCsSnyy+KKhFdiIyukRG4YQDTOI404Ig2PAhJ45SOEC4BrkmoJ2Ab2GzORK1BiKL+bhgd
BQw1xvyiXVluVczWDMiERf9YOpAtpSGNnAAOoOMVI83LfYq0IhuAcPI0ePOsUJGEYs0CvQOX8be2
ZKpoSP6GKAEmAgcNqk0YS9xKgw7U9bZkd6fE3UP5p10DtHAp0+ZBvkNXNNgrcx6vWaelwNEPFPd2
2JpIyDCYGaRMmCRZ9ylX1lXR71jA39jf+FXWHc8/z/mxRUTVvamvZ9123u9rkWO38fXXNSjTKwg9
z3xLXClVaAf/6yBBhpOXGDClUCGWT0+tN4ZnDVY7JpjtmJt2EQh+Jm/tJAAzGEXUZy9ecQgMYMzk
JGKvDe8C/5PlwiVsjYHkTApbY2Q8OtNRGYd8XY2DWlnD+8I+38VNJBvi0mx+AxmezRzTtz8o/+s6
2VyevUVIl9XOa9Fqi9s26GGC/wuAGhpC0JDlbCSU5TNygch3j7ottcHB5xxajsRckE2+YRXWgpIs
Scvq+zh1JMy+nvtOHwHjJYELWdRG0HlogFzmWfBdshtn/g1NPOfXOOHnlYU6y//ONZXG1k6t4hRu
Fgxw0lD8eo59tlvyuey4hA7WXAzgzfTcWO9TipObFyx6rYl5R/jsf6bGNY240h4vo0dcbV26/IW1
/hb7y1++5vwBQuJnozurXwpTjGL0mC3ayzrg/fHkIXcgi9TTQQEJzBjm1Nc8GkZz5P2Z+m7k8Lxl
S64CRwIS4tSFj/en7+cVCKOPGlm1lFPgg1H8qgbMqHBfvrJ+9VB/A7RzDdJEb/Q7HS9n6C5icshb
VBC4PP7Dd6EIlohM1PYZLZUyvjdcKsyPUpOMclwbPJ2UaowfXw2zkFcTLdsXnTjQpon6IwvDfl63
XcTc8POlbfTgjzF2xqc/d1oqHFwBIR6fmvjw/4zcmZchX0Pzbahi4Mja6CKHzm2QQgQ02SdnmVN2
QFAMW46Kc79aymqSr5oGdDWewZs2zrr6LXwsT1lR09+eYLsl2h55+sOL2sgry8mdNCDHQPIcAP3l
ZJBXzziaisCJJHHzbk9UTGZFIbHNvsyrOjdH+CA+ICuqNdxdcoPvNdKJ+0AsfDO8lhqxxpLr/Kvo
TzUms/dVcdHWAZi5LHuZ2CdrYQmO2XYJOWQO+n8DjTtrJPVoJJiUooPXosZU0BTb06FEaZwwSVEw
9NGuuQ+r8comFKXhrAxXGW/BtMrEe87kNhWBqQCDOyCdhzuXy+XTgFiKqlR7IZJqbi7CEi8b5aF+
OwMWbqX7jpmn18V1b9pTIjMzZ7IlwFqNr5mDvlW0hIEFHp93FUfghto54Idx5Qv9fYtzTq9isPKb
9MJy7UXCrt06UWse0FrA2/DEXQTtYnP3gOj1IsEwk9GnO3EfmE9YhiYccTUsNwMR6w0MIGAGhdCH
iaY28yWENphDXCgXs/JqrR9q1q2zj71BADlQBCdQAE/WXj+CkiB8UhrxT4PqFrKJMkhfR/OIwmXb
UF+WDl943u1T6NSyuxFb8Fy9Cpw8OqCXy3EeFjLiu1pcyQ3qNn7ibHZ6MR3WolQEvgDY/fejpxPu
eLbpdwp8xXoZxtOLM0ELWOEdhOjinssyAa1fMS+2mUET24kRMgtVftefZ4YwcU+YhCogCOs5xh7e
VL5S+P/WxcNI+7F8ZziGVu6ZOPDLb6qPaHAP91XQgrKnlOWB+b4UkQnqtlMiM2VuUPVGLuu2mKjC
v54evW2O5j0jM8cYF36B3gsOcGqw/1P62buBGyDWHah4BlI9mX86LrIYRrikBEO4JxFM3VpP792i
i/h3LYZncIcbbbkDwpppXZQmoGQeZMcRCmLMRpyaE9xSE4+44dvp5M/kgkFmi58SdFhLGU444/Yj
RwWDxh2QS0j1AnAbU7BCO+hz28qaIHWfiTAPHDuipALc3VkAbn1nNPYcPVduEQRN3S3LI8t7wtcn
WdWQBTJqZuoVXTLRxz15SVjVE0Tc063/4P0JQZK4GixmMbduVUMlrkF9DdgFCmrRMSZY5TlRdXwz
G+8qSgFku6j5dML1ryOj7EST60glriDhPwoIzuErT40yhyiVo99Sy+SouHytj/iECFpHR5b2ElJo
u8nqU7W2fkWNOW1Jq6BLIUeYYnBjouiGoQkV4hiQckAwYFJUMJ6b5QjHWPLTb3llwF08wRTY6BB5
LWxjko2lynhcXckMk/W4dGw8WG36CyPYA7rOl9D8MUXfUm1bEKY4nqZXFIza0sDD3SsF6o44S1NX
TIQMk7LafCdXnqmE3kqBnIuiku9TYMLK8xcc4w06Bv6vbRgXODpj1k2G1niQfavnR1aHj/lbOhDw
nollp9VSkh232JMOxEMc2pWuGKbW0unITqRCny3OthAiC6QVFxOwuc6X+RFgb1dT+aJ676pL9v9j
7hvhU8VzCKwvsUaeizfPKZHJRrDIiF0P5sKsCNqf2FxKbYk8Y6w8M/TdnPFmQsFQh7IdfrNnJFJj
8ce12NZgUMQ/nY4+/bZHR1JFnaA2aBHCfJfNMG6FQ6yADnbALaBZh7At1/3jMqzrRUXlpimjPk7p
pIBXs+3RJiTkqJ9eA24UXFu8nU5DEy97LbkhPsHNdJp8cK+6wSocs2Qo/ZyhRjWEkIUtMZXg/qDu
Xa/EVg1u6IIQGvKkAyQK5AyAhOGgH3DZ1LkWtf0xFWEueL//tMcl/EvQ2ip+2MJHXSjiwRRE0heJ
5XWvHydohqpVehJGrSxMk6eo8l02jQLYjFdEbwMCigwJQb//rkvpxDbpa3C+DUHgvH7PqMzwVRAS
E/Wauqu7WdPCQ7+rEMqfuVwfknyootDjvo7KJdKcqCTHlyf9x2rwDr20VhuCRR9GA/S4T/O2QYLV
JU1Th2bj7+kwoGnV0q3eWB5kXtCx8c6fNrD+IVkTrWoVXhkk6PoL0c8r8/D2G+bMwb/1GTTNkES+
iPNBZXWD55gnXDnkwNt3k7Yz9PF2fB1CYlb1xPyAWGfy6zPzyDhiLErLk8930eF80fUQpxKXRVHU
N2k6VM+bgHoXyWl7QsTbbpn9jxpFo/bZIA+LiD0z/wX5u9RvTc+yDTmPN5do8YZ9BRzgwvHNSclQ
2Lt4XydU1U2wVZHJW+i6xpKjMw7D/15lBGBGkTczCT9YZis3xxY0iRxiR91zSKTtQSchKb+ehHnE
BmA6nyMheIF14LfY6s3OKOUTf+8cXkh5aS1ynHsiQGVHLTLfXp6hDMLg21yqmGwwI6QtlC3xgRNY
OoPgFXbl5nUPRPmCHZh/JyFN4hyVqxDilTjGsQBF+RgN0uCIR5ACCCLQwfOSE4aypb3xDxqlb+rn
piHtH9rRYZdvqNtbD5AMpj0EeseZOSAEojKI53YCfTHOuOOPiRfPt1A4Eoze2Tr1EusBYdbHRwJ1
YJiE1fSPJheNqWdZKvOW9vJFvQ0yCyzO6NQuPUEv1vYS7TLQbti6DGMONdBpHgP5bS4IDsR4iaRL
8CUdDTHM6YFIR+vCTaaW3mwyKJXz5+x6+rCbZffAqeOMy2ppPuGvEn/jHplf3zqXJTdOFJnWFuUN
XuqYE00WXpUTsm2u+cNHj9l/ANaYjXB/SvUckOsyxBrFd0byryC8bn5meT9Gssfnrntbme12cmGE
thjGf1lUOUJrxBmw7Ubka+Mzztl5FxMGnpmZFUng6HeW7Z1Beiuns93EaGnlcP340Kgw4OcMXz/m
yUAF2SDuftFnVgOaYpXeVoYcqATbag+fysIZWCaBKOluj3LkPsHwY0kCtYJn4Tee/KQrx0NMmMPc
x6YqOQ50R/st1rBuc13wDrcUusgH15nNvm65IyfNHIZ7Z5kX2+6fc1sY/cQsHDJxiPEsuDqxDZT0
WxH04zKFVnfev+gzbEfZfF4yV18KfBMk23ZnU6odfxNIE/JaQ3SN02WGe0worTjFYP6wpOURgr2e
DcKTgYrVQj9+SYCzXduXZu92M5DRDyycSKUgjO/a+ASEtBTRbCXBVgloXMvJn0yyfMqpDVO8Q6SF
2hf7a8vs2s6IpTbg8XmAXmqmcV7jYDft/3pBtvFGac+jbmigT9t71fmmUG1HMysXtCm9b/+ILNGx
jAC1eI0uaWiQurOU1phOtF46lCfBRNBcHP2miZlAc+4v+vaKdJbG1vWVPPtX551yH1uE++TL9ypA
E3bSnIx6vWkWqHWdHh2yxkMg8YuNvdvFw3WU3zfO9aTp8PWukmcRMLaAXXyQgn/By8aplPcsxDrV
xQmBFlNrZRNNslsbmtXt5GRZ4pGvcF9jIB+nHKTpJTonpHpsLXKAYrHWW6+hmURrgZenaZuXd2u+
qzJlu/8Nx0JLW0QEoo9mJ7wVPpg5yMRrell3FPtxIk65uUtOrLxO46Y9Tk6OBAc9Mr8SPCSK7eds
L8iNHK7B7sO8qWuQZN1bmZEn4Bk18MiOEAlhCMMy4wFFFNfZacYUP4Vf6bUu4m52X79tx+r9qHQ4
0Eb3mDRMMw/SJncNar+Ipz6Xj5aUneBzh+A68bSxx9HHkMbBI/8w3O9+blQ+ukQsvXAw1hRIayxq
gu30vb1yKy3JKOiGGD0R1aqlRhB9xq6VK9L38HnAa0vPbMUrYMJYpAGcJzPkprdkcWoObhTrpWAK
QktliS1DcWH06RN/mlVP5hWIta5mU0Cdk01/lXNqsjiyiM/p2dRKPutkd3+5qpqZcn9X6lgfinlg
QqAwd5kxEIGfGXf6FqwKzBFGp6oJ1GOtO3tsWzLI4XLariFQhfy2/TmwleEAQnw7vrQgopIdch0X
Y5rUkKYQaVhckGbittsKV1oD9XMmiNaUsn4Yi+f+kU47Lyjzv3pwUj+ssm1FQewWxMVjuM/UorTR
pV9Sxj7KezfgFsJiAzsPoAiE/yo89JEe5VfWKUwbQcU86UwHi2ZofpxhG13QeDMISmAyVO1RhvZK
D17UJsz+uhFjwrLGUIyFCfFlXh+wg+7giVXpqIfae18abfS/rRtPcgbc7Qx3OLe6FztQQ9xiXc3I
G7CPEhwg94LmJLqDB3WrfwrqvUbNUCNlNzbhBeKllEbEpTSyRJiSjID16niE0S6KBrxHuXkS1AlY
YONjXq6LRIx3x4VdQDX/7XNkzG/l33qgVKLNwIEUiIILHluX19rb8tZMqXqYVtgn/9roplirOC75
tPFri2kYcVe36mTjUqfEJl0MkGFnxXkyNpJrxwPd2BfU21HOaLiCR6dq+fp/gJY/qrclM3JzE1QE
svbt+6LvAbDB+IvJCtmyG7Uq16nY7QtvE8i1cGUd9tDz31IT5Iaz9x2I03O8ktLe5GmqXN61rqhD
AHaUiweBY1czRar/fVf55JkODEddqICoFEEFo2fLF1gv5yhHAfj2gnjuR4bBFHHfkHbHHg2H66Z+
FTgojc4v5spnvkRswmvdrES1eWc3D6CJ+8rUTciaSg21vOzxK+IaP5v/Q9VTTV7iCtXtWnM+1v0F
k9Iyghu/GLWaPKDy5/Ej277L/lX4lFSJzXhUODQSg0EAwyAqfojmDsYCdUNIlFswYZr8zXFuQfqu
bAcn0rPVNngO/PfT/g67xvXkNPXI3rzAO9XiuJo/jiclotVtOCBvpVRQlqB45wYXChoAtz2UADlI
sdOQwONQ6L2bxEoo7N6ESoQ4do90ofGLG/db52wDNFLj0jpcOyjcylEnZmUIDBVoUHrkpAOmKA1l
dUrza5yMVeaGCl9ZlTdMGR/dp21hfmitzcorLf6dV/c/88VeVdCtSC0plT992PTziLcaK5IPFhIl
6jSO2XiFICWFQcThvqMKB+BEpfj3oxxvh5SUwPHkp9JDH3ThzD28zJL98NxooJny0TLPR7at0DQI
5kHThWV/NrLNIyoNcBLqgnKKxh9pB6gS9PiZ0p6AYWakkAPhfpKjgy8tdk6DYjo9NHknIeldRqqw
RgB5B2XS9BSW8z2Gtze9CrBKMjyU8t8ZMIS9RrHPDkkDARzGAJkNEP6hwlsV1RaibCc9hO+5m27d
sRtk8qlALGmFTr5oJYIsX+QC457PLDLoQ6Rwdv/dOTHWM6FbtsDXpBslnpmrQIzD3ICrmrkPFg5Z
zd8KRYBrqdnKb95ZQY61o3ViFhxM0Q+PM9TJBQMYJE5kAYCRfNJcSP1oXUq3rL20WCTpaJwGhy8+
+hOSLrkx94BOzc3IwSJylLVduTHkPcCGTr2TqPPqEcMu0kojhrb0w3y+3SRLLQJPww9Ou0QLXPUQ
O907qqTIe4HCHW9XntK1/EIqyw5wrHncKEAxWf34bym63fZyTRSVa4L02dr37tn74uQ7rHDwAxqJ
GJqhdGz/psIJUvo2yUenSYo9bEco78HxRLFtRRUSGJHgJu5OUyF6qfaQ0xst6TOwNT1uWSWF92X9
MQ4G0hUlGV2WC/t/+Mb6BIIpv0XPah+ZS2XXzaDMLvFOdlRnQaQNI8YVn7G394v9WJ7mZ+BKIbjn
MS7MpdO9T3G4d7/aJoTp6AU6JNdTI5OYl7lkrL0UIBaN9Iyvv1kDbTnD1nNC591TsVagsI4KSit3
4vcA2lBjHu+uF7+l81ZZBZl0zQRXcHa1fcHfuGvnePqaUTUvY5vdx1k4qCQzg5M544EqCs83slbV
PCS+otWpcTVlKb6lpVp0HyZdP1fi7Yj2lZuIECUjG++qik0bqo3WOXJyuPuKPHOnHXgyDVxQpXjV
5a7HALSCOmleu5nI4hqmLLodObTZYNWjIDnC43l0VpUokXxPwbdSUcQaW/0MPqk97sAWHelVrpnX
izb/IglHr55NJgaosmrEA5BvkdoATxNZwXn/Afd8ImRuJ/OAAIERg8gGTM7upeKdDS8yNl8zV9Gz
0Nw8l/lDf1+FwX7sa4lMJ52fC7KQv2Rn6ilR3vDXydjOChlAPegQ1dwZjHMQqhSCdTQ5RY923pR/
socbRRsE005N6sIeWYoJV0RCHFsWNrugGkLOq7XhHA/F0EUi+nB7h0Z1UsJLKWfdMuGTGm3/R40r
0u9/A+KqscQgrcyWo/AmS1VmePq/L8u1AmekcZ3SDP0maD4zjDdMZ9FMnHEDXeoENFtlkm4Pjrj4
ozo6nCpay+FTBVaT0sV5FtSREQuJlor732XZGTpVdhCvK0P0D1PDKxjpVpfqI8UBUv9bRF1Zy/SF
q3Z82SUgliA0V3HSKgbVmd0XE1tMIrAWsRgLc7ETQ7LLNrDS7iGnWrpYeWFn/X+zEjEwdn/7jv/M
Tpf8c1Yzv4c44VAP1QiOERx4WFap3VoY4+jxAzMq5bMOJUCxBIwDUlbZkkeQHQK5UgnpjV0SbDF+
/WsIc0NfwHyNU8wDD94pbNj0aFM4e6FwpQpuXp0RyBLKU27/37ITTS6JWMT0umKgATXnHkGpPGn9
oAqTs/GJeH9m0Jg6SaUnN6PmHavOz0MNbZqC1kqT1ibE1eO4yCdAQRLl+edkA4Hb6tbTTo5+dwXi
SZRkPYpR2FpTqLU54rRw2VqH2+4e10PZGw8qaP9ZhxtMO2/c4ei9hvZko8t913ObIQZy9ztZiv4j
aQnVGABATyc0YHFQOWvB6ivrIiJ1u3so/LX9+OFgzEI3g7odtIoSw5cdBvHxU8QTQELz9pidIAyD
MyfDwlrs4n6DMokt6lUZhRGbyRQae0qH+SFN72HLOMRse8FjV6flO8nCec3TkWSGln+HlDStMyJB
Bp20gXaoMWRUyUxuRYDtvTGYMBpzBDU8qDVFZWuv6FJ8X/jrm7ltHzGlXeMjS70CsjcKnPyrBkmz
Rmw/hAzv1fhQySAxa3Sp7DAcz6fq5qyJiG40enk+LkmQCmGgbMsqzgkZyhhOHJYiebx4Y5XI3sAy
+AGgbL9H+RFwjpFMBu42HmrCeq/M3rhpwKiy1F9/RHOjNgFYbAhftwRwanaHQffWTbuYk/MplBmG
bYJ5GKb7wF5tpvcswQNl3wF8mPpqnGV9j1DgkUXpdlhOH0MIsSIyORsisSi5Qc/WKLYRMXavIxbO
9ozZom94a2/tKYeQpbE3Vbi6sMkmuvPttaIDpsPvOpjJQKKwgLM5mzXBhlwyAuXWezx56lda5K/Z
j+kIQXpzNsZAaAi2FHEhKToIJbWAOagd0Z9yG2Y8kuOdylxz8AD8uvXGRRrElCyMURpLXRa0SkyF
yKhtU99BQ9jeFnt79q/iJpGkIloF0IOzYH/RPUh4HKI0gcLDmdi1eZxy+z08EDdT93s+MWAxlzk1
uTNwl6TkNdYRhGFiG5R/RBfxZQ7/kU2DgocIgESSznlQgm/my/UJuqpVYkaPl79PcdNs7WXQwtIo
gZXMF31UvbX+83quNWZpVXnMh+lieczkPb/87q0/YkO/Qv21l3ll9a1EwrJFVOK3CbG6yzCzgBol
zx+pKzfwANK9ZmCIzkjc13BzMbl8PVh07wS+GKZvJcb4t9FhXh3UxltH1QMPkv/cOzqNYidlmjK7
Wq/+tlcgcsbQed7B7UKh3NOLVKdDYrFUHSMIb4yt+BVkvpN6ilWUBoMYgiq2OzOwgzv+nxDdWRBL
uqyMAK7/BeZ+VZydnLYmbgavPC3hihGraisUlfZW4hFbgWXXPcZG4Q9C2mFS06F79kFVrwSBmUu/
WAh7mHIHxsYLO6A4RUUTd3Paqmk3ErT/+mcfBxRy4NNwweNcVL2Gusu4nwp+7naemue0JZJm8MlJ
v2/iQNuXNkLw1+ijQEPqGtcq3xqKiyx3+Vho79Ypm6Gl9+O6d+WIny6fz0BbdBmFYSoelheF9LLB
I+xrJ5G3PjWjT1/FXjETwVUc0LySW9Q/9YLRIg05x4BzBoXEDSM+o+22SMcNUVi3i6hwISVZjYTH
LPjPn6Uw//KN45784WoLOz/3oy3z3m2LkxpTQgPn/xwDmt/xqfbOylN1UCtyUrhxZB2jZP1lhvIm
Kp/ZEy4a9Azbnhid5MVqOg6PBesJ0wk/2+C9wdyzfowDCbyOhAyTG+3D4wGFzaLOkk1E5W1RjLwu
XTUwNYnTznT+IkKmjd43vvkzNeFpk91UT5n9Od05zuAAkLdrVG+GMr/QzPsTHj+nkhw7Wq+X1Gj4
cQKVFY9DHSW5kHBbfNTat8oQLPH1mbcyKBRZKnlXP0OXlCiYVsVjavw6JjIV30NPSrqarofUFkTr
T7bLlGsUFqDqIvZemDj09v70JT9vFrpGdvLvxMdUvy3owZPnu0xcG/DjdMF9/UYqd9/KNXlDJxeQ
ewKxr0HEOOSMwIt4RdjIZS1UTw96Mu7+Kmh83v8AjEOR+7pBybZ9gd9XRdlWA/ZK0vTzQABfmqEw
ok3dyhYGJzuaixk+t6LVwA03UwEi9zz68fdHj+0u1vklBAsgBoy8p0toK9wO8SdeglZ9uQelINKq
3sNEMy1gW6LNtwXfeqlMYFG3RsDZYmn6RebXuA+IkE3BGdfLh38zwkbASeLhiP/4nImqcAYJqBRG
dCw+qOzo5lJyJy6nRwkRhyBrE3NNpznnRIs10LravFKmEvgySgxiDtaiYso6DbdhZpFwYSibEzzu
4UYZPL0u1PEAtx7adkMk3GmZdad/nhI1oUqQ7RmiVtizPwpBqrHO5EiyWXqpgAsSpU15LAiRaEpW
vx6V4piGW29Na9ZhQKhHskZYRBlb5WsaVo/M1JXUExxSdvo/SZxaSM33ctZPGqpfSqLvqBiuQo55
z3Jro82fMKevkAIG2lvaGJWqUngHqkDxVSbwn87H0jq5H4cIQRaLCnYNyehCNWLUDx/ldNeacunC
MohQj4DAxOVqmyyW+Xg/5tKlZJ906o6D9MWr8rL8Gzb1FjHMl8XsPyCH5RQhzoTvBdQh3mFCv7jz
2hbV+6MPg6sGW7q5E0H4ePio0ocRpJdxeIvNO/IYptjYhaFt+FryK1MNISdGrabqmv6FYxVe7VYo
iIXPBJIkEyHAO1edJ589hxKCSPqgAtOnZBWy1SUq/XDkDxBSBLf1GvYcP0qXzys5K/S/nTtWpu/g
+yzXXobyXXk7+6+XomcjJ/LNdYhJITo8vu6Dj7K7kKjZpThqyk5ruitbNwt5lnkwDqSQRzulHQB/
TwYWlgF6I9OY660I/6g4weBSZrE5wKhev5I9mIiPFD6p17dy+ePZ9XXnR1jtJgFyOD696nCWWG0w
9TQLXM8gWBvnpkX4JE/5MVHA3gT/FhmOcIOVUj21n+Bp+eH0+IdM2ezr5MWpxwoRXcfX0AYKNmGu
7au9NbKS1uHmWh9hpOv0DCg0dbxpWWHnRYnqCE3KIJcNsdAcct1EKT1zRazKZk81MDijc6dpq+MV
m0sgDz2uhfNCAeWTMc6jVDHkWUiP2XpXuT07gHCJBTRdyiZi2vCgqfUaNyK6bpM017E2K325fQmP
40mji8KJofuPA4w9tl6My6fORAbR/2HKaoIbzXqytN+JyorLB0+sbnQV1grmBrKEVXTlj792NHz9
vZfeD7N+/ra5HAmETyPUooEKDEy2FnR584gIJ6G2pnY5Kd2RnIvVUGZKLxCdUqKD2/f6KIDoNkl/
juyU7MEplI+sqt9iwzfGo9x+P3za1wYW8+8ncGOITCjHk4yh69ftBVtRF+8SrYsAHtCQ5NaGf+XM
RKeiaFnvCShKeA5mGeZdi5HnZ3BacPr60x8DIzIpApMN3XnPMp0KHXJPbaRSrv4qM7i1Pmr4YnhT
4OflTsYb7T/lz4O3IRt/P0egufBUMRXJg0J91/5HOqE0PhKo3nB3yPU95ec9eGKQQPJL4QdNwTDG
AT5sw+4qFx2AFUZMnAf6GkFOsvmjNWu0+Qu5lThdOw37Hqazv6+Tav0gHNwlleolnZ6TZJmwHoNd
qgCuYbPL5C68L4yScI5KCpdZmZgJ8egiD4RhwtFRPAz4OkRFI5VsHtVYqYOIyBNB1Fa5sF0YXezz
Wm0KUlGk3zkkKZBwPmgE1uWxtVMk9YA55dBgNk1qaRnG4Vm3OANiH7I5WO0Ws2XSaLeuPlRWxVrg
zd6I8UI3YtSyTWEm5FFqJbbUMtcivNPOeQSjoMCFddCQkY+F+g5j8XfXUm9fwlZ6ESAPSRIF5ADl
bcmZrCloF0+/aMd+kYarP8qMwhoLz4YCXLJlNmtDUMU6BfPgzLVRVEXb6WRAyHR0bxWC4ca/4fZ+
eU89WQrvCd4zLdtt61n5pYAbpL7oc1CVtMHHdf8boj123FJXOvoZdIz/lUYOhPid+H8/AnYNdgYc
xQNUVldtRTFoHZw+0VOIKgtL/9cN0wvu/eqyozZ2qg1SH4ZNQob0SaFWWWWmqRjopQqqm3GZdRMd
NfwAI+bWfRwG/4rNWvElFHOBFp7uVzF1j+q+WLRWjLi56F9ubncHgEUl2eAP4Kdx8gKj8ec/uVei
H+Rg6p21/huE4A/Iy8kHUpN6u1G03i7KAqGB6nZCaFnR4FU+FkBoRZm6IBOSNjG9KqBQZo5zJgVs
t8mY99FgMfDlTkUb+Rzj7hgONCixJSb10xhDHSx2ASg2HtSZOVj0s/rj+vlCuCV6p/rIc4acslVA
+UxgNKjRC/HDjMtEpY2YtJp5wcXoZxyds2YumhwfWSYcxhp9IakosP8SWnieTy3EZQFYpD8Wmkxc
CVqc293JWdUoalH6ea1bduVWU24ajsOJaGsKLlCQgsVgO8gLA1Zv9eHfOMzq0gGx5TxYPoamznTs
Vgr1qfA2YOX7AGeTjHwS4BnYsy/PPPUipbrHbIrP7yYoFtN7NKAERHGIZrpA1K9Br7tqtIqxt1Uo
0tT/UWJltk2vlmD7JqV6JfAO+mJt8M8QQ3rpoNner5HEaBqt1UE2FOwAxVEjjWMaRENmDq2O+A7s
GlxbspAUNfYMUbvY7cfwy0kwSc2We3ugPasO7m+y4FITvbLze6xsN0IE/xZrG8qlsFqPQg4lQgti
APbYXrv6pERLv+bpH5ng0xKCcjBxohqKiP3ZTWRXeapdINTeHOhOBQEQEyFFgz3f214naC/ts4/S
I/XbxXprN1VAJoRw+eW6/Fve6lgZnbqfoBoarr9Ij5tgsmRWKF7UATFz/rpTWpxkDudX1VT7hEuf
+ttd8beqK1mkIt1v/J+c3eY5hi0Jt9SECI49xcFHoVumMkdoNUdFJtyJ5yzv3zVZF4s3XoCrGXBY
Ubgtapp5Q2yqmx6cwfJaqBi8ac9R1i6GEWoKgx/SGxaGgcL638uui+jF28RpX8i8qiP9Ua9seoxs
QYcoliGPQ5C+EnYlMki8hAmAM1pgdsLzwYDCS6bQuKdoIDEizavqLjAZFU/8FDHAvytW1x3AoywK
c8EVXKl7lqqN2hqZElJyAOMw8jqsynGfqec8noTXMVkQCjtt9xZn8GPb3Daq+CqhmVAetnI9VmWk
v/3R7p4KURV+XhVih4wiClaaqDQlyPy91YpxVH9UithYaXrL9XVNu4iQtr0cKdT5BpSeb5qJEoyM
QtpMRBn0Sxlo6wJ4JIDjVxhsTZhzB4umOcXeb/Zo+daj/Sqr1oMsdYq+8A4aJP0rmgVnktlfaC0v
IjmTKCtEXTO2SyKNiazDWq3rkhP0CEpUayfMM9yd0GNGVgsc5vM0G52A8a3JVKTElhLa8C9M3n6f
giavxNHJ9XDBNAT+SZik4XHbSUVHp7bxL2BBcvQvlQu9c8tQ0S0vdbJrVE9MjZ3t8hIpgDptBZJq
UoMxp44X6QaGoczuewhu/SaC0N9E13u8be4X90kUArg1g3VkYd9P6JnU50pw2dKxpriwOvUiZxwj
fqu+05znalFbhPVK5iKMG4Jk49NSuKWxXft6j5DUFz9fxUAI/UC0VfeaLeGmjaPDx/0hJT1K5jtH
FaDuipvovJtcO6zKtmpd9SOWPde94QqJq9CjYkXxvGQ3TZu0q4W2r6iWtMw11+HhCRfkO2jerRJC
OLfRzrMieccx2Nvuta6bSA9XfmK5BbUK/hW5QdU/mdjDdhc7CJAeQA2WksEcZahph2xFky0TNytt
8eeyIY0UMaLQtD2JqLYPOJHiJ4ugonU1bscmFblIRcoIZm5WAzC0tCQZcHMnnfIZByvrcRh0Duie
Lq3+o1jLbMe0GghBEv+UaC63Q2goLg72dQwBVrsCBNfOvk5MjzLWsS0YrqLyVsWCh6Fvc48y7Ygc
zKsvhaoNnwhK8sJFMSDue4HMAj2erMHTG1zGZDA24l936vf6h2oU7jPW9ev7krTtAdutY5FbJqNj
KglPO9od4YUDt5/V5joon8F/ksZrGcT4ngFg4rZ263uStxWuf9eRzefv78mP9L4t0CJGV6NGWnF/
EiHKFQV6c+UNYPybqmVf5tIO/xBWaTjB2SudC14RzjoTmlC8MXRYZ0Qh3g77m4NHWOaD06Db3Bnc
VLUJv2TYZjgVUSsrCKgJSso68DHYFfd1QztoXvAteF8nrv7fXyeCiobnKv5CwvkiDHLLtlqo65SK
rrzSQz1xCD1kqpsQpmVvSgt85DkHB6VWCoHrBU+ReEqdr5wnuZqD8v6HaDK/OBNDzoye6F3rSQbr
1zpf7tV2VgIvUuSh3y6MxFV6oAz48sZ7VoP3kafFqRQABki52wAqntVftWx/jsPHvURwvAwS/hfh
xh9X7AGHPky0vAr+O1g5Q24T++MHMnz5FmcHNTAWNM8ayLVgxht32PupAMp6apyGIckO7QqMFJl3
NApCW0dRX9TUTymNkwri+Spur7YmRGBSSj94KzlFlZgBkxgAXhUlgNqpyUar5TYE2UnD7enkgE3R
Mv2/jf250iw0Lo7pt/U0TzeBZwdr35PDOSVA22kw+zwn+4A3+RIYMR8Bd6qcK7LudA2GVbRADVui
QpmoQfXJGV2AuULE/nRmlQnXiAvcQWsRXRNn/wSVvFIfZQ1UaCwGTt1RP++SxlyT3xXt/EWNurpg
j1k+yQFJuVkLuNJhPLN0G5MXGNr5AqAM4ORJks7JV3mMe977BEaI1xDSdPjgyZSR0MQvKipHV1ID
XtR5lTiR6qmo3Jaos/gJF839cDePIdCPQdxojJCEeCNAobf9CKRpt0uQKao5Fl412Bi2HuK8MttU
w9vk2iqn1CasjGTYTGZjIYWVBA5NK/MXYg/+w5Y7Rr0rsmawKH+l1w+N6rIKCLrxbTyd4SHnKam4
2mimjkDtI1swE2RDnGG7tCo8giMTjBZnzuRNEendLUiX+kQvcnig49KRA1tDqdHVpvCY490RE/5T
qfA/CIbIeyoDQMfJs3Q1tieicmdOylX5/m4mTwOJuvA7KFxJF7LWs63km9Yif4ZkpVNYK8w8xzBV
XLEYLVBhF8E8wegayPaSD5aiMSujLg8EniOxxJozjMfLofWp+n/rczb9yVPtFEd5K8n+X4HXZFlz
ZVnJ639y3jz2KbLBxTavtTWXbsByUXHOQ2EsXg2MixM9TXBQPFDoNH7s5H7Pteeory4VtDk5ehaJ
9iuN+G8sx5GYtThkfrw24o7djM3u/a9y+LAG/OdtPlj0N5eRC/c6iGKEmLOvM9Ais//NLWSj5sFu
PHAO2128OUI89yDAPolA4DhXuHjyPDQ5ji69c2lY/qvmRXafn/deHRmkZpa6kctNu7lWBxAdFyYh
hQF6Z1TrhZMqS2HBkU77woRDrWiNUEYJcYaiJHuaq+4cfGo2tHEM6GLtKwpnwOy1/cZXw67gYsHl
nU/pLaZOMU0sOdNgpgJPQHHpyvw82BoAGRyt4UiNCbf3kE9Qnvu6KYCpY9pybGVNxUCS7t5xVAgH
Vhy0x4r5Cj0pYFcX/9YdkfklGKl6dpLFBdYsCRkykVsIdEQ8Hj2Hqo5yKn1lw6k1JZ2dCHz6f/Jg
QrozsRWGTZyutE9U/Oc2+i2TtUwr32RZynXTUWY6xRsXFH9saQhBvhPOrIn9SKz6uA+zSU4AQmJ8
lKwi6LPvfWe4JAsB2glVHERVOE/JkSwiJNBDo6FGplnpwbu+5DQkt6angUOY1TKZIFQFwrKhau54
LrgV+NIjOzltu//OHXWRnRAoAcDkxrppM/jUMxciwI2pZB4hC6kefelzcFcWMbDxl+RQr/7ghobh
Hh99ZaRVUwPSJ3LRNsAiHLlqdMPcROPTfsZp/V/JphKsxHkUhI/HhaFeeCIzOonc6usbmvj+8aj+
ZK/Hd9tpoE6yd0mh2rOH2dwJS/GY2neRWuytFJKUVvJTefdKi8mGADNBKsnIkksyGQSdsZDvVHGK
jIuLv7KpvhBZTpVYbawfxFhYE6co5rOFKymsJRpN/kfh4KIIXnVogbs3SJZLdhmxjtAaf/oh20XP
BAVSeSfVCgVkRRwe9WZMz5/hB0hQUfcK/78lyXvNt6dgNZP09ao5a6jKDRErisT/RQka6v0GGUlM
FtXiokEZqwpnhXSuVafsPJduaDm5sRgDdDQIT1+AJShvyTj1XhZhOXJ0uKWAi16MWznFMFnoTQdB
zwmCu8h82ierLewmun72O4lbu0zL+OurfZ4lPexFGT0Q/IBS9OYcTT10QrwPDsdEta385x70xy+R
AjEkacC6r5vVHbN3++rZYH3g3EXKnA80tZHb6cYbYCXWKZLUeLHsT4BtwmJXUrSGDpedzTC53ZBf
TXCUDQFd7cZ650h4PL3gmrFQuhk9VkG0GfLokO6ZoHUGIbdDZppKW8vQMVawyB8f1+yYgpzQgYdu
+GEzW+jDEx4DcRLbHqooayugjErNp2BW322721CoAHGOE0EiJN012HZzsMRwoAEmPLeqVaEvZO0+
xI/6553JQe2bdmB04w97eT07NCIiJhXBLdcaGdsxN2th3s8QbO/xFkZaYSEPdzhUvWUwsrAQphUL
/K5x0jTJ1AIFCBfVLUxvpFQKCKvKrTqUBaTmR158bfmImQOxnDapSHnKG0hxgDmPsvelx/73vghS
BoUBhZNn4wZwduajtUlRw7H7BeC/lC1yeDfUQa12AjDbkcAO17TsQq5pMFKz22LoX5SJlMWHD1lL
BF2mXAij3JFVkUqmtD2QFEDrKN1cFOQKU+AvhC7eFofzXeb0LVuTDFh/Vb5ac+Ua6JMPEnkPzrN2
3L5zs04smsFnVKQ4KmIKqlE7oHqykZcRAO2y+zUcOnd0lbwosKJJ4CsimAhKZxCUx/rsilyBvJem
ssCteDdJKI1CsJQ3hwAimthQAqjLXDnjr4PIXqB34XSELAqmz0FWBUt7JdgsdxyfZWGRqew3a2N1
DNeUdOizSe+fZn01PEOl6vjuEOgIvn2wm4dyLp5Ik9cVGDIQDinO6SCWQWgKYGnsJWvqKowhS3at
BN8s1U0UcJbs6hQOBWW/gP+JujJzKiuSsmgj4/7V8N9pvZPER0AGtfU9g3m4mOSRm9YwUKiqegHj
9BS8tW7zPEi0TBJ/KXv2BQQXXMEqN8mSNOxmkLbZn4b9EtC/pIyrOeVaHxAdm6nj43VC2PahoNMV
lprfbTCywCi5AdtggFeeyBb8UMBlUiRDBUy7/p18DmSORUyBL2MiKybBRzDizrLQQir3jGiRkuda
PRcNgqZLzoRME4dG29EaVFvU7Pyv3oYpJoC+dXv5aRvP1/9q3WiTzIkTYAH1pKRK8WGspTtTHW5l
rxSE7nefVYVek6Vm1pOPqVDnY+oDEzVsz8PIBLIicl0gT4DGz7Mov3bIO5yoN+sj3SVTWXk9iIq/
JNB8LNM141CggOPHp4eW9k4rvA+cma9UpuAR5u8RGMN2AM+ts/HacwPHvcHTtiLzHz9diDGNef4g
A3tI8VqdzDb1lTUD0I3hqNT8IZpqQmxVmOS1xJf7A2uUPGP7050jp5r1gcXGbRzubaW2uQZqyRJi
WUV6Nh+Xslb0k+i4Sayl9H0fu/AhYcLYiv/PoI9TCGCniNJYYfc3aZ1SdlDLAyFUArhJzVyaQoVS
QvLeO9DMuZdSXHyEINHW2eJ/ay6cxrN0te7hPWbkAMz/On5X0dpPuMy156Zs6t/uQNZ09xJwT3aT
ATVAQ8o7Mau/lbOo90Hro663/lPh8YzkQLizdMTrlmaFKLaz6+nZTpsZBWmuNHFMvl2N24+3xvby
kJDyAzp3l5Ddh3tlQ1oJSMjrG4TXYUYYeosf8kAPANSuVAsyyi2oQtYv7ygYpBjJPYpUsQNvrEH3
OYflzsbhocC+1fWkZXtux2i7hE97KtlqzxGV7IpYWPEeMgixLjTDqiLEnFJgK7Umj8gKlNrtw1SJ
e9sRkR+298lNAecl6bpXuMWmm15/G2xeqBoegldwP2bHOJCEqXBn3idpqQH4+VWD6OO8UkWcPRj5
at/9COx9u55pF/j1hdqcNoVCnIZoTWtGgz90LMN/HZcyy8i7L4ucUtxonkqgbQA72u7DxoRImp5U
NnoQj4IK1Z6fNYOYhlKdBwUp2G8hhnpD45wY+c4FLR6tLbtgKGycbW8MX5IjvOb3DOdzhBRnvTc0
2VZfG3CChko3/y9QG+4Fm+o5t+0md+CZvVjDAH++g5t0g8C5iVYwgayLU7qQOZLQJKOTg9FZRK6G
TUWUCFP2jDKYz0SD/0rirvOgqSoxjuyy8+VKo9OcqZoipS0UsgpKuMb20dlgck1mM+OFvSsUs1X1
ZPDpbY794k5Vcd3kEhAoXV2P8J51+lhH5BKybo1xilznQ57rvJjJSGXdaPQL1m2FaPhJxPx0HYT/
2pn3QMkeAyH1dwzWF7QwE6fGO7NcdhGbc4SYFoHJUUF8VxTQ7TFoHINWufV6l9ZtAZFizTlzjHmW
rTpe/IirXC62e2efQOuIEzuUkel8StBfQ8hkr/dWGhQ7AMirl2Psou3WJ5iV1OVf4Nk/YkQQMO6l
UAKHAaPFL1BepLd9QpnC4K6ChEvwpoZxIHGVYTN0lfxGmKB4G7PKsti0RyR3gwC36GeQqO4WzeQR
x5gh9KXhphTkVQFGewA5XZj0wWk00WOML+T3mqPsKnc4o1ID32dX1ZZBpLLU3pvyeK8qLGrGzcl8
Af8JynTMQp5sIX1ePK8SI3p6dk22VD+Ahclti1fONQXLlk4Sg+TQwV9ZtKybstuZRI+ww18Wd92+
wVYIw67ckJ9cm14rAJ9CZqz01+E+fTANKmIfTVfMjRkSRJxhbmp8JF3vCLWVkOIptwS3a7iZ8BAX
ZNqrDolB20FNG2bF/nEBBDlPk0OUGjuLU8vKPJfkST0jvP24ve2tWL3bbIyugkgz8xEpExwfWKsw
RpUbJVd0qsFLpkTl6OM7vYllq7fykxjbHThRNjkiWqHCrcxJbJ5AxP40qTYdsvk3hf9OnNfUAS6n
BGTilcKPBKSG/tanbj1MpTJynodpBbNkn8gfH3SR6NlZV3utrI00pUGXvH9wWVrkXXwES0EDeCn3
izIwC3yZoYK27I1ksDV1PcRXaBB5/VJ17aMeHaL22vbgLKZ67iSbvewmu28JL1bjPtOlWcLjLz7g
BW6mWjsx60WRiXjiPfk+Yc8uzX+kdaTFq5dIw2mzP4h5TFhwjEYdE+JVWMgVmILte8Fg7oD0lQm8
2BphrfVtS1YrjUIDZ7wEMAx1THW09zWiA4Bwrfj/CrIIcINzuGr2brrwV+JZXqbHyIVldYxdarTi
IQ/dwlwIUsPENZHM+p0p+YnThW3YUTDiv9NY+/NCHM0EfQ1hIXiXG7ReqhFnOmv0JoThn3X07bvh
jWIKLQNnW2GEqydB5keRriOsJIUjK56qxSWKEWm1cJH3+mEP/Bwl13Q3n5+rTZt31skgkmulN9XH
+EqlFHJQaqaQcYrD/fJIFyiiM4BJEm9QYQhPfrhEEwoFdKuBEVXx0N2M5hu7OAvfF7ekTsRNDBNB
+CSvbk0AMoGjaIG1K51aCXE5WufZu3n05SA3qwidLA8ZJ/2j2MZf4Yw8QyZ6hobp/CgPqhrl4gwI
RtLJufha2aSYO5FSPV9qFKP32algoYFc1C3zTJdVhwmGYPbsgg1xHAO62i28UMDzkOcDkknwNfk8
WbqX/oGZ4CIMG+Rk7FLu2RyW2LoUItNrQPzNMK7nOPhw/PxJv4U3JqZy03wjzoM9QImm6PL1Cpbn
x1834D5dZ2hjj9XYJAGexrDiGLx/2/DAdnTWFM/LH2sEDPtjNTsQ1Zhv8KSdf5ucIaRmBkGvvcvX
DDa4GYwtNJdjKOZYS1leIy7dfM9G/iY7yWhQoKfgXiFXCrLSjqosxg746BVSJH/1flBWALcEuBeO
WEAb/J4xNQbuoHMjfqnjwCzL3CkBFzgfGLzKz/2wFW8T6AGYQAWegmYna9Ju3O3jxCjNHf32Hoox
+5Ab+QK/GPanXaUixVnGjk9VjixtqAbOn062hvNBHVYZcMRrEozobqUOUNoAUubmy1iEU7wXlCE2
ELBec2T/SIbvR1pokBrvikEgVzFTECHe7KcrIgiLggQzGNYisbK/O0SfHj2kCuPMo2NgMyBnxDJ3
r5QgYupH5NMCC5iFyOSr/PLTeDEpSZhRQBeD/L7YeYGz9xxq5+2CuFKIVX5w/apaJlbpm8Trcd0b
NPXsPjV0tFdaaIdopTuFFGyHOmHKGRZi1r2pDcqz/gnk+qjLmKbwvPjW0qG0uRObbFGgsKT1zDi8
A0YjVghqz2+Xz+0MvztN2jj/XVg/bZjwCvszFACAHJ9iFzJv9V0N4GZOSDnMPx0Qlz+HUbrN6eo+
khj78AsKvzDa8zM2bsobGQQNHqxKBshNie3EY+X1SPaYVKo8dARSyTOu832aS1D3/is5P+oc6Nhm
u1VpmxrRGymKluMaOx9Hccevh4DyUXSoWPR/N2TpuAOOs0FS9/Y85ASNC+FprfpwdDsBvxnbS/q9
R5h+UsS6tH5/NDT+fOvTJKp7MmyJ02Hk7gyScvHDq3joc/Xuxrc66gVFoX+dwnJMqqAdwmKVWQUX
EG/oz4Q2Dai/J3LdtojrXyfwxdjGRWZr7dWlGEiFHYQeCtp8AAPXhAuynijG3YkakTvsXERekP9P
hDsAfWFlha4BuELAa5uTrn/pj3TEDYesjwF5GgAoonT5+h/NNdRe+/0y2KwZfpGcA2ZIo0fZs1zI
soQyBLjdK7GuXmlF6v3D/hHuWqq31VDt3Pub3dH0BFHidsCYSXdZxPWbxpRP9qLJxTcjKrE67tsM
h1jBIRtmYR8pYQWgy8DlrGQ8fXfhbCvz+FC+ZGwmhKB4K5Q/rh+navtbAT6PO4Sslr8rrnhho8Fo
jpmPFtnUajzKz4rWHF3I5kbdeFXdXyF/qyTCdy/rhGFNkeWLWXLXYPVGQ08WexE3aBr2Fbz7uOiv
UgYnWaz2/6yyNvYMVkPhn8xywhAJtJ+71unyn+MhWzfREK5w5xlRmpS099PFeWEgimzHOzXf1aJd
Z3eBspR5rptqg9c+pHP5vWJIqKth4NSJ2i1NGg59qHpYxLCh5df03Zf5+wo07/iu5H8ye3/OkTCN
bG99UU+Gb4dKkfoqw+JwMjSl/tE0t6/rmBOydBGptwvD7KptGgLlU2XNPwxtjn4Z2CDwbDCvJrGA
B357WVQhmgvJxDPO7g45seXfNeGXnIyiwpmfzQ9/TQ8foTqnq/VH9wNmPnNPXpCsxh1aMWCiYvsj
cnMEmSxanwbs7T4KpXLftlMzTYtpyw8Nw93RuvTT/jpiIgIOZFGomccmANsbY5WVwhYpZ4v+o8gq
ZFBJn/+xHD6bU7H6TwMpWzUIi9L/E1XXhWOfkmIbrpncKICPiu6N5Ft46l6QXS6Jjf1TS++wDOly
DHUfpTgoN4BCScNb69j7z+QJdpcUTMoSqLSbK4+Ld8jfh246CUNBhcYeTUC5f4ykPRG0Ryix2fHc
KTxGp8Gsjj5HzDwbcJS9Cv1114uM4xO9ZSMNIykbj5uyCjC8g2ATsg+weRib3CyPihAPQutg0SZk
pBJeyymajpLIS2HR6/amE8O9hkuwbT3yR4l68ZL6YEyoJ5P5gLelwMyUQ0ROV8kIpFTv9yXaG3BM
J9YZv7vNA5ntw4V5ZDspdwB8oBAGBIV6zAfWv6F9/VGPTmB0/196mLCgT0yzTYJA2Z4W2Y1TJ49J
rYsZV2Ur54YIPiFjnKBkGFFQHng0oCmKx5R9T3iCqTL7XJTVgI7RbVPFG8yKr/tCRmPczg7vvRQx
6W+QtU3YHx8Sa5Il+xeRxRK97fiTZCzCuT1juZxE+bqOMCbXb++lwO8P7fA35XAfaChzH4srMXgm
g6vu5Rq7kTzm9gXsIl0PT6JfJsSmSv+GLdvqk3Ur+DovrCuECSQumxb3A9N/wTe/mVuMWC8xQcRM
8gVa0qxkgUNSbb+HQIylMqUJLAO5qDwPcjM329bdksYUBvOrmHg9luTZXPiGICnHjdy7M4nnUZLH
XDxcjSQEU3z1h94+KiNxVAG7V6fWck2dikuRTzvVspx957PJ8N6gnI7xqJFKztCQyMzRj42kei4W
NbvqA+a2cDqHzXaLbclrRyKDP1K8RocuO5hV2RN4MJQmujaKDqLpVog7X4qrC0VFaT78FqchPgsW
ZTvzTGQXfcREYUwoqJl5a5LbRBiY51wCeqOYPYU4YwoABWolS0sPi5nweP2otE32eI3jGCD8xYqy
YSKyv0Ee9Cw8vLoZwshTU+hI1UdjgshxrIn9JNtjo8ghBBpvHYZ8ha38i9/xf5LmopzS8OU1LXKq
2NtXyDYTvgr6ah3xwPHwTQ+LK/hyOQMI/xMj9aZ68/SwWrbyBC3C3/QfsUfTIY0xvtafdC/P723Y
eC/h57f+ZcXvBBhkK/Bi4CQRHLh1L5V1eQG8mui+ot9VITMVRGX8ny8SUUeWcKX0Gijb8mF0BKq5
DBpIARDyvJtMdVc4iGCWsNT2mErGvuVhlGfyNyjG0nrAgF8NIM3KroWXwdkN2Lr+N4Az+XLuPAJJ
biIDzt3GI4ZrjVvBUMPYUP6OJSH+rc3Jmfj2/p6AJstngCYWvEEQBOZnu0hvTSpq9TA9AGxvg6jm
wtGp2ECAQnOzcHD0szC+I1kJng09jQLfLV6tBN2AzatSkyVMf1knVIWsn5Q0nVjc5Ku9fxitMv6Y
NhPpzgkRuMO1TnpwMhfrbe6UwN6c/4g9oSkIeeWpuadmoHDaueEcHG4j8ewnu0Yujq92da6HHMDR
y3W0+PVHqqFFgQ+bYodxrA/0TJlMxEcX5LTEDcdBWR/3+hpWfVxplYO3H1WAl2AU6q06VnoCmUpg
4v6LznLdHgoeV7Hl7QMK+Z66FmREsEcgaxP7qKTD1craRoPWYOHbmkzb0OZsTWRs/lCaCW2Q4PIX
r0fIxku/1whWkzHPjdnlpRFzMI3Kt8os6IM1zO1F+g3rkLphlYf4831VpBO6u/ljm797HHw26uq7
f/fLVWK6qzWm3snxzY203abDxWjKXi5yhJD58AvfXBksTFyBbWe+4fo667JfhdVW68gX5Keu32o/
cN2g8iLH1atoRTthw24JV1uutFZOoB+fiOTFnMnDhr9zF9tkhDZ9tgx0eH2JxJwpbC/wSHpGD/tZ
qPV0Loc5UQI/3R/RvhNf8StW63Z6DqDiY4yUZxtqu0wQXOJ/ItrW9KZ6Yidiw4/cnIFkzczYMZ3y
qU+IMSQgTyIqRWefVBNCoTK2pXPjQlQO8OgQRJynlTkux5AOq2O/Nga9sYrGRvQbQNj2ks6HCGhP
BbasP5cCuqCYlltgmTrAW4ZHXa9eqSz+BSzauDhR67tqZD8l/f2WQT06keNbeH1ymfkRFHh7jIcn
gWvwycGIKqrioCiQbZWLnUzbMFsbNljW+x0HUFKzt1HHFYPz0+dy7Xsehk0gE7fW3NC2j9FX8xwD
mlfNnzTYS0rqMFh0Jahdu62kC5KT5f+w+BgbC03zkgPD2wfAB1zgTJMseT/Mos2bwY5UPFr0ta/u
6TAsenlAx0jk5t3jWwrwxrwQh3eDRTJ6otfE4lkbRHIQL01/jD7XZ2lCUJ1UjaZ9oZ7iPItSw0uQ
WZfNMj4xQ9EoSiWFRYSV3iVpbC9sMiXGAB/3vOqV5r1wonVJSpKQUy2XpEZNebV3cxL24VaOiwOs
6vJRajRDDA1tdrJPJk8LTcxdsS8KBb0jGirTbwMGSmtr7Xi/hDE7n41WoC+Xh7WlLOefI57HU97c
O3YJgiPOKDkH1YEokHSXU/6MSwDZhjWsRU95hgentXjyoVXsoNsEKuAKaTUSNvbmi8ZfZohRiiLE
tnbN6VKE9hxqGVUwSEhntK7+ImLdKsTK2g4HQOq0hfIGpc0ymhCT5+Q4YDbsZJZ4rU0pL8knDiQe
GaXGGrZhwn76LL7axCq02CYqVUcX1sWFzwpfpPfTfms62+2N9+KDZZs5r7HHjpsg9SYrwVmACfqe
FAkCkAIHbNXYz7G6oUxKy9wkYPbHHrGG46u4A9wA7ZBJ+KTyu4sw91s/OvyzCD2Hh67PbyCNpEj3
sUL08AF3c2KrMqHKZbdq38CuuDKNPJd6K2RGjq1yGGwAOLO0lLCp2r8hodO5F/Ok84B5JgFrRrc9
Q3S4O6wu9fXI1/4+FEhgdqC76s8FMFI4Y0YgV+fWnLSfvZO1VuSt7xDZiIybil1ks/Wm/jjKgI/Z
1tpqe3ocbgRch7ZuF3zmOV/rFLznOjIQXwzyyF7x4dsHiR/4BiSYoqOIqrVNgFj5UiTFIB1RtnYk
yXtJNY78Bbkig8+JP3wM32es/VyeaKvfQdxKbzMSAdssPZuwX0Tf6RhMp2aJexe+NXNJQcfsaWrv
f+pMlDLnY/svW56Qz7nkaC3SsgJLxvveYESxrWGOYXgF9k58xtJURy+cSWqyriouZYbgOHYVVjTM
Ie+1U5dfQFm4K6CZcQI11J9wtZJWdewEbckjd5zebShRXagOKMxB7Caqr0fAAz7BSNw9LaXAzEbX
UmINGy3N0SLxz6bohXFl/K/BEJxry6ReBQH5lzf4XcW0aOU5THe9yA6SK5HJ0T1tgxUArLl12OAV
7cM7VrvIEM52kq6cJCNCOItTD50Md5xkmjmKmkjFltXznvMHpGgxI+BwJv4EP1mA0G4cFGmrkd1+
2XTBupCBSc00LPL0a7Apvayg+9Wod4aWa0PwcxCQa61jj2XOuY57PKZbK+L6Gp+92kHNWdMGAidm
xoeIpcWTbKcc///CG5Tf7BJlXVAJoM0Z33paLPU42gmh6F7seynAxPrYM1GCQISY6NK+7CZzeTfT
f8Tq2Hkk6n4N8IjDqklKejhjLW4Jjq6bPjbVgRpdCp0l3vayG9joQuu0sDEJm04Mc4iHiqRidkM6
GUvLpBR0BPfXgAKMhFdNLjxii0U1OffWFG90sppP655XVoZJFCQ2iGN8TNkTNRGkqGPCapx60PMx
8HouMnp140PLneG18gTB7NUEK6s4BdUk2cG5nUWC7glafbA4BazbAAKWCUuVyKrSJSTn9iRBo+20
akfTX0FmbYGjvpaMgwQG6IaRj+WTq8WXIlBRiKsmvvXFtmOok30qkFZQGVywQgRlysyKHRbLSSmL
jDgB3ClJcRodSoXCoqvShB9dTLS/vlprSOrrcgr29LSzWtiW7bq5Jc5wyjg1tz31N9pk7du95n3g
+I/us0psveL+7dBEwpLYZ6Szre4L4mOy4JipOq8ULQVflihIzfoLeWY5BC/43YICQZU5qsSatRNC
IAqggIhc623fjN6CKzB31xGkKsOf2kdnXb+M5Qqo7oL/Jh0YLnF/0G6bEdnPaciLNzz2qR5BdAU+
kcc1cDzRFjSG2a4Xl1raOijOkmXam2zb0b+RQds7dP85DA4o5By7AAK+9ehuJAP675ziQW/ehNP1
QoIAC8rdfi2uIXsP9i4zLsmkWtZLlCZU59ZgwFeBOh1a0HpxEwEGJzVvhi/sCb9zm8XyoIUppJoE
kQ+GcIGGzDiOfhq4NhmBTDs8qeAsMtMQMe9S1FHgOe8qli+t7gGiThrl7LsDm+S1kFAklHS72ZMu
WfNpuVIAvEoZmYPSbhnYZ0j60y8V/EZeXnPqzmb4lzvamzcsi292cgs5aVKfZRYK1SKx4seIVK5r
aErOp/i0ArWRATrvgojkW4CSrop1lhH/XlezyjdArremSzpn2+/mTftDBTgwsXxYaakjNlTM0ScS
nlpNdYhFJB6gxibBcZX+p19MzK7aMVKOxaOrOL7FhuHoZkNPd29ncrf6HfZCSCPgK6fcDxvN2z1G
X5jL0TK05u6g/4jU3zgGhPsaBEc4KJALl4Su53QPjDiOc4XmsGFLPk1tJKnz92vEHLVkkFs2X2at
HkzYyy6F/GHcpekiimo8f0GZ4Hs/fCLUWJeSlL0HbUmRKHh3XARzPPE/GNkm7k4VB9B1L/r4/Blg
qbtsRxpOaziyU8OoTgWBMAS7xfYdavohlpxyP9SbQT7yaq+z89vnOD9MfFHdlMKhlo0FyC98ngxh
Go23m/bfB8tdovXwEEt4p77zDqAcnOjLMGTH9dM1xrYY6XAiB/mhE8gpkhC7KknIwcZ2AEr08FWx
uhTVoujF/fR731rxCWBgmVl7EDdXMarhu0d1v0dFPAiAVdZ59/eZ3Z+uuXhPy45tn3VQVCJfmHu9
Qry+RVhO/s6CaiZsqqhx+0qyMcWstHmd0goIaHfZa5FASYLknD5+ZR2/DKNlMxHrdwf8iPnE2SdO
FCOEHqmdxZ0h4ehOXel5sKudcn1HKIQUjrPPaQLsHoYB15KEZjyIRlw5u3vkG/uwjhMK4jpsd7Dl
oN9zpRMJYv24ZU6WtFDZpZ67aWj31BdrijgMd2Um38pWQFVLqV5NCIBcJzvNTF9XZ2YldpLtm1DQ
Wd4+3sUNivcbnWqt8pFsoXzERrAVKswjg5hQHh4MRP4LoHgWmmQC6/ML+f/fIg5dEIeZT6+3q4lw
ReQYnZRwnTpI1aIx3k5qEUjBarcsRYk+jn1kSRl4BHcdm61ueoyu7oKFJ8UsHKbPceXv9X//BxU3
6WRjv7cI9zBBGw6eiCcOCyF4TKS7Efxusx6VoyBZmnvYlgbn+8isxzkGllR+wouK92aL2hMT5+hN
b0x5VetgyDHsTFfoxfJ0gB4Os5Cfw3OnXVwGLVlJT3NGz9GZz8M/MNibRyunEjKZCU1wyORfg7e6
d/eV4iHC6WykSsDwsDzAkQ+2zIYnuT/C849/cKlF/khoIXSat9VF0e83IRwqcpGm9lVltwZegnbx
PeCySiWL7GCgq8XSSWVi4NW5+eZreBTTB4VoyIHbPbFgkrLSShdhIyfyYJeHAVqhPxgR0VoQWHfP
ZEPqDwC5w6oGds0l/cEg+5eSU+qEBFwXO1IrQxuPFmNOz88DIMw85LOLEvtpQ79Hh9K3shmrZv08
ZEzoiOudx1USaa+21YdyeKXuvT1ZsFAJbcgei7aE9LeM34G5RiI9+JKqwSRTh2yCpsyXNDkpFwUK
YQMsDLW0GcQwJtzMx9UCWTn1zqFRoYPYIDtofck+H7F+EVGLICdsqtCli6fDodWnyIL2CwiQ5yLS
LM9JXulZtUujNRu72knqEyf/4SpHGLvfzrNy6P3z476KYVdjO76vSQWv1/cui5N/kAFolb9dofO0
Z05W4PMZ3lTG10LR5JZI06eWTGJhIG/8Niqo1S834Z8fWYV43JvszWO8wVKLVJMni2puzXVTp9Y8
hqdn44Vb2wUYdO/NFCveln/lW/UbMc+ATb+ZoO8SEYWaJHNjD38TrsNQr3D3EPmrqO/md4UdLunY
VVun4yuvmJgKS7bXcYl4xjt/Sd9/b0thagi91GcqZOI8En80Of298Sv7+pzCJ1F06VfujT2+j4O8
/y0lepmZ3Dyx9gmy8p1xsni+amRq5Vu4PyiXqmd7bGaaDwiUzQyLp6Ggt1/rR9eTX4Ai8RU7a7RD
vHcWZsJInrMdRWwSKoNABe295wjg2Dpscvh/eZ1caDC26cfE46MonJXBx8Hr5J6NZ09X0V0iShwG
61CLTnyoKniQgNFFLUrAQoR6XJcbDLTBLAVW/ZCEs5xK246x88jslgCmp/aG/UeM60MfiEmeOxRp
UUnD5OZ8JMYjHROSURxLMFNHEN9dPiU1S3ko0jQtl752uU8+FX6kLulh8tp6PuWNtaaDIVdGXMOt
P2T+r0uHozgX9O9pCbjNEwYykrDa8jV88+LJJZQwXHuodNfuF17UXCdgSPdMKC+C0L5qGW1YPSvn
E8d/NoV4cuJG82wE9VripHKo0V6Y5A+/E8WQ5RlpGiAxFzD2uBIB+1cW27huvQw7pGvsbBUGYYie
IH7WXd8vlpmndk17BZ3Afbd3emJCQYQWsOZSGa4Mf4bfP9xcpsScVa/bk77q6JmqvwlbtDLAc1jo
gdUEkMuaMREaWLWBSAwXVgS9cFSPO7/pUvnPECEfJWOBGVLaHP4G+9QTpNxQvL4X7W/r1ykvh157
FzWoUuCfRR5KXWd+to9qWsdwm+jqYmk1hmGdZZ43jD7TUGfAvkciM9NqNxbIDSIDwmVUQKbX0WC4
vQji+vEMFIYFtQqnvs9uE0FcjukVttjFq04BbZibqsGv1z49bivJ8lQj7UG6vkS0Gfp5+nsAWwFA
FqZHpMF7l/9uT8MXQSJnBRO2tDBDQa5PTPl7/oEJnVJBCUOBKQf1NGYdpFEDpWsAIYfQLWUF4GFZ
VwNtLoraDZTo3CM9czS9R8WwUJy8ngzSd7tT216/hzMWci4Lgw+Odfomdr/5mNEmXT6FKMCbpRpk
lmgPvofsR0SmaITuAcJf2v9lDQtjpqZRe/eF7CcuPbhOl52gA4fXXlpdiuRG769vg0oR4A9U2BYO
CIIux5G2JAjTZmiGlDr8pTv09gQNsnrpA3+xFnNwcpaCLflgc+5PBVsYtjMFFkFxkxeRRgDAVKAT
nl8uTKniH8HlPoHouRwDJyEbJs/cvUh9dTruTrKBefi5NfVBQiMqKnAcmZb8BbdoZtbU1IQCznnT
WB29S0U3MWD+ijpWNpbialieRFWFiCkmO9BWO26vU1y0fsgpg/2k1RV/OwpKf7FYum/NQ3HTKnBM
WAKT3CMouXQ84evDXkplGqmEfmXk7yZ/zQPa0GfPQwpWRwbMV6uqXf7wteUMQFhlV8tdIZaH2RwG
liGU1dzRIeCpPi56OOTM33J6SYuq5ZPswNH744n9IWmGbSq+AcI0qtWuYttdKBaYBjEx7hEKQ5iK
ymwJwW8DkyQ0tsg1gt726AxvxzLukj6vwTgaOx9Cu1tUd7attSoGI1ZkD+cdzO2ub8C3xPNRTLYD
9sViH4YyoyjKiWdopZ/dZkkR4zFaEicJTE9mk8gp9CEjCamx+srgfruY+56/DU/SKhGRIDHPBF9D
sGkv7fFqHH/zdg5ZhJSMDYpILHW2EfVP+GVe4bjQJywSYjuLvU39Xufnz7n53P5mXM4axKtC86cy
0LR8wjWyU86wfCVjC1/gdyS6rqStq79g4C9CROWwq7bi2nFQYrFihohDdLrnk2V5XuqYyFPHV5XP
nyB3YzwhnPe+SqUbxpthvs3LxNvNlTsp8Y/kIOA4KrUvaHSy7liJiCvBErUUxEUvIH+vEgIoh3hj
Wrsco4l2jUocqZhllioH7ddPCC6aYyG4zNtCR2i5rwdt2yLbQHeP4+el6wLVKdrk5CUuXB0hVnZK
iAb6DTrQE25ejtCfor9LHkp1DrhkIFqvVD85l0Bv9pjDsTXxWutIhyoJcuRw2Mj1Iz+cEM8FXF4l
dheIwLU6ZTAlZ1MTgQO4JjJ/lkoGcrmwpEkuJMO5BX7XtaY+B1QAej4GNPUZxd4q9dygKa9lbY5p
bzYmJA616FFImU9fiMyVPH+EIJx24NIVPPKskk0dCD1nLVpSJLbv4xDI604/SREtfxJguN7MP17J
AibVcG0P/FM6fumtybM5QsYFhudy5JNvp538tB4/3IGQzCA1IIyJJi4yVHrzJh6tmdZyXbHX0jVW
ZHAIjivRzokGPIfkRWvSQ2IGjl5UUKjEEFj8i7P5de4Y7XES1TAAtcd9HtgFyqF7ZnB/Piqj6KkN
xjmzWVmpyZfmgHGMdGBAj495knEb/JwDEfrFmrwQXn5pxOEfo6hGPB0GZUhy22YpgklFMv0GgPvn
MTNmkUNqkvIEtpoE3FPzL+TlP0GySw8DphaTqSjGzsZp31DrfluP9VMEufpf9QNGSQF/S1qo2Irn
4qvoM8dNHELT8t1YMaVo1TDLi32bQaRq2/cdEAKAZbYao3vJ2vtJ1xrsJdBkTY0eJDlW8+n1aTpW
FON1gDcqY469sB/BQpXwMjFScc0cIeP9Qa2Kxmfk5vSHU4kxdtWBLEVuUQBV5d3yGND0C+jJU4Ic
P0aRAmi5ms9a/03ZS1XYhAQliF5VvBMgGm+txqiU3WA+QsVCNqZYKP08W/oOrlK4d1V2+9oIzqhS
xdJXC6kR0wquiZhwnVuljOv64gDPQZBBw9eszkVR08X8k4+s/4Yqx2meNenSNP/3N5QtRS1IeFnY
/RvVBAWCL5zJq3AlhJ+seAoOoRHNACyVKhN4joLDgMrPYdgyXXsTrwJL0XD1TqapzBmbzUM6+G+P
IhqcRgXav0LpWy3yv/hZwWcWC9zmocUi2OFXp4icWcYQ5E21GF1zIlGuKM7YEqOBNnY2AB5sFYlv
mFNdqYMqJj2Du+foIt1j9tYwtE3RuMwNDvEImOzUUECWBryOmrDg4CcExyRbEGFq3j0dQiEyVOcL
UaMFk9GF7O4+AyEbjd0zM7BPnKl/59GiB/jbU9iojmIgSIJpB7OvW6/+mFPl0kQvhSS9i7QAmT8R
t1BWOeMIvKRLrC9yBA1ivqe871DzDdV/SEHj48A+kA+zV+BNs8BceVwRPTMnkQoe0XdqztFy4gZS
1hRDCEiBddlYcenskJnuOwo40tXnHFLnnY5wkpYrGArh6/lmoK8buhQtG9/LoWxm/5AGKRpXq7gc
2p2VHfZLhnRu4uULYx0HdzFOGzMd5+znw21Xc76XZGpwEdWho0BnS/fr2xkXkclILKLHZVKQCr6U
by16gLMqbBC1Q+8a0diJIdvL05RNWsQtNm6Ol4ABu2RxxtdU2Qeze+i3SitperLOQaWNMnZz/r3b
X1TRYSz3k2Dwc/nauT55BSYDJgysgCzD936d503Wtm+tCGuk7DSPxc1ZX/Ve9K/5pasMAOOsbrog
zTTunpPeWgrAZCyJsnQoxFh4Q/wOXV7BoTIIqSRmo2E7Ghq2XKvuUZ3XCWMajgpb3Hh8+hx+2N3n
g4DHn9m/uGQOOa9lsm4BJfnc/sEoFP+9Wd6yYkzFuaYLe6vhUEk9EI9oEnQRe03Xvg4R28AiVIKB
dd8/xCdJmj7W/vxzKTdjGAUmnkCkhoCyAqhajBzuQzdu9HqJaTYLnYOMwhiEw6/XWRQ9g8kyBiQX
AUrhtumvkbquKSXplVMPZg35YafOOmyBknm5XCWDitVdEz9P/mGJpmuLKdxMSr0LvgA/34U2OiCe
U/j8JjtRmGtgOS+8NVIuamUVPTvm0EQzshhvjAEIoL2ILKVBaKQKGwDkaZjGQb/Q/EbFLBKfdMuX
YmSPwGBctUakhJr90+gNiTkJ6MMPt6NN8uDnmmPpiFBzBjd7KQXSyPigFBOR9PaYGpfUa19tzGtJ
pZhWcyGHqSOjeXdLP/+VK77baWTy5jvZkHrvyAQuMEHet8Bx92lxGANwjBZPh7cBjA4wn69emWkW
Ui1G7q1iD1B6wlYJ8I6UBKnmBzUhbLeI8Yjx9vMU5IDHH+44+bYc+Zm7uazL7/yuhPzGngLGzlW/
DiTXxJ5Rec6ZuqYH2cTkfHe+mUJaN0kozFrYRaabblGqQ0zCrJy6HgNg44nv2yskiMxFDcuRXlyi
O38XGebB2xFiXoQIpipvrqR/BvhvWno3BeKNOnK6V8tEcB0gPiVtrzMSF1NVCi18L0YRgEuyNgZS
Tg7V5jOgW+YjO9P3eqkQbtyyjM5ZQwbHwpvCoINOXL+Gw6cQh8a/tzhTvAF9z8VZdo6ZZPPUW4uz
QitToXXSkZH5GNW1oUQdRh2oukIX0VueKc2LSx1kgOGZ5cvHn5TfMRJEC9mMuag2C2vpQX8UoTtI
zzvxoyilmaYpMzJ81ufYG3/NKRGBlnkBy8L0bgU25DyxlDnAyIkxw74HZ/M0g7erVSawfWwvweHZ
qJI7CTD8l4Pmgmcf4qbBQIg9fXy3ULKG+9knUPErUWIo30pnhxMq32YXvAtqmHEEMp38gb3fIVzZ
NHGogCEhrQW4qn7ZpPkCIyWcdmj2H2B4xDeHNzCKDfuX+7pxSsalpEPeklWqdoKBuL+ZBa4DqDQ7
THwtTvIpFCnRFL5NlYtpN0NoP58Lkw5nv8urK/x70M/PODxqHcBPHMm4Y4wQrgTY4QJIh2OxH1EV
GoX4O1FkFs5xyfIBR66+TmUXlXrVnQDI3kk803RfN6Prz/xz2ggQ83mwLKSzkGgZVkXSbGo1T/bc
LzvhdA9863sQXyBsZ9Fm5LoXn0XNo9T/mitEYJNqnWoIpnY82sr1gEyf76aKtX7O2T656YWgl8kJ
gO98Qi8NpH9913+Ts1KKqbUpirQw6RdCRkWDd/Zm0/CAZTMLbG2I9kbC4kE8oJeg9y3AsljplfJC
Je0swEVzNXMh0rDKc2yna1toVwhww2/K7h7GbRBTT+II6/8KBR7/9CMjG7T8aaT5y1gJNR/MneX6
DWFS6AO7DTZ6RJ58NrpoaPZCL6l9b8Z1uZA0o4OD5CpD196RnFimcFHU+zKqwJSzBlUH1HMfTnc2
LKmE4fG0XhkaQwBFKvI/HgcwXWQdMzJly9CzcqcKC7t7YKd//+2nF37jx/2/kYP0DisexULUPEgU
ujTp0tJecgf46gxfpdj05le58pn2WKVudQRNHjnDydPJlNML8OTHfU/RtQlWv5ax0QocE4570Ggg
e3wLLrO15F1Z4/KL5XNkmP5qsqFiuETKd4Nd4OTtkrBgxsQNlTRh87olL4l2bwRjWIV/lxtnP7aq
r9b1ufvBz1dN8NhnM+Ztka3earCsozkagYScjRe5cWv9UBYvS5OWMw8+huSQuYwYCkbLQ20NksA6
2/komTk5lcCsGueKLLqdHAJXdqfKodpc6hesuXHRGrLCaD53KqfZqNRu28zn1KX/NMwLjSI4RtzY
aorbyuSVVBmrNK+S68hXfSfuYLG6hxaTZHt79aSUiafIPd3stSdndu0UeQ01vSGzxkXc8JBmpIhj
gc60pBUd8s9YPgnKvh4U/fvpHc32pKmt2/BXNBaZ4Hz8zTK39CSo3jNL/dGH+dPsTIkM4myQp61M
etkmUw1j26lZQmYQxEKlRd00wkfFKvQl8GwgrEInFXh+kuMjA6YsfYwnCrU8GFvnDmmnKle++gH8
RpRNko8heDM2JFjwvLD+D6Znnhmm1pKFbMoE4fdWWzO9LZe3TO8zxHoVZtCF5RFRHdt3ZRvanukf
rxtCGrvS8zBXm1XlZInn3xXp+Rrl5w7tieRoTCNiE4YLrk5eXBfhl/7u+ZzkV5QkY8q96EH9dl2x
p8ChAWncVoGFwR5OGYqWxVoYns7SPNJAeL8sBrnoNW8mdbHZo+5M4kGVqj8og1BwvjtLaKM/s/OM
3Wzh+symcYxbtbsRVkAGbrnqW12jkXVMkCd6Fw3BqcKmxOMRMF6OMMnN6wuQXv8a4UIA9agtSxc+
BE45EWL2zxOjQmZ+YeWLbSEI+tCwcS5zT9JBIxdXDlYq+Pd8nyr122E3Z51nl6N5CfXGY2ADqSPS
sFxBmkWjvUG8asFYInmatXas9afRfStvwT9Il2RXqatmiqBHChWPleMVfpqOpoRW298v4XPmsprN
fpPVZWtShESMdSwk7uHC5aRBXLz7FdZ7yIavClnspkZgx4oUNMJFevxdAmyWcBE9Zo8Kmy7qnnt6
XTFxzJa/o9pYk5a/JwlIR7/pw+94Re6g6yU+joUi97ROZb9DkWBMlSV4s7V9TbpEKj+C1Jf6wt+P
D0qt8b2Vk8gYWi7H/zEvf6A+C1EjXVACVsRIAMCdCcJna6gWxFmXLmQhf77+Kf3bcK+wgO0HvOZV
t/ZBy458jZgAep85I7cTfMGCrEfkJRS+Za3eHFCWIKwOwb7DizJUHl6tUn8QMqvwf11Jdugfl23z
nPFdDEoRfFLH03IjuCXof4N8uKPEttmfTrKwUW1eKnTjTS3UE8cdPYFwzzaddDE4BbF37Nx60NDm
pJUMFpYHVDaH3P5pa0Q9I6GI1Si2S8SzyTumMk9MJvnwxJAcTX8V3bIWQVpp6udaviEuCBVGSalr
iGPvb/DA07GJBGAz46EVhv0+GmGAmjQ+6itH0rZAge6W3XuIpmcLjRTDSqn//PRVOra+d65tEIGG
5DcnYOVMjxHDCwICXrlBh3eKWHjewcLzbbxQhgpCJAsIh2/Qnsw/xL7zj7CKJjC7ZkmswzSuLSks
P+wtdqBX/cN7YlTpj6+IamfmbjRtv40eM6+GAAvq+o2vZKeP+l7nWTtaqZfGNwCcBqbuTQKLF4Z0
dEfvt1qmV9TRKw+o4UefUGdPjokvVUmTq6gPRIupDlhknQXERyueNKQV+srUXr6Z3/VOY70DBJps
nXcJPz1PXZgq5BiYr0nz2oTbXnQD1MRBk0reqHBhb1GJNi67KhgtbZmuVn+VmiWyoZ++ywc3clNG
MN3ic6ny3vSIPnVvefxx6RZEzM06MvO2h/lMHswQQy9YdzgMuDTVHvnEHkalG+RM0vqNv16lJ4G+
7ALEtDEmmRCsJMPnbc0ZPeFxYVuicJ2kkfWWIavBfHzEn43D7tRKjfNFZRhSyn5qF45zuoF6u6vv
YeEeAeSYpzf2SjJ/hJoMpkBTcoGPxpQAb51ruh2lAhD5FODRA8lYB9z5Llc38o0RjOZlj1uXiQr+
/RhPG0ZaKa7VtHajH4VD28H4Al36scOqvKCqM+dsK42XaKDv8sUVXgfL/BPvVMUiwA/BlZu4TQos
VMpv+Q7TTHDWu8b0W2YnlHTxS9P1jqixw1VrsTjqtC21l9OPm+hQXrUVwHN9HZHpq0gaXZ2DWUk0
jFBhCimmf85ETlMLaOAChzlGc8tsqW44BmeOpHulKqXdtFBFcZfduRNifwPxc+Ks0Fu479JBOrJn
yIyqegOahI6WtSVLcU0tKXeX6A6vMRDbC8xqkCB4v3GF7e41YyMs4OHXOqzO6yRDnP+3b0+BhJYr
SVAxHUujWjoM02uKkqvEID8qNDjPX3Q8e+zBUvxVtEu4Mk17aoufBVmEcdihHQg2xtNttgXeq9DC
KI+IqQR0fsOq/+Cj0vKMYME6k9o6c5V3pJ7H5p4FMQjrne9RXCq6Mvs+Le9HUkRU3AMYeGx2cWne
k98LqsFLwDS4jKX6ardbUlx3sno5TLLonkZFJBCyyt/9jOMkNhCR+pmX+sKcx4bITSURL6EZTOAU
AUZWqdAiPMgUwB24nFnBIHMrdgopXqQV0E/H6QOLwPhASA0pGRLumwAk9tGXS8IcFjcy+Q3OpU2e
lPGBjzr134REhf+Y57JRhNIvDGq9HMdT3flizoXurd4gSansQyrh640bxEz62fT/2dgPfqSHNKVx
2+Q8uQRBANZvpPiSpUn2/NsR/JG2NxJM7bwbC4U2/0FqBbWG9zk9hlGt4wmPgr4LOlHAmVmiTmPt
zWI5zI0Avsjkv4y4ODG82qTXad4vCr2NTvSqMwAedjgGaqPAPkMdN42HFbrERovHUiLbU37WC3qe
PRXDkFd0ZWHOvCTdNfYHT6v1ZanRCt4P7v7gHeFXwZ9GiDoXfRPkkaLeNl93p4hh9mN3KaTKpJLU
ni0VZUSd6TCIYFbR8t8ubiAtH5cIY6yOJKPQpTJtoH4mvPQMaC7gToC9+QJpRTSdcA2HW8/gTCCR
kG5V4NhMEVMclW1CYWauVHTr5SQAr7137q4hoP7q6tJ3hUtMVHwJFhxNSe9G90zgmd8lKWGdoXEE
pre4mGGmtjb6bAwqLS48AiPo8un2fdur0GJlg/ncHPodsksxUY73NauJFRqlLFF50PF6oupNjEYG
GLaM+8s0phIKi6jcV0ocW4Vrr6iTGVU8GxK1QppAAyb4i+L7fV/azycv5P2zhVWu0zGMesomuJJP
E3cGJyEMOe0dxF8ejXIeBroC1z3WqAHyoV/R9dHmFfCPDgSL4/ewBop9v3JzN2c3ngw07vanLALE
rGT57Tt9jPYwLvKBIs1jKLbe9M+kcRY5V3YWJ42ePKANjiTmdVcPSF7lwpN6+UC61VOsPO6p7Ebe
ORnJCJDkZRUJQeIA5qF7/gNjF3j1NttIK9VwaOsK/dXAoi0r2xSlAo4kT/2q1si9VrfGzqHLowca
pDWR6vLHbY3clYQCUbchlLvMnNwyuV8BaY1jc+8GVwwzgIcizGFcB7K9lhekZmy7GcvDB9rZ8Dj8
zLfCQQYe/i/gxhQWNfJiG/F7A5qCiUPr/IlAJfqe//muZ8kXD6t6v7BHlW912NWWjlYQhSKJ4/3w
TwHzQheyxbA9/2OKGeJKfElWpmFh6IqL6XLRePGZivbeDstt20H2rE3KdlDCFkreJer7sPXHGGFN
v7tq3tqRgEzosE+5QJwkP8OCb+LIqArpOKyqYj+zoFi/faalmFliQWLjjG/yDL3AX/DHWfGd4Rti
NneVuWYJZ3bOlFLTHs80sN9gvWBrl8xEtwNFL1KSdtGkIjvr9z6FciaZAUDMF4zwaw53ktHCS0I9
mpOAX73VFInvVnfs7EzMrWmdksVHQ2xwdGkxYWysZVy7zwkRaMt4QZ0R+I9iowrm/+ZnssoJCBTR
/cmT5ikQc1mOjnlerzw1/Pa1Cr6JXn6Y74aG1l8S9sPvFVhrAPSvkq0qumfniybQGVHUzM94/Ztp
ofSMCoTaoDUhiUy88XtN80Rn6CZbqj8y0nMSK+hqykoOH/LcR89mNDbh/1wos/tBL4FmOETL3VdW
vxCijQJlX1wfLs0j0oBYFqyIIqaEqlLzSr8JfsPv6cKKJcJj4i4viHwtAg9pokT0AkJa42N3KnyH
HPIzFZyEXyCXYTr0Th5IQsvxl/AuivGSsGyHOy0PKpnFG7CYFkAB+17CbCtzVtQNIpCGPHSKlXfm
ySr0dvLhglB7F93ZJPvRA5CBVJwMp1dpLKsfY/tGhAI7hScQf7QvehngPlAGkCU2J4NlFPqo6ljJ
dZs5DoS81snQM+mYQX/uraOI+klmNG3FZvTQ1UIFkvIqqBfXimHWsOz+Ge1Jtcwh0FjZB2tfnPz5
Z65CBosdfKpghIjn6jx2dZrCNfdVhIkLFjOZXy81TN6stGrctoJlfxEJQmmyaHIvSPVQZCMih6vw
ph5gLBx1zINzqeOamkng1XSX1MLr918obRJUl4R/nopq5wiq2Riq/F94exIsIHvp9nIzIt4NK3S2
p+B+j4e6DX+GcRIDOtsdAfoOHn+PW7o9pxf4UGRzkKU3vQRnSUnE7JVAUhCGuXYc8iOsc8ajn46i
1kvy3TXTYqoPwEP/XIujeHlX3OHKBHp46kbsbyW9+9RAG+JNDyPyDpuSoMcaTdPFlIsjOJVrhvpx
65nHc4Yxvtd8Y1isc8tm1Kb2FoaEjhvIN82jfHe3pdIaQCvPcTfuV7WIiQrmwj7ydaUaQcA+JiFZ
Nn0K75rvFIksPrchf9ZFZ76VeBC0tVfhA3nRw8/DQK+iaODhfpfEZDSlQ67pcEV/u4uPNuwAKWFG
eRu2nikYqDmCoP6milsdn0B97u48jcjZwF9qwGgPRKUrBA8ltxxSMoLBz/P6P1BAVj56PK7rfvqC
bfcGImWOx+RvzTjfGV3cGZerI6m+bdVvB0FHYpnRggXWlOuiqtDY1GiYLgZGQD87lD+q2iRLcz/c
EShPjephcUoo8iYBuv0Olb73hFP3hdlhN9WmvwwjNnLeHgJ3e+mfcni/SdJ6iWjFOCCeHPLCUyv9
aPbsa3GTzUM7t0/XLeCMUam3ardkmZZtvDM8uPfWwhF0msSwAkrImE6JobasOyIl0s8259kq8VxC
mvgBE50m54//iYHB1E1COSfkxMyAxKbQoJgW3J5QTFXUJJ7p2QvmL8ZHU0f5RUfUsKwl/7e5w4M+
LuqBq+AJMBRAbHqZwM0x61gycxObj4/frl6UlG30mxydOtMhzpR0DQcjxT6vfzbPuNgSzrn5r3eQ
EUDYQBwrNDwI7vCWFpxnIyOOO5wuc3WFkkT5nACFeTc9bTogIOZznQkkPkeZA8IM9iX6nKGy9VXB
WHydHX1xza9MbbW0TEgViiSGWnGMZEt4tC6JK/62Kcg8xwnXQfV8rxlVgBv7gICngY9dU/7b4ukL
Vu8xdxlZcrAuMdzULEonO/RNAgROeZ0BeqlV8lyXoquvDBU20AzTvMt7K24kJVxGE2U9V0W8fFV7
JnU7sbFNuxs9BD3zjIinFT7CC5fuyNBjpsLaD7DRZ4GO4z48v7a1AfCJQrzRmoi0avpvV6GfI478
HeAAIDR79BBdINE8QH52sJnY33uL4aYXHSledPW1iltRIb1qsTcgNp8i8ZIHWxnjAU66BaIKoalW
tnK29quE9MbFsGNwphUQvvefgJQfa6TBSl3PMbt6X2qjW+XvhqLa8z5WIcb6BJaDyckca4qAHW3N
BFWZE0CAOP/KHHXs8PHGwCPyb6yThcAzGQ3DKuDLzBUCqq4fR8nb0jIqPBWTtbElZiAZTawz29Fn
Vo7zSecd2XxC34jXzNxkyqHys0Ec3rzY5nBt+Ta0apA8vq/+BDDpbazRjtQX5jw8Dd8KOzPjPWZL
j7G0Z7KlL2Rxy9Q+sPY2qgXIATmnVB7e5dNCMrgu7qbk80sYWWR2zPpEodNoH+NCU8gQl9RNyy7w
jJRGguGjin50fmpr4JbnXUzqpj7EYGz3SDo8ZEKoVR/G8QraUKwAftObFeZq0XzVZRmls6j6oS/T
Hp6bn9sytpFpmBZOem32I9Pqv/NbwPFkxNEPriHqZD5A+NdNnpJ4KsBcWbZvbFaTTQhv1j+68VnT
LcEMWLikU8qn8fmoGggVOQpBgDzOwBMNSLxqlSYIwCJOeT+3QxAbBtu5ChhNE6au6LJ3urz3ug7f
i8lRQ0CbNgzug/6fA3/+RMIaHz3U33S/A5JgPYpF+iQ2OK+fzqClLYz8zsAePeFZuOv5dUjBtWHo
Jc0pIojiNQ/5uwleYxnSMKJ3pui9WQU92y1COglGoJMgTqfsmiWpJMMMrg5bKfIJPicpymfjLTsH
53rO1V4mNEKFlV+r1draFSaE+DIiafc7YEtbU8q5ap22YOu2+ywrGKiCghwbrdC6F0T1cy7dt02y
tDCtATtINxVIdU9c8imXELTbJ30hmtpOdtz5OEYsALbW1wa3uMv2QfApcqQEHODDXgfvZzpoBm3N
m4lwGEZMdhY9Y09LauwKlpvSGRBVDBsBVdduVkT5JwNvH5f9OU45ddbu8OAN9IFuj34U9A6ldR2l
H9KmyswKlfaRoSId3K0oT9Oro+Bijl8O/oLPSn7RkrnAHaEP8AeG73HFhvoLLEGe6QZ/LOCumorD
c0l5Elmw/9sROTlCq/B0p3XWhzAkWH4zzb4b3QJQO9yNpSTybRfi1ky1pZqJOtVU49D4vjdz7qsQ
/rNwCka6mpxt6kpxT4VtSTp2QT8lpDkz2ArhQ/bHoLoaOfAdDtuPrnnqgfojYJoRx1aEqCwLZzgl
PvtUWx4kdK7G7BuQqS9mGD0a6Z+zewADcOfvPfCAgykPJwSKCGoqE0Fx0jEikMJfYKKWKkj3BPLz
qum7PnQrH2BMKPoYSrNCWktRXZh+KY+3FQgsM4s7UPMkPkdVLYZHjV661EMObtJl4LisqSJkkL3j
YVtAXS7EFxFnerdm85KwMr28kdSB/dr/3te7U41d5AxFW+pHxJBXLcAeri3xi/QzqBt+nfbeStOp
OzG8CevuyToGufrfD64de9QrUrmpe7wOXdYelVYQi69370glu6yLeMcFpCjdwbuOaMOTktTuy3h6
vfxGEH8TuOwxYqo1xKsz1eE9NW4/JhjCn/YdLyHFXuKMNRogam6D0Zcem6q++doEOXjRKbpDcgJ0
fGgwOL6dLOIASsW8KaVMINc8H2PpDLgHmZLUqET6JxyX1OHimzCYjz5fbuLdxasr91MNQeOsUfGt
XZjaIL2yjZJ0hqEac1G/2eS5VgA4j5SEf2mVx7OzdXIongm2N/fd6CP3Qew4qyUOgY/40+hrHkG3
CNgd+eW26dBpYbSOTXXeLEjUkSX1WcVTR3cfoKHWXYRj2Syk0X3kbJ3haDKYo0ODYYEX4dbzNSVR
NrFnlwWuzhwGt6LhZvCmGqmZerAGwBkIztt+oS5RKhFhgEu46oyLxtP04DVXPvDrsBTANB+BfQa4
7H5i0aktFJMIy6VlvuEdl9NFBAL8VlaDu/hnaDJErIBV2UfC3ZWxbsMAno23uxf9blOr72TpS97G
8ehSvnvh4kzjomcDlNM+PA0lC5xwXIenHkiyjG91GbmWCl4bkmbattsRx4D5rc9mzWSe4OnOSmy5
I/19rQYOv5IyNmhfaBXBXsLU8xmugRSCZVdzsf2ud296Jn/8OIQwRAPqBH8sIB4pZYluuwNZGm5i
lfdiUZQt8oW9dOOlT2SNVrmy/GyGsSeeN5OnlEFAM1N30DfZ9sUAjK0DoG8SfH3yA6bYumcKn2bh
joY1EhZ+xZ7OI7aGIXluZUQhFbsZuiDq4Xuc81RQs67k0fPT9b+95b1Tewkcst6/bj5ryjEXx1Lz
SrBT+F5SIAkvQzFK8C7/WMD8jtc/WwiSQ6nmZ2bTHcCM7QnKEfJ4O8UxwL4eyJdnK/O/CYIfkbN/
6vIg/yIbTzzQzuPtMGeR969po1+zDZBAa47pTJWL/eUymNCTA6Vh5pVb62NQPXfYSEHa3FFtpIJ1
wkTjfATN9AyQ3uXi1zad89mULLFJS2FOOAkn9A0KjMg8F89mb5otcWg7MuSRgoDyNM0Jbih/UvAX
+uJiQlWYY/NxrONAu9UqoGkU50M3L8zT+B1fwAzvDT4XwAButJCrZiDZUjLk88m77C6BnpSeB7sk
q63LIPZ5rCf7mfq1fmRgDn+TWeTYxgcQpSfAXC42C285OsvNxuqxxQWppYd0zo/ldKb9AtVHPBMF
hKaWo3+6zdwusPWd5RXqEO+vihvynt6VWB7Z6VXSuclpdmGww0NLqPnkQXY24dJ6SbknnjI7GwpM
L2W3iAtMqOFlVC9LhlmYvwWEqzRjjgrJdKmg9yueETaI54w+Tek5adSKwXWH3DMlbtyRUgJnojWx
1GBbRYFg3WpCB6SQhTDYYpK9f3rx6jcY2/Dud9u4rKzQU7bC1VAIw7OwuzqINx1//Ml8BLZrhH1W
oDTIX/qwccmmxAUDEnyNt7V3W+u1sGtkS3xaRz+fyi6jEBrCuMwA2UUilat6PzDbx5yFsYQCmF1J
DkrZ2FD+STz9XLxNWLpp2BLJkHnSjvHI8YJ5bLixyVb9TXhyVFcZCcW8gYwf1md462I8pMMqQ6vL
muv4B0CHtkkkzpmbrmyP7r13pE01k6bT1I7IYS3XCCDXLjGwXfHokksUAyGp5Vzna29hK9EoVWvV
TlISPCVkQk3uXj4x7zn7Xw6VDozGBsvDbDobkClMw/OJfMyWRZUj9l5Vsh81cYmH10IDKQaAnVVv
jzWs1+DvzHK574X/wPvcvw/bSmMSvooOQ8GrkoZH1nXt5w2MxKP9UqYe074hvy9gNdHndMClUK7C
G/K3sffz0LsZmfSvbuBxzVNOZATAysug5sQvSgfNGNSqHzrLSG9iMo3lkxM+pf8UICwX222wx5SA
VxTttNnC0PNoNsXSiIy4LCXipvm2aEwKecutcZ8gf4A9MERoh85dmscw7JNHnWHxPIDj1YkL29ab
aDLK/7l583MpRjI30r9UPFtuEByg4BDOt86D5WNZWAZiTCSNhJpRpZAcS7qTr4lPw6ELgmGWfGav
TYTZ5rng9mcdck0OZVWVse2VHGJC217XBsWlUvU8NFt06+cPEBUS3SaNemSblafTJ4/3bO33YINN
42sVIQ6VYY3bnsYERBK34LYWydF9d9eVJtMM0E6ERQPYx1Q1nUZ3RfHJdkBoDEulyfeyaeaBFpg4
pISHR8q8Bsybygy5SChYScuU2kPXRKpceWtWBpYBGJvAngyReYgxo8szv6Zm8BYgj15GGJ+7Xrwf
Bsoo+/C/9ExdUNyqyVGkzEa6KGQVf3BS5s4UA1nUTNNLHt4KoTQ6eDNlsow/3kFOEzJ4eqK7Rwd9
jQO/AiCYKkbpLBAJtD53fvMdbe6usYdeFqkd36ge4+XuZlPEU3Mu2+f0pMnF0Yhc4GdeJextuu8u
a91Btr+V2BNKIn7L4cQtMBwK9FoGzgXRXz81rsh/Ve2xXy9eRqMVEykaJHu17vK3ZwIzx3XJKEEI
P3djLhpxorzwnZkt89u/sqYBXOgkAU7WAgQlXJxCsQJ8Dj7Gy+McdxsMtkXeyCG9F5UWHHHhH4qE
KIHz7U9/iEqQkwzXH0OxNRdE0AI9pCMbdAeh5nx+sPEeE2dQFaNKnxEgXlp1Bka2NL6fETkfSZqp
JrlPOxQOKrIXSYFVz5m5d9cunSuxJqDzPi0oGWGrwWf/jGYrF4YXAsVKerTuHGOMiUyx596C/T1n
JiFK7fLlfMEt6q0UuFF/0/VnHocVlf8XV/jTfdmQOZy3Rrqzxcin3zxgozqEOobp3Q/cEQCZ6gQn
tCMNkKXAKvv5/1JvZlcLqk7g7bpFelSRnQ4sPI3kvFw2mOSzxeyoE5TOz8MzaQXG9VpCfU7Rwe67
v/lE94vpNhGpn8UZ+KXowx4ycmlNxppraZ3omidWW3f2w1/oZXHbgBbcLjtoa3agoBj/BQB5tbST
feyVipry2B+0p/4aX0yXuNWToWr/T9wgMVmEkj0U5oFMmSA0jxgOVU6I3tHAgHzaq6nxtg6ff8bf
p3KWSj9GbtpmgdpbVZ93chaCQT6Zny/G3Hm0nHZn72nBe4ehuFR7+7ydvCEe/1D2MdyIrawSoNfK
i0h9lxWxTIfRzL1STUYFQfpBEDsj7h76OsQUf599RX4XsLRLfPEl0k2G+rU7+d1s1Exhanf71OsX
tb+Et9sZrEdfN4Dx5oKPCY7gvjHNPGFGkoH/x9x2gd6ezK9p33KCaspYnXf6W5SyzpINPQ3lnlzN
6oIOQKJ0WVo5HpsSSM07P+myC53KXNhsDiThMyZQk+4QwqDVDzIs9FvQaDHmhbZf/agr7bCmiqoS
D6yDIx9F+MB2U1YZVbUU7K3LzGWOH+Tr3JrROJCDahTw0P35nSpskLDBHTN48LHlQV8KJMWZ5UfB
v3K9NbCPak7DlFxAZKLEvunE5ZWrgopmR84FMjA3819ZlVV48SIyuj9nzXkyOiCTMl7k6d4Ois48
CxEQhNS8ro/YLVIhxK3vMh818xJYIQFnpVmeaceSXNvi9BYNsqqv4JjGYtbiQWd5n33gXYfJIJ+Q
aSPyoZIT2BKVasJaqEMdyXHAP2I1GXFbYNNuSuMQ/rqYYnpd3nQZM6qCaDuzdlkTmmkDBVN0pHRT
cpAt3Xd4/ppc+1p37+zMM7StCZoqexhDkOK5BFb4CKasEjHjqBLaoX+EUsF2nQBFwhrpkUx3n8HO
+FYUk/9P3UAEKSMA6yjPWG2KJXFE3VM5w6rK889jKfnYpUY9LOwug92Zt+j/2eqHRlc/C9HwuhAz
Jwg/MCgN0L0xQzwUA5nMsvPxAQCFvAcWDyAoTDEfF15R2MYO/4lZMzl0RebKLOznPH9onxoX01h6
EFA4hOOqJ0Wfp+t8XYakSOhdA3OEfWKkIubUhp8MCI1TaalOx2I93vNGqC6BDfxc1HW3iMVm0SpX
+vYI37mspcZ9T+G273Fw6kcqc6HwoWz8H+6iZ8q7FYKk3sh/xw6mKCS/EAg2xiY+Z59yevtcAQ35
XyZLNoMgXRsY2uvLPR61emIq01CpLcaO/3qODx8THNtuoodcj9TMhcoygS9foXJCXfc32r4VGeQr
P+mujv+XNQyZu6iUgP5Q6ClrupXmB3DXyF3FvlbPDUKfo0MeDbEEK5GIqwIm7diuxizl1Yu6XHsi
H9v5ut3AfdqUSqVaJdcvR8XnoeDL7TN/P9KOW/zTkCakbyd3+iSATo2ZLPkaO5Wu0tDRiMD2TpPm
BGRKEABPeUwKS+hmSJhz4GKuShrFnuK1mesiITeLw9dgo0aOPLHDHC3qu6q4QOAtf+5iYX/nDKQz
KlL5bAGDdbdyeeNUyRmeVeo91KBCIsA13zRwJzbk+kYDe5kBqjPSupGpg+R78MTrpL8taFxHIjBm
fyhmXq3116ivI6sNsSgWp+HuEJnfqfGND9Qe6Z+0g0zcXKrtJgjJMIkS3VnJh8wXXcRQsnXPidK6
nuVuWpvWZEDxptzuGOpOelIcxLaMfGPHNeGBoAmiWCGMhdqfK4qEpXMAe/P1BK2R+mpgj2ZssA2i
0h7XRcr/L8nrGkGTOsv1hG2gCxBGc96WhnQouHVNDb9rpneKGC219lL/slFFY0uBiLbRPSuxvn80
lsf/EFmV0esqCUwjUuA79mJATnoVE1FcJSLUh74edzERRnSRklWmn5pkN850/c5duwKaJsDyi74d
vloCO2LLmCXkZkXpDClBkMhLqLzcMpj0RsftYYNPvt/GfqL6a5LwR17UCp/sHYkEubrchE81n/Y0
R0cbGl+8myL9hrq+ZkGRAsfICzcebIUb9YyAl+tDpK9mzqGH9WgeBMyJo8nOTAA73SGOYa1x20lz
Hxa0uo9TTTDI+Rbb4ALnOwAu69mUdYr/NdRu/mCpwOvBskPcVCNd7Zo4o1moWVQoAoU+JOqCO7Uw
GlpL8gJGq2UUFEsBul3Of6MHafxXGEMJufjKvxHdlNcI72ss66VpgqBekidlGInMpOBdurvsNeLk
04rkma4pH9tmgCb38STSpdgSOIKi9QT3VJzM9PSMBtw+LvLoImB3wVz8VIRN2EmjXvamy/Yt0fF4
8AGdL590SP3awZCU3TP8M3m+LHShDwt60xMwoxIKmqsjQWUR1Mxsz4x9TfE5Do/fTHDSIGbuzDf+
0ookoU2T5MDv/+xM8IcU8/ph3aMO69C/zNBohbXJ2iKXioY+GWL7PD+jNHvZrqEfSX2GloW7CRYr
5qof+wQzIfEbhvMXdTU3VXHSTpaGDByLXY4/BFSV7JuvpUSosTBXTwGNLU/XIUhlWeJMXuW74Xg/
0gqoKrlUS2mQiYWDqWVmpu/2XuiyIs1VEo3hG6C+Arg0p3RX9Gmvm7Jk1hXNAh0kI/DCFJPEqhwE
KU7d1LyM/JnPWoJqHPWON6+nGGOFRYkEkPN0JiEJmcoiUIVc9XPL+m6V5Xj+d2OZmoKD3zvk8gfW
Bz+tlNbfitItSnrkiucaNvG5G15LADDvZw1bxOom6hgZu2AvCfaKZ/KyC0mL+3mrmO4R3Xt31gUP
J6KWxZBx03gWB63E6AKJvmp/Hw137cZDoW+WwusLnvDXci1kivu+Pfm7XHVPwGt5XZw6S1LVnOm5
Y23uqkkwoT2HXtkeAx7drxNCLPSS+KAh3bBw41szwPhMHsLqDnt9YHbFXJTZ/hTV+2pccnCKWfbT
1Oh5GTx76MyyekCRQ057KHYBiz0Ta7XahiAZtRzHLphS7sSWVy7e4miZceaquzRntWAkUL5gikcr
g2k0mORuvbhEnZ/MYV0t47DP+VNwgDJdTpHC6Eaz0pci55o7Ak0NuPtsTqwJxPoXlGQbDIV1HccR
VvSkNYA6yobkieb8GvHBqsMYnAoWOv/A7I2BiH9tKcTT2AiX7UPMyYSuLE6Z70eu9lLCVmY8TEC9
GPP0oKaj91YWpQflF6OAspdqwqG0bSQubEIfezPZSKQjGWk//KhwGfj0dFMIm766FroD4BmgRomZ
QTjPFk0WkI4EgX6HU3z/eMlpXGXP4FG+aWeK0Zbb+FO4DXjDfoCNiLtMFTczYmCMYg09OZLXgIrT
C/Erfg+xjVeel8xa6grVSBf2K8JOshwcn2nv6bykAacGAlib5YE28RSUVt94KNYJMplc1TI99Abv
P1ogQEE/bI0ZqLAj3NXyT9a+J5VqsTsrJwxAQhsFmygtkYe/hibHLFsz00SQVA8yO3QnTgtAgheo
h0VFYdKdCiZzRjvzJ1nP28juh3cMbM+6b28j20byMA3v+wZ0Mwl76E10yt2scdNznYfduzXcl41k
NRSy/uorXNgVbf8wsUZSZrnsrYnixJtqda0+BUuvXS0uN9/h1bEQqAjldvXsOnljGKe8fYyAeV8g
FDal027Xtvf/067mViyoQ0HR+cdE0Ui4BFiMD0G0+FWMlyi8MubrlBOkr73wPmSa3ERLX5t/aIIo
TY31065QVNV5cBmVrTGvtgCU2c5TAbjs60S76Szmnp+OkZavchn4oIM7h+LVWR8QQTQY6rI0K5fv
PgGGhTDo+M2Mox+bKI9sei8H71DUdVQFB99JyMTV6X2guUg0wOEsSNKPsISVAlUZ10swwxqjk554
9B/+5xlanVBQetIu/TrwASa/QUKOk1ne+zTlVe7AtGlfZ65iAhxnMMESvVk0qXkrrG6EnH/guYed
qxMS9q8fr3jX1IWn/6WPpoNdYnTwLnZwnnTKv5cxdwdZlydYaTYXa5HiEMrKVlF1/B0KEWoU+spr
eUYzfWEXqV1ILZc7ojMyBGiVT3CDWFpDL0doWucw0NwerNmd6leuJno80bAMyArL7xxMvyqZ7ZBO
fNu7RHOXepfG7h0eJtpj8WTjUF+Kt4Mbczpuysueo8O0KJEBBVwE9aT2PrX2SHnmCTMY2eAh5XXq
DBkExV0DFbDaltmKMDsyJU495VLRpvktU3obWR4p0cdI6Ea+FIBF+UX4XzFcw21YP89Ft9p3LA1W
qZ9gcAoAAEeuHdrPgU7C02GJaJ5kCTZ/cgE6/uYEztbm/7Aw1z+1lO23HYP+fzYBFBaN6SIGtwvf
nk834x/ZPdx788cerrU7Fd4I8LIzALVG54qsCl6X84YWi71vuXVP48Brv+QwVOrYlP9Fp2DDuWTY
yCG2a7iFuollEx/e1W8yaxleFNlXC05PqBDHFxKQ7eLVhKBCj48k0GT7qC/aJznFQjoT6TIvIhoZ
a/QVpQwA6rVQ7RybXkj9EjIiiv39RZZazUTRyfJUa7Os6kIBF2ZU8pATmjTMriosJp4IyVkosNGr
1uRVkzkRIhWUDY4G3fjeYTqP4+OqUUVR055jEPddyn3YzOunPwyxj3aReBfvC7s6bA/68ttUCSju
sGDKTjzfmcr83joDcOLJOJRI9cQ2rdQtf5NpWKcWQow5CdMN4JSOUx6SPOf4VT3uxVyyR5hgfMuM
bdwVzAI5xp2TX3/JfQWRbUlbKUOPZgj6uaBRr2z5FhUsKcPZF04FOOtaIHLn/v0Rjtvmy5c1hUzf
WbSz1DH0xYqbgjiAuLzoROtWSuv5GYFv0gHmRAMizfT7o/iIM5heVF/WycO0IK5hec5ueoXRRr8e
tG7M4NOZTwAhAIUStvdeIPOobFVDnCtjAeZZUtJchLVhOMe6i0NSqxF7BxJXEibO9UgJjdnSG0ih
GMFB+i4csvmkoi4/s4La1jETT/wgR8MttBd/wgUkM3Bsm7pvd0Ydgl5dUVc3p0TE+DbsN8jwA4ws
iY1dqtJpETOXVGTlWYr2TSiE5OdBDs9vwCCgo5jZaBN1TmtCOaVY0M1EQGONz3A2XrxjsOYUHRU7
PxyfAHdJzElVPv6J3IotWZcLW1naPtD0urZ7/o5pGHUEdEcLim/TDqp6NFlmgz6BQxeEo5l0HFd/
c1V+WWquRQaZ71QCVQzWIfm3I1W7d7HEwNqiHsUMgSNU+De/3GdqUqMU1W/NjZyxxOnq9CdiVHcC
Yv83cPgpEdG1670JuO4y3D8Os5JHj+uG9VTr8TetiB0Bqn8OqNi0GwZ9WqDhGMIqJojCcX58J0QG
AgGNBiSCYUR2YFY758Y2EwdyplskYT7T0IkKzlgZTGISoZifEgpgsaVYbmPSc+RJnfT/U/GHx6sU
MKf9TjBDY5gqqpcAuKKWMnoKomRqytVusUNqvkCwgioys+d2E3Aq4pXa+LnfwSqknOqzc9EcPooV
+DO4kxR4Mm7ckPNATQ+3l7iD03DK1rlR7OBX+Av168ZZdWb/H5rUYs/FFGXk4kxfYRgTCmSeq2cA
Q6+RkVU1YcsRoKNmlAz0V2WiurduFiQDRwCY6hYxgLJDok/rw/ar2OROVwH7SX2A7rSUxrreMlyt
2J7+Bz1L3puOP3svLMqWjWxc1+bkAW6624NHJCcnAzaJ3X3IRxDmwWGAVU4iTTD79AWW5rr9vHLH
eAjX64EPmTBFSB3aqUclmSn592yjQG6R2RbfDf8klIQKA9Z2x9AV1i4LqNT2LucuB2wQypl06adN
woUpkqkoDNlE/ZkbFIKkuAfs9xhMBWR9ydJAkIrtBlBeGxot1mwXYzUb1aOPB0d0cyMagU7BaPl8
sEx75EaeZLk6VQi0ezMKWB82LbKsfxOb8p+u96hi/x61VOixuXLp8/nYGG7K1AaTCN4U/2dPa5NN
KQoa6pgMIQ9pSUuUYm3S6Bchoh47opBdeXhAG6wSvuaz/oQV0Rs9eRooiQLvRNaE64Rdcotb0Lxm
YSyNDYeqxMhnhRdNnpXqdauu1Y/bTwbyrTfaFnUEgR+wbfchY93eSyKIfCI1r+Va+iRCTKUJf8CS
Jop4nP4djSaSvKHvbvpaeoqSGUCqYdTSum6uoxqyEaTKti4kp2oY7w8b4BJT4bl1lG1LiXc+RAqc
CMlCKOy94w4f5CEjNgENnJWc9RmWS5lsPBrwIA1oXSKdFCaKRrHn0VtN1lGCXkue9ZZu3VjUVIWx
VxVd8lnND6aAdEstn4RaFdjhwX7V120AhdJiaagZJ+t/Q0n2PiN9P7weoUdBMVExqqfnuTTFELbN
WnZJN9xi5NpcPNxu2p+hxxzy53A7YJkeUHPSgLI/Utq+WdyeMZawVlXFoKPZ1Ij02OJwIsZEAIYG
cWKBTwoDRg1WzU7xMcolmFETlFd24HpllzzEKzXtQFQhuJR5VvNZX9EvlCd4Xnav4neVajmldcvf
iuXKQGhCcyHgTsPU3fxxb0F3Yu/XHeMQY7E3Kl+EKby6hzGs98gnvKQsJ9A7ObzTE8Va5zyHjMqB
flTwHxh24I+8jWhCvLzDxtc++9gVtPHjDaENg3Q/gfXtwwK51XuXsvw3IG2aJKb5HwImpA9P3vi8
5iBzj41gLobQ2cmERNyL57Ae1B405TlyLPe+Ixp/QFZZJvEjdWPkkifwUIilDFCh6JfZzyF6Ro2N
hJl4hGHB5lptRGhjEvUPYHfKpC9h6CE/R48uuaL/EvJNhEbf4gyeT2LlL6HVmJiUlcqLtRO5MtWy
SdWKpKPLqQHIbqKS4Pr9vYcDE6TxlV1LRZeYbXNm7Rykc6b/LjMJXWMmEZAF7NqZD1y1FV6vgB98
l76gSTbYFciXX3ybXYD40FWVvLWyt4fwGYYdPTGUZW/S85V6V86PGCksQORHuziBrWZ8knLc6fOv
qeulJMcJx/obHLVQqLmu7UNILfNUU8nyQmh/mZyNRNte2E/J9FTML3+IaaiNLqczPDt4FWP9jXLZ
NvTvycqWvem1UwuiUoLivapAEwQstAikLTXNy2gZw4SN0jLk5RoQt5PjumJagXIRHks0qxZzOv8h
13B6JFJGqvM1N7PdJALWvJFmCk+tmn+fPfoeEPaxoy/zFSxj1o+reBDIVm+IYDrOecztuWtt7sgq
aF7IRoZXuUhKtvXtlwXECvLt5uT92TXC6ccHIA5LeSJspEjft81nR5dSynqAkNI76EuU3MM+NRwe
4rt1ZtLY5sc9gLlWki3WWY5EORhfRkZqIMQY113CGMNM65/WYl1Cwn3l0XsolwOG5RFbBtY/1b0T
rQC29Q9OqFibVkLjABqzjVDpTuoxY4LCiL4LWJdxcOTIF7XrxTl9CHvg5Moz+0vTHnJbOsiWISyr
cpap+BfwHoUjrugTC318EY8LSECkyJiDefocuy7NAFrXcFC2YSGAnt7+j3jGE9bX5xR+QIVuKqC4
eczN+5OgB2n9+K0Mu8JxDzcDUQZXLd/J8ODpkeQ2CFe6576hVlMPbMNnvG5KNcbYXh95aUzMD6X+
XkOu4iHFdsSGf/hj27HOpWiigom2GMF/r+w/3ll1RF28AyXwzollHkk9HsD40e54T9Drl/EN8uC6
m9oNudh4LliNxnNEII4RZpCIa8e8ZAdKbUJHmkHBkSZgFcA6VmmEg3rbLFBKUmhUXlEI0mdvsAlF
FOPyoBrm6SHyiTGk9aoq1ruJ3Tr3H1+bIur85ZLGp+8/u7HwL9AuZCcIRs1t2BvM3dang+UyyjAC
+4g342EVJaeoKyp/kWKPDVI3pz0IjFxQQmxX6+VfDtXHi/FBG8o+vxp1wNg6u+KyIE9MzS1WNx+3
hYBk5E9svJPzZIkPmrVvDgNiYwUlGDj65mltv6SDmi0B4ljCSjvfUXKoL82+awtUY0x4EoXmHzXF
msRGE6qirSrxA4mKhNdQTGTSdEZl9wEmTkOv7GxmZ+/qUygNnwavvNLLo1AtPeJ8UPMYsEep5TSn
tl78uPCZajMUO14HhHWdn1s7SiPNw03heLHJSSX7UAP2sAwLoTw99/3q2cNsLGUiPSv1NCz3tm5w
y1HFlIeLTT7MaIMVPZBSedv/jAGZ6oSg8vIga2Wu7jL4mJlY9I5gW8MB/P1uplRLLULHrOUma7iq
L+PA/eo9No2pC2s25Slh5YbQwWQv+Sk33MnnAhzXPln3tcIQWj+2NXOUoPr6omJWhlunT0a3cEWq
vWml3l4DF3o2Sdlgo4WyunY8AQgb3ilAEdPZV+On6Upu8nl7uqBgbGFYeFf/A5TI3qUgVTCceito
R6KcDJfFr+cxjAjs2+xtxng+twI96pSCOmacZMUZZPceGGEznjgncpl0N/MIKOO62kp1TxLdq9At
FBxcgCFGbYyot3t4hDCXd/buQGhIg7xbU290bMBUCX9QivA1OZfivnoJoMREIYOFR9cS38uTRqwN
HXNNSt1l/1eXWMUTlwe3u3BamsjT9USz4oJUaeFGBVwdsxKZGaiWyNvJhegcj7tPbDcN10IUN9XT
wtyXKNE9/NhlQkp4UiHXEMQwPofFmDMmjoeftRLvQLoNEtW6qZ5jequKHrAvtxHL0mkpu3apwTBk
iTTO6wyug1934ybkf17deuG9ta63nYOPf5L3E83uNfWo657xJt8vEk+7fWX0PN4ER8Vcy0OvysUS
mS1fy6dcwBRPX1kgRdgbTmoCRF+ebgB//VhuFWsUxQ5L+qOUeQqJjIv4b4TkMRT0HxgJVozfxr89
AMpiruS/i3RKT9kqZG7K8g8RrETJSztCXATYnIq60PdlAI3NPpylMK/uNXPCPViooFcnJBf8juIz
APKs8TrkHprLR+V0a1VhEsO9zM0P1SY6Ny1xK9f8m4mpkpa9WSIyv7blgzglU+amHXri4jwxZl89
VU1NTjMojBOvKPLfLrUXYMzy+O31MDvIrQoLMfhOqQeY5cWFfzYYjMqRtuNL/fnrTr7Zqieurp3/
BRYDrLQ8x0pYRtLiNuJcTnHy0tPn42pdCBZ9BF3KClpjf8Hb3A0kPcwvklpp2nshFTl0wa0KkHBI
eQ4iBqAOf2An9xOxCNFAUvpjJ7RP78Iy9GMmmJOeMCEGprmis5oj7uc4IvZiJkADanuX+EhmyJ95
7bUl/xGewZQAdLSik/d+h7gIBWLYWHwjEVfXtwBkCuLJ3xP82pQd48vOZOMN3SLDHA2JeJQC2Jd8
vnRbzxbhQpJit9LU4RUOh72h4Zl7d2KJQUUXOThcO62QyLpsqZVcexRGm051e5DDHsyJPKQOSGac
TvxEUu/NTRHcnF9bBph1QKptAxwPuECIvzYcGnIx9ZklmH8uXh1ypdXjp1ClQejAFtVspJAecaMg
gETSKc8awHKWWXf5PVShK6W0NXF1mYdxVEFJ3l9zUIFZMMa/SHBjFBidvpjvtO5Mwn239E9bytvG
Brbuj7amyL4G2htp/7KAsV2cXHUUsxqIhvDWaUB/qFPvvRNcZEuNHRADSylJjCn3WZDABoIBgpmJ
ZQnnH82+l0oyUgelcyLD41MNmU9EZNbFPauqQdTKAFU9HFDVCOy+e14yYc+I7a5jAGMuFg0i3NC8
sBMtdhJWg7WxhM7Ets456c5R8Un2f1W9lGTX0pcnacFNiM3eOejwCkewxFxl7g6KSG9T8E604P0s
cz0w/L6aAG1zvnA7qwWhoHp8XE5qIFEj2NCwbjr4DXkXri6/q4VzAEvuKeldJ9lkh5gA5c9hGN0L
Ek/vlQA7RL1v7YgWvUuD+nAVu3hHQmF4ND54ziz3VGxtCZzbTQntz5E8qruauijKM+Lub7t/eWLI
IaoK19XS6WABfdVntiDSlJn7xLrKYtV/ex+m2/JWqzgHSie2NQ1ekRmC+yxcufC60Do3iHD7cXo9
keInDNRoSd2KxNB9NK9xXvBek6NDW/pV7EdeeysXZTrmNjBe34MPsI7ZXz7LN+XN77qv54ADZhUQ
vBrnTxAiXVBvr5WSEkJSkA+2Y9Kvbe4DK6Uu+rVLRhEhRbGjhe8v0xH44pq5AP3rRcrkDfcWvEQV
aCqsdPkMQTO5EYwbLqBQCo8lqseTuDa6pV8hVvte54RE9obmIFZTOzDUMLOh5y8GV/ML29zIFurE
4hsNy37TXLcLgtVve0XRNKizJ3aBJ5cHZJRGilL7Nr1sql6G7utxCYYAn73kdJzZq/kL6btnJm4t
99MRFwwvIyQ6roSeFzbg4/pHaAEVsvuIKDKqfhR6NJGnbPRbBw2z9Gyac4HClRjLFv0l6yLjPy8Z
HkIglsG5vY6Pjc5CEq1io77PbkzzgX/i0j6NuiOXLsxfxfx23PKTdDmYq2pOumRxTZga6pvilC2n
qaIsenmXyn3ymvdCcikR0yMACGKx5UvVkwUJH/H/vYBPrrtJ25wyv5tn4Nx3ysHllcnDKgW+e4pF
twREPOMGDle6nn791+I7ykPNOEO9BcxRVNtnENqP0d4vAE+NaWi1ICs4Mt0tX7wdmZhFOdfoupyh
IWAkzZcWMzuuNi9vT/ovZt3UKGvXWkyn2liwYyMe6hkoVmr1a3r611g/wCxQK1RcAQIoeqSW2tfE
/R5OMAi7TV7bgvwCPEUGo60IWfVAOpITVMh8sRWFT8ICsnHx/HZnq7LUeF4SXAXN7jaaIdi4QnHI
CZbawROMK8yU7t5uqCI3NFwqc/b4v90AX64tazAQRWA2c0qpU3vDv76Yl1wsO1dd5MKitiBrVefd
P3S+5TRrKfTOUw3/MjQ3n7pMtML4KL7QJKIoeEY8IHsXsmbfrEtjfwtJ2GdQBrJU3eaEgHAIsS8P
Ju32UjrBzmmwDFWaEfKyDXCRrAVtnWAggE7EngPvF9n/jPyTHquj27kiQL3onHJOrnodB4yUq0yK
IuzRd7UH1vPPMydCRgvdJIAu5DYit6Db+ach500UXPd360FMZi/nXIWU8ng2k7CJH0oUV5Gb1nsR
RHuhSaCmaCi4VIb1s/EpTFZ6RPTemvSEZXUzBopAPtAjeQU06XMiqCu+mVHrH9P6/cnj62D2Vify
Gjhluzy4tNTa56ab3nIrrfTuVDvglwmB/RYa0exKNzBGYPIuBz61AABk+YcKBUndLQ3+/B0Y8vpw
UP+/Fvcs+KCWs+R1Hx4bvmZexDphDr02VGiXPcQ9wQdAOGY6QZ7tvS+XXlSPKqWsCUSl24b7WLb3
XMBdoEEw/GgItjb21P5wx84TprDiBB1iw1Xho7zh6ow8pHON0Fgh9TZh5vnx+68VoPDoea2dRAEm
/uT8PraiEXMNuY8Qq2y016ZuzD2nlGSKxBYejtQAmQz8v0R2KL5dLilgpGwKU+okXbEBSbrqEW4b
S/OeI54BzBtAYPOqRy7KyQ9iG5NGOojDSBNULS3uHA9N9iMtA3Lu/CGdPmfsBEfoqgo3J602DIhF
FaLJrVhT92zIbztteWHeIR8M6U8Es+WKM5hBwZkotYO0EKi3aW98u5mtf8WbSwux7VnlTEAbWh2P
YzMv9zxpZHfgCbNsZQxV4k1m3neIoq7z7QGDt7JN04siGGK7n1NQxISuiI7P71F/poeoyPQ0faC/
tkAYqrXxWNx46O3IZHl9yPMYHrQfORRhcEzr83e5vj7skoIDHc5qwI8nXAgSYlnYd2oksUvfQd34
MWj8dWswC6goVOJFqfVe6fd5zD2VTnjQ4lL1m1VzLGzv5t5sc4+elYeaba64nBGO7AygtW4oBzUq
bTeQq4yMmB0WSAjC0xiUsb3Y/KWLxfsZVTbebpiqP/Up5j+Ft79wtFTPkzYKKqO3EYF9yb2N4c4o
Ha29V3/5TV/kj0VkYWuTKIHCqPmql8EtSl3ZmDaiTgy/tL39znPDjMEMSThpEM0QWO+VYMvUvNNc
o2ocXjaAt9zClLcG3P7IgACCbTQR6+jTf5ppIAKEGvP9VgzoPaxcCqZnSEcaImhyvzb/dSFvisex
RDZS00km1xwAuwo4Lfr80L9XelhlqGIjeXq9Zodc144UfT2TOFwCJYWh35xJ0e/jdRL+4aA5uooA
3eXGZ0WJBeGHTtnF4p0nGVREK56OpdBV/OmV/wA6pKYEjK6V6ynGiTthltYm08FxrTpj2MkpiGsY
2ZDNxHMJvgwKcQblYbAD+SCEN2qohv4htJce2IUwWceNieGwd3DYd7D35Y8oFJvDB0vD8qbi8hBm
8a+ALQZ95+ELZ2+rKpvnOFF9/qWYeD+NBYXDILahvjCLq8PHcqKKqZAs+jWVRC5TFVS7ySic3R9w
p0ZoZpU2jA2zQAYLWs9t+sTao0lRbBaRn2j+Skac2VgyhSIBSDJ2qG3S2hDJBkQWR4OlM7QC3Ogn
0QolQFfEYk+t5uclyG/NmtmPyme3TjmjFPN5wU2tNuvaKBr5xhX3Zf3M/wl8YLN8g2TToRsGYbBw
JYHOzh50Kgoe6JW/kE7ZWtSUEWQ3PIuNov2/sWuAAC7fu5G8v5ExQX9PDsZHPGVjODz/wA4s5g2c
CYBJaLtYS5vBwE/vnezV4DqzVZdT0Knpwaif06axYrqYTtBIcU6t/w921763m0tlmQTPAWrJS7uL
KNgEBoBo2rOQ/bX3RlECqIqooflL0ADdN8a/9Oq36Oo87l6P3R1wJz+DykDSp/mp3Ep7QdqAoiqk
ZqDNHdsQ4aCuKVbOQuBt0OGWW7ZnhCKNEAydc0MBHarq0G6zDSgLbuRM/vWuvunIDII/O9agiZzZ
hyV/Uh4bbA70PbrcR6QykfUNrWj5/OgKFLUKEIK4/Sk14grEaVldiOlKA8szn9QAaJYplQ/BnSnT
56xeE2/E5UYzTtGT8YmODu0eM/Y6mxGpBfWsysZEKWRPY3I4Ps1MlyBgthr0gagjz8nQG9khxOMV
11oj7dNr/l7BGSUFaY80+p0WxfkEmEAKvFj5VhU7mVk5qOWJBu44eJbBJujixRhehn2xm/y/09Oy
NPLC1o0qJ11vOtUTU4MyefaPCSqioS5uycbXsu77ZUaX6wuJvO6BBioeSR1sgC6vIda7ZTgO4MEb
dlMUiUaizB4/U/FSuSNBtomhGsGirM2pntPEyd/kpZ7k7qLpVBNYxLND1DrJL2rDlX3AH7La8kXu
2vfPNcxp1+JQz11ckadHdwab5m/Yu58lkb2GyVGE7zv+6VYDlAD7pAXAko8NOleggc7au5MGZltq
1BY7aA58BXbCm2xAK4FSrg+lHu/bTcQnwdxPTm5NrNwPRMIxBP6lVIs6qK7rdE1nrvDQBJJWVS4a
44BSdZDH0g3QurMWv905e38oFOK9RL3uBzy95xXjo6sIbVtang/5jFEoXUbc+4ft2ZHY6+FhcFoL
KdfLFkwhYBjAl3OgasquUAgnUYSNmPhpb6MQssKFTh1t+ckL8DoC2VopH6ibqnjWv3e29cmO7Vkv
QT0UqVP+JY03ZzoBmSzIwsVgrrBOQIqdWZOw6lcg2K0Mzciz9Fwp0+qM6MLB5Mh6GjhlySg5F/Kn
aBph0fOCWFwL7OJ+ayZqnoNuaMT9uHQpBoEyn8HLiwCy2GnvmMQMDR3B2wJh4vxxNECBltyBmtaB
SIatW4f7SeYBvhxqlcpn40tJjiCWfWbS8V2QltnUCekH4QgIobIGrOMJLf9LRSm6XFXN0AAZg6WO
uLlBeQkFyvS5sa9Q9VDKjZi+qOHG910nQM8AK2m1dWlkKy+8Abjemx9Tou2lqumrbbI95giPNdUG
q747JPCzU/+3e9QPT52AXVwk5RGbWjdCIPgvhPTlXQjdOAc9Skr8zpiTPQsvQee162HPuh9pOtRF
+th16dB9HpToi1vQ0ZQTZPfYMz0KN4l1gvFLC8+tPoPFFX4qroY26Gdbz21ULrp2JrfcIlnAeYhk
Sjoh0j4+0V+3VWScxyPWfCgIxCk7BfelSixXdA4A3PE9aeFAFXUiWiPCJUtdxfy9XSWIj4wwFrfB
ngKP5ZP2eZBGmixJq403jzRpAWqb4isSMz4e0Ml82LdZHSec3LFs8/Z6XAL5A/k0fg81D3Fn4Zu1
tLOx5/U9ZnGicRJna5ogCUbaZ6sSy7/xExRMkmj5JiidpX7j1/R2R5VA9I6wu2/cFDh+k58cGe7J
ougpO+2vmh5ASFQvwaKr/IFum7+rxPCm3HfQbGS2sBNhV1JXoiTIy2xultL07j0PsHCY6nsLuIfs
ne8elad0sWosk42OLArMjgp1B+j5IobHsUNrdaIiGOW/iv1Qr7Hywi5eLLsV3MbblZpMUEDVRZwZ
sKkDro1ml//vTZ9tPflFvWUFxV/awFpovI0se9zbxV1+nbWTEkp3Ng4AuYpx8rLPfGy4uQvMCo7U
nN7aY1jkhAenzlRqeE+9KYBvV6lkn0H0j9A3kTsZucu3ISHL1uEa9jXoBDCQNEletgs0D67CWMbK
Wo2F6C1LRVdfhAYxisEBkLbXU7DXdqiOTMKP6ON18AAhUWR6dk3ZM4sDQevTPkgNsrssNDl0HLQu
+0gMdkHPpM/OrQYNJJD6uXWN1ggrkG14y0RxKmp7pk5Kg9vOIBz1C4dSbdA2jkrtTGmAhHoK59H7
dWNmqoDCPtRjlKY0rb37yAAeUq9zLY5AuppgQxYFnPJLbKvfGVc2YPiNCYuzGDe6n7frLHG7whqT
YVSoGa+qEopQt2CMKC+XPpxJei+khlc3l4LPkhvnZaNPFXk4DyFP2lXiLa0NoRGFauB3tREDPFk7
y/PVwFsfmOzYD1hrgWEwkWFwqjNVXnVangu5qcaOSVUafDOzSQggqaAaTdoqJvPN5iQIvPICL9U6
+iSAP/KXTJEXwXQ1RZBZmGfdWId9yT/8d+juvhSZBLxpKBGzQ3cyoa7O+EVd48X2mWfJBUuHU4b4
Hf0GQSCKuHeQD9yY+FVHOkayMN6XKKaS3YxiTNVpPWyfeQXR1x2a4TldwM+2hSvA5cqBjz1/HEZc
n0muhHG+V98QSUPp6P9N2BM6LhTvivrgG0H5eaqUu7TMzJFvQRiTpHyA8/WQQyNmtpquw5auq7DS
bucmrdctLW6+cJUOSkj0aU9R43uL6NQy51VAb9kGfMUdRv4555/ENjOO+8iKyZMqYBTdNWFSOJGW
ULxK6W31kaGHV0qJRY1yw9lbMJ74Vkl7SKHe89db4SkR6X344SNuRPi3apER0k1Zqu0k84pvCOJH
BvxWG/jnxm3xNFbUm+Gi6UaXeaTXQAhs2uUYXqVxb0Y531ah/+Kcxk9DmIrr1zMyJf3yg19uhVpn
9Yie5x5z1NO2WXJ0eh6ejeRb3fUoWnRsUdzOMFcWFzlexelH+ApIoqgpIGe6glzQMxgv0pMH3rYC
utOVMzDK/nXxaOfQC6SbNz5sjFeED7Q9xkYvMzZPo8a2l5yt2TLKtdsIrKORF3D0hKVQycUmp56L
IcdVRSMloPatbtxMtFMJdjh02ILHueN+do5dRUw/Xmb/gj/jUQSGTeeTXS5vvM7/sElB9SB8pRVn
VxwdeReXOmMdp+GEE9AO9gmfq6OsWHNMvGtl64FjsfGTzwHnwCLzxnrFXhNASwPvTdYmuzpmIZp0
+0KPguHQkao1/3e+I2PttxfZp5oD0E6F7GamSZnZCFcp243AwvVNqolBeqYYuNHcd9uo6AHOunHP
odqmRtzG5uwtAv9OO/V7Jnvf+IZ0X+/hEYWhWWQBcOsptMe3h+P82dNoRJZecf2gycK7D5zEue1y
+HkTbshgJ50zmCEdleOMUsfK4QEe50QS2NlIRsaVts5kLHMAI151sIpIPZb7J789XjvqoUvtcX1C
M83dgRHB6rIGBYpyZ41/2S7oMEvkh+4QsJREfHEYwrqrcmOm+r9gBMlT4pMXppjl/QuUbCHZ+qt/
b3eHm8WCbAb6nHN19p/Oi6ce8J0ax8SmaPv6mb+7bgolZOj2ZB4aS2QTzONAZZBL3dSFsGprVSZE
IeZ7HSpHLBfvwZK5JWeOIqf1vKMp3A5FAwpjiw2hz3nHj64geBdDHOgd4ximFKCMd86nQK0oRLHy
zscx7sOgC8w4kgEo/OXIHi/V8YlnBsvKKYNsgV0aopzhm5vgAYCHtniQ8eEgBhtM8HHMcLYTBGsV
U0dtM0Z7hc17be8oSieTnjM6Mw/i5oG7N8gtMEclQtnp+ZHQjT1dsNadqLlXyXsEDt862pCmcdHJ
VM9Vzk6vKHx0e+l2SXm7lv9uZbTt1KP/YUL5ckbBmre+4eumz2MwVdgA470nheRwVtiwKMoY+5oj
PzjQHKAT8BDx1+MbOXq/LfBs1Zo2AWEnNNhrQgOt9AJkqyke0us08pt3vrna85IksPWgJbW7nAsx
cdxK0mhUjc+Amfl3C/ubNRb+BoS0wtvHqv0Ewls/8pHckz6ycVTkfSp/Q8AS7MytG44l96nwY9ud
VD/AdIpOLiHYYnehETXmRL6yOvEXfm1UcoCayIZ8LrcwYeSiCalRCJ1JdFCrk7HOffVr36MHvTlA
20fh/Jh1McKnV4b1RjwGB1f/elWszYIrDsLdPrjTvgX3UU7ME7lnd/FuA5Gk/YGvFWV9p7Q8Bt+A
h0aHWqcUcAVeg4KkbAObU2uZEHZMHxIHWzStVLO827ZOdSRougr8/o+dmbxY6LVd4rlXzYOyUML6
Qq4RlXFltvFSMHjWZDs3OpSu4Asig7CEgJumK+PpXaFoIrdLdkuDCKx/dOTEnvNrbMtHCC9jhcFX
mzc07BEnyTinqRxZ3AkseXKKUQ5hUGO0AhT5vRd5R9gbTfKMip6sZOLJ88t0pb4Mn31z1uxOzc7L
nTIvFBA66q5k4Lu3Qjo+lvcgtnabrRbL4Ym0tXuzfadbtKj/9QlKv7MCIfY6FZRN200Z4HJEusL9
OeJB7U3GVi6NQa4Pi0AwE1YpHH3vMkBtkCJi0QJhTpg5pcJk5WEjRCfk0h9MGrFcp+MCzmpq8sHI
vW94JVXsTtSXK+f8FzBIirbY7ZNLH3sA2YGAuLzPlQ+jLuStdVg89Vleqrc/EAC/XrO59anDkfjl
wVoqSlwv+zih/jiTWVezm7ARl38manr/XLykIsCce/MZT5Q+WaWIEYW2EGcGS564o0Bah5jS1wib
WT1j40szlY2SVEDCoMFZljZTxXB7z7wMJwNSNky1rT6TURjb6cIiynqkGt5hRhlBqeuoKfLkrdAD
fASQM/F8FBZ0GJD7pU/Re5DM7R+wTLXvMCA3WdJY1MlDPa0jTzdKt7ul2IzRAJKqVn2vo+FU10BM
cfbnbjmRSu9qZGj/zXAn4A2JtjP4C+38at/SxBcMJcTm5NK58EMp192s1TzeQXoFfEerD/m0dR9J
cPuU+rX5HldY5YdygfclBccPxaPc8kFiAyEGvG3m/yJ2wsiv/xih7FPjmxjvck7LuHlNGQUO9w9s
iNVxGQM4zmiXhKiIJe084s1RxFH7ekDbKUIwH/UBfAgpTRRWOyDz0k9Jh4eeeEvL/VFUmo6CLBUx
SyqdtKt1yI99fXpJYdxS1FEMcu5sKIyI9U1hIvKBJAxC859lurztYGTNa/nkZWq4Uf2XnUmEcwFr
iikaltvd/s4CwssHfqL2GQikC0cYWMFnZisr1tM/9Hw7xHnFZhG1tDa/diIv9xxceUP0XAmvTcui
ZYR3U36Wedl9H6MWpSLj//NdQhxaKKvxlAFSEuOJuYNeiYLFo9k8fSrb4UMfVF2L8uV5PlORQp22
dS3FCZjcj/JmxHdR8N6sPDWB685xZkNB/2/A6PKbCGlTU7esjiqb6RPOXrxhkWCV8svqOPCr547S
CTQ5htxR5WZIdqRP+hprnIBSFme7fa7XtiiiFIMwpefBgm9NQvOjeAN0CUbkJMhpFXVrbYENvArh
EOFREAtWJCZXRQ4EHc2CVhmRoTcoSdASRI5hLaEB+6sh5LfY1QjaL68jKo3MRszuHd7sVGMfKRok
ejxYOGFU5Tuea3J2IC19prmQ/8JAiuaTD6yOTCE5WNNQvPsh9/Vjxc84AQF41iCCtM9a6ZpR68XL
fYIE7OVbIR2C2MM09EbRweqFNhrlK6AGk8wytBlNjYsau8PfkfMY3AXBGTjMTaEdm6Dn6DfQP9Po
wIwB/jIi3w0Qi+o1NRmKcEZTPUMpuSkaPttTHSyPXxK6xGF5M0KTbk/VPWaQ7+8P7HWa+8/+WGVI
H8gDejVG46Z8fttt+ixIwqfIRjISDFEIbPcb3dg7GP+jCPVdDVVCpjeNlibVPSiP3N5gmViOMCek
EhMrXK1ctsZrhqRtLzFe5ejimQyOCOt97tCfFUM6KESmezy806PxQ6HAdmXOJ7pYhJMM4SQ/iNlS
sasRGovxicW5ivvJHqLqss8syyDHori3ALLzA4plrr7snGzR/MRLjK8b64cW1myrsb5ZhsqjqnWO
T8E/SNBkinOrgHjHne0xu4rQdPXo5oqhFluDSX0GrusHhDzuT5Jbn4ySfEBeWFSg79r+sKAhXX7K
460P+YR1nAgeQzk64MXdqQBP6GfNAlI6jQ6jw6KgVTwlIVpojaVL6umnMtTnBpWCk+1DveF5CZu9
y/rLRpTuiCVHhquBEi6pdSrofNSV1+vJVCZtm9q/7VR79Gw7IDqbXO9qVBB/hlJvfDS58j73Xeqc
AiFSN4QxDytogElSp5oZx+2kyk3Dy6/sGpPP350sPn57Z7Hdx6UirjPnBVRQ6bmNvwHU8r5ILgD3
HTc/Fls8CP8FtXM+H9Y5Bojzyx9kI3krvHmlVqR8k5zdO+yLUVzD18PaW1xFOQqqm/+cTurJW2eY
CxZntjhdyU6iJRqW6t6vYPA08h/YSiJiotx4GDQ2RvAE0idiIvOYhpeS/ani4vAIuHD1tD3oO1x9
77O+nk4U+OTwnb52HDZfc5v1WTS0dRy4M5zxikBZAchOjjfiQ61JVZxYMKX/ODkPFXYPdHCAcD1s
5JqlIDWBdv3QbQz77MHGRx4zItxl5XtyCDBiC/pIOGVRwoeNaDQnufDQERWWhere4wxmQpF83T/0
iXlle9MXinmlIYPlj05WpsIOnO3RYcfDWCL1E92Qkwg/rNFzchaLGoXcTFVAJImK8JW1gZvilHVf
3TPt/HOsvm9c3V+VLtY0KmByWW9mh27QdRUCs1lm2a7RuuUkfHuu7u+BHoiUiBUcDA/qFfN1u6uE
rwvVKtiLEN2i3rA1UChVl/E0vRsWkvZnP5EDCFnymP6d1jCl0bftFSwfud/Uh3VpRtu41NPqQlr9
R3p+YIAtVY+414b+VCieNbjy9IX04FxkJPwUHUK1qN/9v0sPcCKvmsKyMOiHZcsTlKxoihAx3858
oasxASEexjynv+RJHskvs8FgETuuD6ObqhqbKjf6Vaa1rKg9clpS77d0xS4PnDVQEunWxNfZtXdb
ivhe6gOZWEXvrZq2N+a8AcbGugXHlMLdWgSkSaKMFLlg4RwF9HW/rFr4C+Ry+qUbGx40UXIe8gnN
yYFIvkrGZMJzPnYobedspIZvtDQ1eyyfLuMiqPIA+1IP1RtcsrLUu7HhdvdFUVbDFW1JE9HBxS+q
e5eCD1ywAb4g+ey3tOpivDSPBNrSHTCjEeag6LeaCL1qAUUyKBe03jJpPThrmRT3p7QsxbH4leBh
qzYCKpK0rPl5fN6ygmdybTqpB5Heh9GO4/dab9mIi41PL2MY/VhFU46voxWZ9ZLLEMUMHxOqRYue
LSQmKlHHfr0Um6VEUgxVjwa938ZXXiapskfMRHpUwPkUXSC0mrxG8/M0VjcgzTcUOtgu7JASeYuu
H+bcFfTb38N205hexO1scHDMIXcnMsd/V9oFyYD261jfe91IgkAD+jvLQmdmFksPYDIa5YrgPIZf
T6TSupJN2zYxxfy/Yg2Qy7wm255pwnYs1rurH9MdJNkBD4RBfzcJaHJhcRa0XszjvAoztsr8mcd6
llkwD8VVoUbBw4/YoTx/pxgXfhDLeFORlnPLP86979dQTNnAiQeCL8JExu4oMLiLjFYIgKV9sHB8
FdRM1ZMKbNcf3m3MfmLgIrhLj4DGhBGyCCCym6nAxpNRsPXv6+trC1cBn4avqXIhAyy/OX+ffkZQ
gWCE1R8A+zpdVt3Fc7+eE8n3kYjN4arcfcLJABT14edHl/OHuzAYEh40DdoV2K3UM/ByJ2oUPMup
xJ8cx0NtJiWQXiGIK8G2zBvRO+5DnKagOKK1niQw9wbQ1NJpm3GyAJBSrMRjDBnZvr4XoBMAOLjn
R0XyHFeldNDdqvF5u1Uwdv0nQ0VK75F8MCleMpc2tEMDj8HvBNiU7ks/rNgt6iTAnmj3cZ5bX1kQ
3XLBnzyGumRGgd7ATdilGvBEuyl0yW5qXixVQfnaWQjoSnoHa6tYPsEbL9j+SucsCmtptZGwFtm8
xoiD0FD6APQrZsOZdX8/UkeA0RorYk6YFjA/4lsejHwhBUNfHCviqKq3XxgA2GzgBMmLpP8rZbaX
PELNL8BKiPujumWqMcyICdw33Xc0U93mzE0JHfDlOTCuMx6kRP4nxQiBZNyaIy9TEDJ5CUI15stV
afTdPghhP5k2QUoPWMSaL0aQt9NBxi25Y4ZUCgDMXv9FRoyCwUEbACj4Qf3OGZ0Jf1/CwBbahj4k
5Yp8qaRzPbMBZU5+YZq72l7XpoKtY+djRSyxioi+8PvC6ejcRyamvulQAL2phqlKMBvQ+izWTydA
no6+WuU82/byt+LxvcBqAZqeXYFSfS3BKNhYgyTKF77QeJUDkAKy4lSeI2kfniPmWOwOzywELLjZ
J1VB3UFpGzFwdnehmIK15hIssjUvZtwUKgWTbejJ7mq7DoE0fGNBnHUhZgugjB7obQ0QuhzdAO8G
sC6lsSNJdYt7xveTFHSZ8UR1Qe4hm/PySkJozkmPxNcybzrwyLKUtBTjOi/WGZQNNKnEJgV1IUbt
1UACgIODUvK0M7TB1Gk8LXZCdWKOO8IwcMdjsHSZKNAKEofyckqQzr11YLWzhhcOilYjqjUiLjRV
0NVzvvHtvdQIPzHmNUz55myvDSF7XNBSHLtZYmimA8LiZ1GzuZm++0DrmLn+eroHhv9viQ1OcM0R
3a1prCbWWwZtUWfUnyvql7zdhAsR/r4mZG+ZDhO0LWbYjeEzEBBLwM3hPHa1cp4so5jTMJgkJUHs
mKOCtH/qNqSqSPmKGcenQ9HUNC3z3J0l57idmMImhSqDXMliFmTUTh7ShqJ6p6ezsrnGeQOOCPuz
Z+9V4qtQmQzRXZ5tioAB/zRit6HXltgzG3nY2qkmzswNU0VSnuiG3aYQ6cSQfp8fy86S4Xty5Z/Z
vs+T/qT646gvc3cS7eDMY9UaToxtFZtkmmyjKcaSUspYIlFEvTmSaQ2dxNnfykg9sizolPfLEVS3
rSlmonoZbANZNR+Q4zLo+vK+b+2dHM3yedDaPhnkx2l3TVFhO/7hr9HDpVHGp4U6WThWW3TaMGq3
qwMvi5Uf+kMJyCaaCvXr1nxoZgF5Y1bOuKGW6OuJExmUL2kz+otTlBWkhOHSp91u/s13eiSzaymu
SooBQhY475L7/leYP4LtEOnWSkIEJaguKj9qsnBpZY0CJw6oeVgprGIq9+sABw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 14 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "rtcc_fifo_generator_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "fifo_generator_v13_2_6,Vivado 2021.2.1";
end zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 15;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 15;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 63;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 62;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 64;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 6;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
  full <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.zxnexys_zxrtc_0_0_fifo_generator_v13_2_6
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(6 downto 0) => NLW_U0_data_count_UNCONNECTED(6 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(14 downto 0) => din(14 downto 0),
      dout(14 downto 0) => dout(14 downto 0),
      empty => empty,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(5 downto 0) => B"000000",
      prog_empty_thresh_assert(5 downto 0) => B"000000",
      prog_empty_thresh_negate(5 downto 0) => B"000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(5 downto 0) => B"000000",
      prog_full_thresh_assert(5 downto 0) => B"000000",
      prog_full_thresh_negate(5 downto 0) => B"000000",
      rd_clk => '0',
      rd_data_count(6 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(6 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(6 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(6 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 13 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 );
    full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    empty : out STD_LOGIC;
    underflow : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "rtcc_fifo_generator_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "fifo_generator_v13_2_6,Vivado 2021.2.1";
end zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 14;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 14;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 1;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 1;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 63;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 62;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 64;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 6;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
  empty <= \<const0>\;
  full <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.\zxnexys_zxrtc_0_0_fifo_generator_v13_2_6__parameterized1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(6 downto 0) => NLW_U0_data_count_UNCONNECTED(6 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(13 downto 0) => din(13 downto 0),
      dout(13 downto 0) => dout(13 downto 0),
      empty => NLW_U0_empty_UNCONNECTED,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(5 downto 0) => B"000000",
      prog_empty_thresh_assert(5 downto 0) => B"000000",
      prog_empty_thresh_negate(5 downto 0) => B"000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(5 downto 0) => B"000000",
      prog_full_thresh_assert(5 downto 0) => B"000000",
      prog_full_thresh_negate(5 downto 0) => B"000000",
      rd_clk => '0',
      rd_data_count(6 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(6 downto 0),
      rd_en => '1',
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => underflow,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => wr_ack,
      wr_clk => '0',
      wr_data_count(6 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(6 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc is
  port (
    iic_rtcc_sda_t : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    update_i : out STD_LOGIC;
    rtc_0_update_t : out STD_LOGIC;
    \data_reg[1][6]\ : out STD_LOGIC;
    \data_reg[4][7]\ : out STD_LOGIC;
    \data_reg[4][6]\ : out STD_LOGIC;
    \data_reg[4][5]\ : out STD_LOGIC;
    \data_reg[4][4]\ : out STD_LOGIC;
    \data_reg[1][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[2][7]\ : out STD_LOGIC;
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[2][5]\ : out STD_LOGIC;
    \data_reg[2][4]\ : out STD_LOGIC;
    \data_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC;
    \data_reg[5][7]\ : out STD_LOGIC;
    \data_reg[5][6]\ : out STD_LOGIC;
    \data_reg[5][5]\ : out STD_LOGIC;
    \data_reg[5][4]\ : out STD_LOGIC;
    \data_reg[3][2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_reg_o_reg[5]\ : out STD_LOGIC;
    sda_reg : out STD_LOGIC;
    scl_reg : out STD_LOGIC;
    i2c_rw_reg : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    update_i_reg : out STD_LOGIC;
    update_i_reg_0 : out STD_LOGIC;
    \tmp_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ack_reg : out STD_LOGIC;
    \bcnt_reg[0]\ : out STD_LOGIC;
    \sda_sr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \scl_sr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_o_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    update_t_reg : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[2]\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC;
    \data_reg[5][4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[6]\ : out STD_LOGIC;
    \wr_reg_o_reg[5]_0\ : out STD_LOGIC;
    \data_reg[0][0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC;
    update_t_reg_0 : out STD_LOGIC;
    \wr_reg_o_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[2]\ : out STD_LOGIC;
    \data_reg[1][5]\ : out STD_LOGIC;
    \data_o_reg[4]\ : out STD_LOGIC;
    update_t_reg_1 : out STD_LOGIC;
    update_t_reg_2 : out STD_LOGIC;
    \goreg_bm.dout_i_reg[0]\ : out STD_LOGIC;
    \bcnt_reg[1]\ : out STD_LOGIC;
    old_scl_reg : out STD_LOGIC;
    \cnt_reg[1]\ : out STD_LOGIC;
    \bcnt_reg[1]_0\ : out STD_LOGIC;
    ack14_out : out STD_LOGIC;
    \bcnt_reg[0]_0\ : out STD_LOGIC;
    \cnt_reg[0]\ : out STD_LOGIC;
    \data_reg[2][4]_0\ : out STD_LOGIC;
    \data_reg[2][1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_1\ : out STD_LOGIC;
    \timeout_reg[13]\ : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    reset : in STD_LOGIC;
    \data_reg[4][7]_0\ : in STD_LOGIC;
    \data_reg[4][6]_0\ : in STD_LOGIC;
    \data_reg[4][5]_0\ : in STD_LOGIC;
    \data_reg[4][4]_0\ : in STD_LOGIC;
    \data_reg[1][7]_0\ : in STD_LOGIC;
    \data_reg[1][6]_0\ : in STD_LOGIC;
    \data_reg[1][5]_0\ : in STD_LOGIC;
    \data_reg[1][4]\ : in STD_LOGIC;
    \data_reg[2][7]_0\ : in STD_LOGIC;
    \data_reg[2][6]\ : in STD_LOGIC;
    \data_reg[2][5]_0\ : in STD_LOGIC;
    \data_reg[2][4]_1\ : in STD_LOGIC;
    \data_reg[0][7]_0\ : in STD_LOGIC;
    \data_reg[0][6]\ : in STD_LOGIC;
    \data_reg[0][5]\ : in STD_LOGIC;
    \data_reg[0][4]\ : in STD_LOGIC;
    \data_reg[5][7]_0\ : in STD_LOGIC;
    \data_reg[5][6]_0\ : in STD_LOGIC;
    \data_reg[5][5]_0\ : in STD_LOGIC;
    \data_reg[5][4]_1\ : in STD_LOGIC;
    \data_reg[3][2]_0\ : in STD_LOGIC;
    \data_reg[3][1]\ : in STD_LOGIC;
    \data_reg[3][0]\ : in STD_LOGIC;
    sda_reg_0 : in STD_LOGIC;
    scl_reg_0 : in STD_LOGIC;
    i2c_rw_reg_0 : in STD_LOGIC;
    update_t_reg_3 : in STD_LOGIC;
    sda_o_reg : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc : entity is "rtcc";
end zxnexys_zxrtc_0_0_rtcc;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc is
  signal axi_controller_0_fifo_read_EMPTY : STD_LOGIC;
  signal axi_controller_0_fifo_read_RD_DATA : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal axi_controller_0_fifo_read_RD_EN : STD_LOGIC;
  signal axi_controller_0_fifo_write_WR_DATA : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal axi_controller_0_fifo_write_WR_EN : STD_LOGIC;
  signal axi_controller_0_interface_aximm_ARADDR : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal axi_controller_0_interface_aximm_ARREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_ARVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_AWADDR : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal axi_controller_0_interface_aximm_AWVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_BREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_BVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_controller_0_interface_aximm_RREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_RVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_WDATA : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal axi_controller_0_interface_aximm_WREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_WVALID : STD_LOGIC;
  signal \^data_o_reg[7]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_reg[0]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_reg[10]0\ : STD_LOGIC;
  signal \data_reg[11]0\ : STD_LOGIC;
  signal \data_reg[12]0\ : STD_LOGIC;
  signal \data_reg[13]0\ : STD_LOGIC;
  signal \data_reg[14]0\ : STD_LOGIC;
  signal \data_reg[15]0\ : STD_LOGIC;
  signal \data_reg[16]0\ : STD_LOGIC;
  signal \data_reg[17]0\ : STD_LOGIC;
  signal \data_reg[18]0\ : STD_LOGIC;
  signal \data_reg[19]0\ : STD_LOGIC;
  signal \data_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_reg[20]0\ : STD_LOGIC;
  signal \data_reg[21]0\ : STD_LOGIC;
  signal \data_reg[22]0\ : STD_LOGIC;
  signal \data_reg[23]0\ : STD_LOGIC;
  signal \data_reg[24]0\ : STD_LOGIC;
  signal \data_reg[25]0\ : STD_LOGIC;
  signal \data_reg[27]0\ : STD_LOGIC;
  signal \data_reg[29]0\ : STD_LOGIC;
  signal \data_reg[30]0\ : STD_LOGIC;
  signal \data_reg[31]0\ : STD_LOGIC;
  signal \data_reg[32]0\ : STD_LOGIC;
  signal \data_reg[33]0\ : STD_LOGIC;
  signal \data_reg[34]0\ : STD_LOGIC;
  signal \data_reg[35]0\ : STD_LOGIC;
  signal \data_reg[36]0\ : STD_LOGIC;
  signal \data_reg[37]0\ : STD_LOGIC;
  signal \data_reg[38]0\ : STD_LOGIC;
  signal \data_reg[39]0\ : STD_LOGIC;
  signal \data_reg[40]0\ : STD_LOGIC;
  signal \data_reg[41]0\ : STD_LOGIC;
  signal \data_reg[42]0\ : STD_LOGIC;
  signal \data_reg[43]0\ : STD_LOGIC;
  signal \data_reg[44]0\ : STD_LOGIC;
  signal \data_reg[45]0\ : STD_LOGIC;
  signal \data_reg[46]0\ : STD_LOGIC;
  signal \data_reg[47]0\ : STD_LOGIC;
  signal \data_reg[48]0\ : STD_LOGIC;
  signal \data_reg[49]0\ : STD_LOGIC;
  signal \data_reg[50]0\ : STD_LOGIC;
  signal \data_reg[51]0\ : STD_LOGIC;
  signal \data_reg[52]0\ : STD_LOGIC;
  signal \data_reg[53]0\ : STD_LOGIC;
  signal \data_reg[54]0\ : STD_LOGIC;
  signal \data_reg[55]0\ : STD_LOGIC;
  signal \data_reg[56]0\ : STD_LOGIC;
  signal \data_reg[57]0\ : STD_LOGIC;
  signal \data_reg[58]0\ : STD_LOGIC;
  signal \data_reg[59]0\ : STD_LOGIC;
  signal \data_reg[60]0\ : STD_LOGIC;
  signal \data_reg[61]0\ : STD_LOGIC;
  signal \data_reg[62]0\ : STD_LOGIC;
  signal \data_reg[63]0\ : STD_LOGIC;
  signal \data_reg[6]_2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \data_reg[7]0\ : STD_LOGIC;
  signal \data_reg[8]0\ : STD_LOGIC;
  signal \data_reg[9]0\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fifo_generator_1_wr_ack : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[11]_0\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[11]_1\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[12]_0\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[1]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[2]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[6]\ : STD_LOGIC;
  signal \inst/cnt\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \inst/refresh_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 to 3 );
  signal registers_0_fifo_read_RD_DATA : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal registers_0_fifo_write_WR_DATA : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal registers_0_fifo_write_WR_EN : STD_LOGIC;
  signal registers_0_n_100 : STD_LOGIC;
  signal registers_0_n_101 : STD_LOGIC;
  signal registers_0_n_102 : STD_LOGIC;
  signal registers_0_n_103 : STD_LOGIC;
  signal registers_0_n_104 : STD_LOGIC;
  signal registers_0_n_105 : STD_LOGIC;
  signal registers_0_n_106 : STD_LOGIC;
  signal registers_0_n_107 : STD_LOGIC;
  signal registers_0_n_108 : STD_LOGIC;
  signal registers_0_n_109 : STD_LOGIC;
  signal registers_0_n_110 : STD_LOGIC;
  signal registers_0_n_12 : STD_LOGIC;
  signal registers_0_n_2 : STD_LOGIC;
  signal registers_0_n_23 : STD_LOGIC;
  signal registers_0_n_35 : STD_LOGIC;
  signal registers_0_n_36 : STD_LOGIC;
  signal registers_0_n_39 : STD_LOGIC;
  signal registers_0_n_40 : STD_LOGIC;
  signal registers_0_n_41 : STD_LOGIC;
  signal registers_0_n_42 : STD_LOGIC;
  signal registers_0_n_43 : STD_LOGIC;
  signal registers_0_n_44 : STD_LOGIC;
  signal registers_0_n_46 : STD_LOGIC;
  signal registers_0_n_54 : STD_LOGIC;
  signal registers_0_n_55 : STD_LOGIC;
  signal registers_0_n_56 : STD_LOGIC;
  signal registers_0_n_57 : STD_LOGIC;
  signal registers_0_n_58 : STD_LOGIC;
  signal registers_0_n_59 : STD_LOGIC;
  signal registers_0_n_61 : STD_LOGIC;
  signal registers_0_n_62 : STD_LOGIC;
  signal registers_0_n_63 : STD_LOGIC;
  signal registers_0_n_65 : STD_LOGIC;
  signal registers_0_n_71 : STD_LOGIC;
  signal registers_0_n_74 : STD_LOGIC;
  signal registers_0_n_75 : STD_LOGIC;
  signal registers_0_n_78 : STD_LOGIC;
  signal registers_0_n_79 : STD_LOGIC;
  signal registers_0_n_80 : STD_LOGIC;
  signal registers_0_n_81 : STD_LOGIC;
  signal registers_0_n_82 : STD_LOGIC;
  signal registers_0_n_83 : STD_LOGIC;
  signal registers_0_n_84 : STD_LOGIC;
  signal registers_0_n_85 : STD_LOGIC;
  signal registers_0_n_86 : STD_LOGIC;
  signal registers_0_n_87 : STD_LOGIC;
  signal registers_0_n_88 : STD_LOGIC;
  signal registers_0_n_89 : STD_LOGIC;
  signal registers_0_n_90 : STD_LOGIC;
  signal registers_0_n_91 : STD_LOGIC;
  signal registers_0_n_92 : STD_LOGIC;
  signal registers_0_n_93 : STD_LOGIC;
  signal registers_0_n_94 : STD_LOGIC;
  signal registers_0_n_95 : STD_LOGIC;
  signal registers_0_n_96 : STD_LOGIC;
  signal registers_0_n_97 : STD_LOGIC;
  signal registers_0_n_98 : STD_LOGIC;
  signal registers_0_n_99 : STD_LOGIC;
  signal rtc_0_data_o : STD_LOGIC_VECTOR ( 3 to 3 );
  signal rtc_0_n_100 : STD_LOGIC;
  signal rtc_0_n_103 : STD_LOGIC;
  signal rtc_0_n_110 : STD_LOGIC;
  signal rtc_0_n_111 : STD_LOGIC;
  signal rtc_0_n_114 : STD_LOGIC;
  signal rtc_0_n_115 : STD_LOGIC;
  signal rtc_0_n_116 : STD_LOGIC;
  signal rtc_0_n_117 : STD_LOGIC;
  signal rtc_0_n_118 : STD_LOGIC;
  signal rtc_0_n_119 : STD_LOGIC;
  signal rtc_0_n_133 : STD_LOGIC;
  signal rtc_0_n_17 : STD_LOGIC;
  signal rtc_0_n_18 : STD_LOGIC;
  signal rtc_0_n_19 : STD_LOGIC;
  signal rtc_0_n_20 : STD_LOGIC;
  signal rtc_0_n_21 : STD_LOGIC;
  signal rtc_0_n_22 : STD_LOGIC;
  signal rtc_0_n_23 : STD_LOGIC;
  signal rtc_0_n_24 : STD_LOGIC;
  signal rtc_0_n_25 : STD_LOGIC;
  signal rtc_0_n_26 : STD_LOGIC;
  signal rtc_0_n_27 : STD_LOGIC;
  signal rtc_0_n_29 : STD_LOGIC;
  signal rtc_0_n_64 : STD_LOGIC;
  signal rtc_0_n_81 : STD_LOGIC;
  signal rtc_0_n_84 : STD_LOGIC;
  signal rtc_0_n_85 : STD_LOGIC;
  signal rtc_0_n_86 : STD_LOGIC;
  signal rtc_0_n_87 : STD_LOGIC;
  signal rtc_0_n_88 : STD_LOGIC;
  signal rtc_0_n_89 : STD_LOGIC;
  signal rtc_0_n_90 : STD_LOGIC;
  signal rtc_0_n_91 : STD_LOGIC;
  signal rtc_0_n_99 : STD_LOGIC;
  signal rtc_0_rd_reg_o : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^rtc_0_update_t\ : STD_LOGIC;
  signal rtc_0_wr_reg_o : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal rtc_reset_0_reset_n : STD_LOGIC;
  signal \^underflow\ : STD_LOGIC;
  signal \^update_i\ : STD_LOGIC;
  signal \^update_t_reg\ : STD_LOGIC;
  signal \^wr_reg_o_reg[2]\ : STD_LOGIC;
  signal \^wr_reg_o_reg[4]\ : STD_LOGIC;
  signal \^wr_reg_o_reg[5]\ : STD_LOGIC;
  signal NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_scl_o_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_sda_o_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_gpo_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_axi_iic_0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_axi_iic_0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_axi_iic_0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_generator_0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_generator_1_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_generator_1_full_UNCONNECTED : STD_LOGIC;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of axi_controller_0 : label is "axi_controller,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of axi_iic_0 : label is "rtcc_axi_iic_0_0,axi_iic,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of axi_iic_0 : label is "yes";
  attribute X_CORE_INFO of axi_iic_0 : label is "axi_iic,Vivado 2021.2.1";
  attribute CHECK_LICENSE_TYPE of fifo_generator_0 : label is "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings of fifo_generator_0 : label is "yes";
  attribute X_CORE_INFO of fifo_generator_0 : label is "fifo_generator_v13_2_6,Vivado 2021.2.1";
  attribute CHECK_LICENSE_TYPE of fifo_generator_1 : label is "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings of fifo_generator_1 : label is "yes";
  attribute X_CORE_INFO of fifo_generator_1 : label is "fifo_generator_v13_2_6,Vivado 2021.2.1";
  attribute X_CORE_INFO of registers_0 : label is "registers,Vivado 2021.2";
  attribute X_CORE_INFO of rtc_0 : label is "rtc,Vivado 2021.2";
  attribute X_CORE_INFO of rtc_reset_0 : label is "rtc_reset,Vivado 2021.2";
begin
  \data_o_reg[7]\(3 downto 0) <= \^data_o_reg[7]\(3 downto 0);
  dout(3 downto 0) <= \^dout\(3 downto 0);
  \goreg_bm.dout_i_reg[11]_0\ <= \^goreg_bm.dout_i_reg[11]_0\;
  \goreg_bm.dout_i_reg[11]_1\ <= \^goreg_bm.dout_i_reg[11]_1\;
  \goreg_bm.dout_i_reg[12]_0\ <= \^goreg_bm.dout_i_reg[12]_0\;
  \goreg_bm.dout_i_reg[1]\ <= \^goreg_bm.dout_i_reg[1]\;
  \goreg_bm.dout_i_reg[2]\ <= \^goreg_bm.dout_i_reg[2]\;
  \goreg_bm.dout_i_reg[6]\ <= \^goreg_bm.dout_i_reg[6]\;
  rtc_0_update_t <= \^rtc_0_update_t\;
  underflow <= \^underflow\;
  update_i <= \^update_i\;
  update_t_reg <= \^update_t_reg\;
  \wr_reg_o_reg[2]\ <= \^wr_reg_o_reg[2]\;
  \wr_reg_o_reg[4]\ <= \^wr_reg_o_reg[4]\;
  \wr_reg_o_reg[5]\ <= \^wr_reg_o_reg[5]\;
axi_controller_0: entity work.zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0
     port map (
      \ARADDR_reg[8]\(4) => axi_controller_0_interface_aximm_ARADDR(8),
      \ARADDR_reg[8]\(3 downto 2) => axi_controller_0_interface_aximm_ARADDR(6 downto 5),
      \ARADDR_reg[8]\(1 downto 0) => axi_controller_0_interface_aximm_ARADDR(3 downto 2),
      \AWADDR_reg[8]\(4) => axi_controller_0_interface_aximm_AWADDR(8),
      \AWADDR_reg[8]\(3 downto 2) => axi_controller_0_interface_aximm_AWADDR(6 downto 5),
      \AWADDR_reg[8]\(1 downto 0) => axi_controller_0_interface_aximm_AWADDR(3 downto 2),
      D(7 downto 0) => axi_controller_0_interface_aximm_RDATA(7 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      \WDATA_reg[9]\(9 downto 0) => axi_controller_0_interface_aximm_WDATA(9 downto 0),
      axi_controller_0_interface_aximm_BREADY => axi_controller_0_interface_aximm_BREADY,
      axi_controller_0_interface_aximm_RREADY => axi_controller_0_interface_aximm_RREADY,
      clk_peripheral => clk_peripheral,
      dout(14 downto 0) => axi_controller_0_fifo_read_RD_DATA(14 downto 0),
      empty => axi_controller_0_fifo_read_EMPTY,
      rd_en => axi_controller_0_fifo_read_RD_EN,
      reset => reset,
      s_axi_arready => axi_controller_0_interface_aximm_ARREADY,
      s_axi_arvalid => axi_controller_0_interface_aximm_ARVALID,
      s_axi_awvalid => axi_controller_0_interface_aximm_AWVALID,
      s_axi_bvalid => axi_controller_0_interface_aximm_BVALID,
      s_axi_rvalid => axi_controller_0_interface_aximm_RVALID,
      s_axi_wready => axi_controller_0_interface_aximm_WREADY,
      s_axi_wvalid => axi_controller_0_interface_aximm_WVALID,
      \timeout_reg[13]\ => \timeout_reg[13]\,
      wr_ack => fifo_generator_1_wr_ack,
      \wr_data_reg[13]\(13 downto 0) => axi_controller_0_fifo_write_WR_DATA(13 downto 0),
      wr_en => axi_controller_0_fifo_write_WR_EN
    );
axi_iic_0: entity work.zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0
     port map (
      gpo(0) => NLW_axi_iic_0_gpo_UNCONNECTED(0),
      iic2intc_irpt => NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED,
      s_axi_aclk => clk_peripheral,
      s_axi_araddr(8) => axi_controller_0_interface_aximm_ARADDR(8),
      s_axi_araddr(7) => '0',
      s_axi_araddr(6 downto 5) => axi_controller_0_interface_aximm_ARADDR(6 downto 5),
      s_axi_araddr(4) => '0',
      s_axi_araddr(3 downto 2) => axi_controller_0_interface_aximm_ARADDR(3 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => rtc_reset_0_reset_n,
      s_axi_arready => axi_controller_0_interface_aximm_ARREADY,
      s_axi_arvalid => axi_controller_0_interface_aximm_ARVALID,
      s_axi_awaddr(8) => axi_controller_0_interface_aximm_AWADDR(8),
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6 downto 5) => axi_controller_0_interface_aximm_AWADDR(6 downto 5),
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3 downto 2) => axi_controller_0_interface_aximm_AWADDR(3 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awready => NLW_axi_iic_0_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => axi_controller_0_interface_aximm_AWVALID,
      s_axi_bready => axi_controller_0_interface_aximm_BREADY,
      s_axi_bresp(1 downto 0) => NLW_axi_iic_0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => axi_controller_0_interface_aximm_BVALID,
      s_axi_rdata(31 downto 8) => NLW_axi_iic_0_s_axi_rdata_UNCONNECTED(31 downto 8),
      s_axi_rdata(7 downto 0) => axi_controller_0_interface_aximm_RDATA(7 downto 0),
      s_axi_rready => axi_controller_0_interface_aximm_RREADY,
      s_axi_rresp(1 downto 0) => NLW_axi_iic_0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => axi_controller_0_interface_aximm_RVALID,
      s_axi_wdata(31 downto 10) => B"0000000000000000000000",
      s_axi_wdata(9 downto 0) => axi_controller_0_interface_aximm_WDATA(9 downto 0),
      s_axi_wready => axi_controller_0_interface_aximm_WREADY,
      s_axi_wstrb(3 downto 0) => B"1111",
      s_axi_wvalid => axi_controller_0_interface_aximm_WVALID,
      scl_i => iic_rtcc_scl_i,
      scl_o => NLW_axi_iic_0_scl_o_UNCONNECTED,
      scl_t => iic_rtcc_scl_t,
      sda_i => iic_rtcc_sda_i,
      sda_o => NLW_axi_iic_0_sda_o_UNCONNECTED,
      sda_t => iic_rtcc_sda_t
    );
fifo_generator_0: entity work.zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0
     port map (
      clk => clk_peripheral,
      din(14 downto 0) => registers_0_fifo_write_WR_DATA(14 downto 0),
      dout(14 downto 0) => axi_controller_0_fifo_read_RD_DATA(14 downto 0),
      empty => axi_controller_0_fifo_read_EMPTY,
      full => NLW_fifo_generator_0_full_UNCONNECTED,
      rd_en => axi_controller_0_fifo_read_RD_EN,
      srst => reset,
      wr_en => registers_0_fifo_write_WR_EN
    );
fifo_generator_1: entity work.zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0
     port map (
      clk => clk_peripheral,
      din(13 downto 0) => axi_controller_0_fifo_write_WR_DATA(13 downto 0),
      dout(13 downto 8) => registers_0_fifo_read_RD_DATA(13 downto 8),
      dout(7 downto 4) => \^dout\(3 downto 0),
      dout(3 downto 0) => registers_0_fifo_read_RD_DATA(3 downto 0),
      empty => NLW_fifo_generator_1_empty_UNCONNECTED,
      full => NLW_fifo_generator_1_full_UNCONNECTED,
      rd_en => '1',
      srst => reset,
      underflow => \^underflow\,
      wr_ack => fifo_generator_1_wr_ack,
      wr_en => axi_controller_0_fifo_write_WR_EN
    );
registers_0: entity work.zxnexys_zxrtc_0_0_rtcc_registers_0_0
     port map (
      D(7) => rtc_0_n_84,
      D(6) => rtc_0_n_85,
      D(5) => rtc_0_n_86,
      D(4) => rtc_0_n_87,
      D(3) => rtc_0_n_88,
      D(2) => rtc_0_n_89,
      D(1) => rtc_0_n_90,
      D(0) => rtc_0_n_91,
      E(0) => \data_reg[63]0\,
      Q(2 downto 1) => rtc_0_wr_reg_o(5 downto 4),
      Q(0) => rtc_0_wr_reg_o(2),
      clk_peripheral => clk_peripheral,
      \cnt_reg[2]\ => registers_0_n_110,
      \data_reg[0][0]\(0) => \data_reg[0]_1\(0),
      \data_reg[0][0]_0\ => \data_reg[0][0]\,
      \data_reg[0][0]_1\ => rtc_0_n_103,
      \data_reg[0][0]_2\ => rtc_0_n_116,
      \data_reg[0][3]\ => rtc_0_n_117,
      \data_reg[0][4]\ => \data_reg[0][4]\,
      \data_reg[0][4]_0\ => \^goreg_bm.dout_i_reg[11]_1\,
      \data_reg[0][5]\ => \data_reg[0][5]\,
      \data_reg[0][6]\ => \data_reg[0][6]\,
      \data_reg[0][7]\(3 downto 0) => \data_reg[0][7]\(3 downto 0),
      \data_reg[0][7]_0\ => \data_reg[0][7]_0\,
      \data_reg[10][0]\(0) => \data_reg[10]0\,
      \data_reg[11][0]\(0) => \data_reg[11]0\,
      \data_reg[12][0]\(0) => \data_reg[12]0\,
      \data_reg[13][0]\(0) => \data_reg[13]0\,
      \data_reg[14][0]\(0) => \data_reg[14]0\,
      \data_reg[15][0]\(0) => \data_reg[15]0\,
      \data_reg[16][0]\(0) => \data_reg[16]0\,
      \data_reg[17][0]\(0) => \data_reg[17]0\,
      \data_reg[18][0]\(0) => \data_reg[18]0\,
      \data_reg[19][0]\(0) => \data_reg[19]0\,
      \data_reg[1][0]\(0) => \data_reg[1]_0\(0),
      \data_reg[1][0]_0\ => rtc_0_n_115,
      \data_reg[1][0]_1\ => \^goreg_bm.dout_i_reg[12]_0\,
      \data_reg[1][3]\ => rtc_0_n_111,
      \data_reg[1][4]\ => \data_reg[1][4]\,
      \data_reg[1][5]\ => \data_reg[1][5]\,
      \data_reg[1][5]_0\ => \data_reg[1][5]_0\,
      \data_reg[1][6]\ => \data_reg[1][6]\,
      \data_reg[1][6]_0\ => \data_reg[1][6]_0\,
      \data_reg[1][7]\(3 downto 0) => \data_reg[1][7]\(3 downto 0),
      \data_reg[1][7]_0\ => \data_reg[1][7]_0\,
      \data_reg[20][0]\(0) => \data_reg[20]0\,
      \data_reg[21][0]\(0) => \data_reg[21]0\,
      \data_reg[22][0]\(0) => \data_reg[22]0\,
      \data_reg[23][0]\(0) => \data_reg[23]0\,
      \data_reg[24][0]\(0) => \data_reg[24]0\,
      \data_reg[25][0]\(0) => \data_reg[25]0\,
      \data_reg[26][0]\ => rtc_0_n_64,
      \data_reg[27][0]\(0) => \data_reg[27]0\,
      \data_reg[28][0]\ => rtc_0_n_81,
      \data_reg[29][0]\(0) => \data_reg[29]0\,
      \data_reg[2][0]\ => registers_0_n_12,
      \data_reg[2][0]_0\ => rtc_0_n_119,
      \data_reg[2][0]_1\ => \^wr_reg_o_reg[4]\,
      \data_reg[2][1]\ => \data_reg[2][1]\,
      \data_reg[2][2]\ => registers_0_n_71,
      \data_reg[2][4]\ => \data_reg[2][4]\,
      \data_reg[2][4]_0\ => \data_reg[2][4]_0\,
      \data_reg[2][4]_1\ => \data_reg[2][4]_1\,
      \data_reg[2][4]_2\ => rtc_0_n_110,
      \data_reg[2][5]\ => \data_reg[2][5]\,
      \data_reg[2][5]_0\ => \data_reg[2][5]_0\,
      \data_reg[2][6]\ => data3(0),
      \data_reg[2][6]_0\ => \data_reg[2][6]\,
      \data_reg[2][7]\ => \data_reg[2][7]\,
      \data_reg[2][7]_0\ => \data_reg[2][7]_0\,
      \data_reg[30][0]\(0) => \data_reg[30]0\,
      \data_reg[31][0]\(0) => \data_reg[31]0\,
      \data_reg[32][0]\(0) => \data_reg[32]0\,
      \data_reg[33][0]\(0) => \data_reg[33]0\,
      \data_reg[34][0]\(0) => \data_reg[34]0\,
      \data_reg[35][0]\(0) => \data_reg[35]0\,
      \data_reg[36][0]\(0) => \data_reg[36]0\,
      \data_reg[37][0]\(0) => \data_reg[37]0\,
      \data_reg[38][0]\(0) => \data_reg[38]0\,
      \data_reg[39][0]\(0) => \data_reg[39]0\,
      \data_reg[3][0]\ => \data_reg[3][2]\(0),
      \data_reg[3][0]_0\ => \data_reg[3][0]\,
      \data_reg[3][1]\ => \data_reg[3][2]\(1),
      \data_reg[3][1]_0\ => \data_reg[3][1]\,
      \data_reg[3][2]\ => \data_reg[3][2]\(2),
      \data_reg[3][2]_0\ => \data_reg[3][2]_0\,
      \data_reg[3][5]\ => \^wr_reg_o_reg[5]\,
      \data_reg[40][0]\(0) => \data_reg[40]0\,
      \data_reg[41][0]\(0) => \data_reg[41]0\,
      \data_reg[42][0]\(0) => \data_reg[42]0\,
      \data_reg[43][0]\(0) => \data_reg[43]0\,
      \data_reg[44][0]\(0) => \data_reg[44]0\,
      \data_reg[45][0]\(0) => \data_reg[45]0\,
      \data_reg[46][0]\(0) => \data_reg[46]0\,
      \data_reg[47][0]\(0) => \data_reg[47]0\,
      \data_reg[48][0]\(0) => \data_reg[48]0\,
      \data_reg[49][0]\(0) => \data_reg[49]0\,
      \data_reg[4][0]\ => registers_0_n_2,
      \data_reg[4][0]_0\ => rtc_0_n_29,
      \data_reg[4][1]\ => \^goreg_bm.dout_i_reg[1]\,
      \data_reg[4][2]\ => \^goreg_bm.dout_i_reg[2]\,
      \data_reg[4][3]\ => \^wr_reg_o_reg[2]\,
      \data_reg[4][4]\ => \data_reg[4][4]\,
      \data_reg[4][4]_0\ => \data_reg[4][4]_0\,
      \data_reg[4][4]_1\ => rtc_0_n_118,
      \data_reg[4][5]\ => \data_reg[4][5]\,
      \data_reg[4][5]_0\ => \data_reg[4][5]_0\,
      \data_reg[4][6]\ => \data_reg[4][6]\,
      \data_reg[4][6]_0\ => \data_reg[4][6]_0\,
      \data_reg[4][7]\ => \data_reg[4][7]\,
      \data_reg[4][7]_0\ => \data_reg[4][7]_0\,
      \data_reg[50][0]\(0) => \data_reg[50]0\,
      \data_reg[51][0]\(0) => \data_reg[51]0\,
      \data_reg[52][0]\(0) => \data_reg[52]0\,
      \data_reg[53][0]\(0) => \data_reg[53]0\,
      \data_reg[54][0]\(0) => \data_reg[54]0\,
      \data_reg[55][0]\(0) => \data_reg[55]0\,
      \data_reg[56][0]\(0) => \data_reg[56]0\,
      \data_reg[57][0]\(0) => \data_reg[57]0\,
      \data_reg[58][0]\(0) => \data_reg[58]0\,
      \data_reg[59][0]\(0) => \data_reg[59]0\,
      \data_reg[5][0]\ => registers_0_n_23,
      \data_reg[5][0]_0\ => registers_0_n_75,
      \data_reg[5][0]_1\ => rtc_0_n_114,
      \data_reg[5][2]\ => registers_0_n_46,
      \data_reg[5][3]\ => \^goreg_bm.dout_i_reg[11]_0\,
      \data_reg[5][4]\ => \data_reg[5][4]\,
      \data_reg[5][4]_0\ => \data_reg[5][4]_0\,
      \data_reg[5][4]_1\ => \data_reg[5][4]_1\,
      \data_reg[5][5]\ => \data_reg[5][5]\,
      \data_reg[5][5]_0\ => \data_reg[5][5]_0\,
      \data_reg[5][6]\ => \data_reg[5][6]\,
      \data_reg[5][6]_0\ => \data_reg[5][6]_0\,
      \data_reg[5][7]\ => \data_reg[5][7]\,
      \data_reg[5][7]_0\ => \data_reg[5][7]_0\,
      \data_reg[60][0]\(0) => \data_reg[60]0\,
      \data_reg[61][0]\(0) => \data_reg[61]0\,
      \data_reg[62][0]\(0) => \data_reg[62]0\,
      \data_reg[6][0]\ => \^update_t_reg\,
      \data_reg[6][4]\(1) => \data_reg[6]_2\(4),
      \data_reg[6][4]\(0) => \data_reg[6]_2\(0),
      \data_reg[6][4]_0\(1) => rtc_0_n_99,
      \data_reg[6][4]_0\(0) => rtc_0_n_100,
      \data_reg[6][6]\ => rtc_0_n_133,
      \data_reg[6][6]_0\ => \^goreg_bm.dout_i_reg[6]\,
      \data_reg[6][7]\(2) => \^data_o_reg[7]\(3),
      \data_reg[6][7]\(1) => \^data_o_reg[7]\(1),
      \data_reg[6][7]\(0) => rtc_0_data_o(3),
      \data_reg[7][0]\(0) => \data_reg[7]0\,
      \data_reg[8][0]\(0) => \data_reg[8]0\,
      \data_reg[9][0]\(0) => \data_reg[9]0\,
      dout(9 downto 4) => registers_0_fifo_read_RD_DATA(13 downto 8),
      dout(3) => \^dout\(3),
      dout(2 downto 1) => \^dout\(1 downto 0),
      dout(0) => registers_0_fifo_read_RD_DATA(3),
      \goreg_bm.dout_i_reg[10]\ => registers_0_n_54,
      \goreg_bm.dout_i_reg[10]_0\ => registers_0_n_86,
      \goreg_bm.dout_i_reg[10]_1\ => registers_0_n_88,
      \goreg_bm.dout_i_reg[10]_2\ => registers_0_n_90,
      \goreg_bm.dout_i_reg[10]_3\ => registers_0_n_94,
      \goreg_bm.dout_i_reg[10]_4\ => registers_0_n_103,
      \goreg_bm.dout_i_reg[10]_5\ => registers_0_n_105,
      \goreg_bm.dout_i_reg[10]_6\ => registers_0_n_107,
      \goreg_bm.dout_i_reg[11]\ => \goreg_bm.dout_i_reg[11]\,
      \goreg_bm.dout_i_reg[11]_0\ => registers_0_n_55,
      \goreg_bm.dout_i_reg[11]_1\ => registers_0_n_83,
      \goreg_bm.dout_i_reg[11]_2\ => registers_0_n_89,
      \goreg_bm.dout_i_reg[11]_3\ => registers_0_n_91,
      \goreg_bm.dout_i_reg[11]_4\ => registers_0_n_104,
      \goreg_bm.dout_i_reg[11]_5\ => registers_0_n_108,
      \goreg_bm.dout_i_reg[12]\ => registers_0_n_43,
      \goreg_bm.dout_i_reg[12]_0\ => registers_0_n_59,
      \goreg_bm.dout_i_reg[12]_1\ => registers_0_n_63,
      \goreg_bm.dout_i_reg[12]_2\ => \goreg_bm.dout_i_reg[12]\,
      \goreg_bm.dout_i_reg[12]_3\ => registers_0_n_84,
      \goreg_bm.dout_i_reg[12]_4\ => registers_0_n_97,
      \goreg_bm.dout_i_reg[13]\ => registers_0_n_62,
      \goreg_bm.dout_i_reg[13]_0\ => registers_0_n_78,
      \goreg_bm.dout_i_reg[13]_1\ => registers_0_n_92,
      \goreg_bm.dout_i_reg[13]_2\ => registers_0_n_93,
      \goreg_bm.dout_i_reg[3]\ => registers_0_n_74,
      \goreg_bm.dout_i_reg[4]\ => \goreg_bm.dout_i_reg[4]\,
      \goreg_bm.dout_i_reg[4]_0\ => \goreg_bm.dout_i_reg[4]_0\,
      \goreg_bm.dout_i_reg[5]\ => \goreg_bm.dout_i_reg[5]\,
      \goreg_bm.dout_i_reg[5]_0\ => \goreg_bm.dout_i_reg[5]_0\,
      \goreg_bm.dout_i_reg[5]_1\ => \goreg_bm.dout_i_reg[5]_1\,
      \goreg_bm.dout_i_reg[8]\ => registers_0_n_41,
      \goreg_bm.dout_i_reg[8]_0\ => registers_0_n_42,
      \goreg_bm.dout_i_reg[8]_1\ => registers_0_n_56,
      \goreg_bm.dout_i_reg[8]_2\ => registers_0_n_58,
      \goreg_bm.dout_i_reg[8]_3\ => registers_0_n_79,
      \goreg_bm.dout_i_reg[8]_4\ => registers_0_n_85,
      \goreg_bm.dout_i_reg[8]_5\ => registers_0_n_87,
      \goreg_bm.dout_i_reg[8]_6\ => registers_0_n_96,
      \goreg_bm.dout_i_reg[8]_7\ => registers_0_n_101,
      \goreg_bm.dout_i_reg[8]_8\ => registers_0_n_102,
      \goreg_bm.dout_i_reg[8]_9\ => registers_0_n_106,
      \goreg_bm.dout_i_reg[9]\ => \goreg_bm.dout_i_reg[9]\,
      \goreg_bm.dout_i_reg[9]_0\ => registers_0_n_65,
      \goreg_bm.dout_i_reg[9]_1\ => registers_0_n_80,
      \goreg_bm.dout_i_reg[9]_2\ => registers_0_n_81,
      \goreg_bm.dout_i_reg[9]_3\ => registers_0_n_82,
      \goreg_bm.dout_i_reg[9]_4\ => registers_0_n_95,
      \goreg_bm.dout_i_reg[9]_5\ => registers_0_n_98,
      \goreg_bm.dout_i_reg[9]_6\ => registers_0_n_100,
      \guf.guf1.underflow_i_reg\ => registers_0_n_39,
      \guf.guf1.underflow_i_reg_0\ => registers_0_n_40,
      \guf.guf1.underflow_i_reg_1\ => registers_0_n_44,
      \guf.guf1.underflow_i_reg_2\ => \guf.guf1.underflow_i_reg\,
      \guf.guf1.underflow_i_reg_3\ => registers_0_n_99,
      \guf.guf1.underflow_i_reg_4\ => registers_0_n_109,
      \refresh_reg[1]\ => registers_0_n_61,
      \refresh_reg[3]\(0) => p_0_in(3),
      \refresh_reg[6]_inv\(2) => \inst/refresh_reg\(6),
      \refresh_reg[6]_inv\(1 downto 0) => \inst/refresh_reg\(1 downto 0),
      rtc_0_rd_reg_o(5 downto 0) => rtc_0_rd_reg_o(5 downto 0),
      sda_o_i_2(2 downto 0) => \inst/cnt\(2 downto 0),
      underflow => \^underflow\,
      update_i_reg => \^update_i\,
      update_i_reg_0 => registers_0_n_35,
      update_i_reg_1 => registers_0_n_36,
      update_i_reg_2 => update_i_reg,
      update_i_reg_3 => update_i_reg_0,
      update_i_reg_4 => registers_0_n_57,
      update_i_reg_5 => \^rtc_0_update_t\,
      update_t_reg => update_t_reg_0,
      update_t_reg_0 => update_t_reg_1,
      update_t_reg_1 => update_t_reg_2,
      \wr_data_reg[11]\(10) => rtc_0_n_17,
      \wr_data_reg[11]\(9) => rtc_0_n_18,
      \wr_data_reg[11]\(8) => rtc_0_n_19,
      \wr_data_reg[11]\(7) => rtc_0_n_20,
      \wr_data_reg[11]\(6) => rtc_0_n_21,
      \wr_data_reg[11]\(5) => rtc_0_n_22,
      \wr_data_reg[11]\(4) => rtc_0_n_23,
      \wr_data_reg[11]\(3) => rtc_0_n_24,
      \wr_data_reg[11]\(2) => rtc_0_n_25,
      \wr_data_reg[11]\(1) => rtc_0_n_26,
      \wr_data_reg[11]\(0) => rtc_0_n_27,
      \wr_data_reg[14]\(14 downto 0) => registers_0_fifo_write_WR_DATA(14 downto 0),
      wr_en => registers_0_fifo_write_WR_EN
    );
rtc_0: entity work.zxnexys_zxrtc_0_0_rtcc_rtc_0_0
     port map (
      D(1) => \tmp_reg[0]\(0),
      D(0) => sda_reg,
      E(0) => \data_reg[63]0\,
      Q(2 downto 1) => rtc_0_wr_reg_o(5 downto 4),
      Q(0) => rtc_0_wr_reg_o(2),
      ack14_out => ack14_out,
      ack_reg => ack_reg,
      \bcnt_reg[0]\ => \bcnt_reg[0]\,
      \bcnt_reg[0]_0\ => \bcnt_reg[0]_0\,
      \bcnt_reg[1]\ => \bcnt_reg[1]\,
      \bcnt_reg[1]_0\ => \bcnt_reg[1]_0\,
      clk_peripheral => clk_peripheral,
      \cnt_reg[0]\ => \cnt_reg[0]\,
      \cnt_reg[1]\ => \cnt_reg[1]\,
      \cnt_reg[2]\(2 downto 0) => \inst/cnt\(2 downto 0),
      \data_o_reg[0]\ => rtc_0_n_29,
      \data_o_reg[0]_0\ => rtc_0_n_114,
      \data_o_reg[0]_1\ => rtc_0_n_115,
      \data_o_reg[0]_2\ => rtc_0_n_116,
      \data_o_reg[0]_3\ => rtc_0_n_119,
      \data_o_reg[3]\ => rtc_0_n_111,
      \data_o_reg[3]_0\ => rtc_0_n_117,
      \data_o_reg[4]\(1) => rtc_0_n_99,
      \data_o_reg[4]\(0) => rtc_0_n_100,
      \data_o_reg[4]_0\ => \data_o_reg[4]\,
      \data_o_reg[7]\(4 downto 1) => \^data_o_reg[7]\(3 downto 0),
      \data_o_reg[7]\(0) => rtc_0_data_o(3),
      \data_o_reg[7]_0\(7) => rtc_0_n_84,
      \data_o_reg[7]_0\(6) => rtc_0_n_85,
      \data_o_reg[7]_0\(5) => rtc_0_n_86,
      \data_o_reg[7]_0\(4) => rtc_0_n_87,
      \data_o_reg[7]_0\(3) => rtc_0_n_88,
      \data_o_reg[7]_0\(2) => rtc_0_n_89,
      \data_o_reg[7]_0\(1) => rtc_0_n_90,
      \data_o_reg[7]_0\(0) => rtc_0_n_91,
      \data_reg[0][0]\ => registers_0_n_61,
      \data_reg[0][0]_0\(0) => \data_reg[0]_1\(0),
      \data_reg[0][3]\ => registers_0_n_74,
      \data_reg[11][0]\ => registers_0_n_108,
      \data_reg[12][0]\ => registers_0_n_109,
      \data_reg[13][0]\ => registers_0_n_42,
      \data_reg[14][0]\ => registers_0_n_95,
      \data_reg[14][0]_0\ => registers_0_n_40,
      \data_reg[15][0]\ => registers_0_n_93,
      \data_reg[16][0]\ => registers_0_n_78,
      \data_reg[17][0]\ => registers_0_n_85,
      \data_reg[18][0]\ => registers_0_n_65,
      \data_reg[19][0]\ => registers_0_n_54,
      \data_reg[19][0]_0\ => registers_0_n_96,
      \data_reg[1][0]\(0) => \data_reg[1]_0\(0),
      \data_reg[20][0]\ => registers_0_n_89,
      \data_reg[21][0]\ => registers_0_n_92,
      \data_reg[22][0]\ => registers_0_n_79,
      \data_reg[27][0]\ => registers_0_n_56,
      \data_reg[2][0]\ => registers_0_n_71,
      \data_reg[2][0]_0\ => registers_0_n_12,
      \data_reg[30][0]\ => registers_0_n_55,
      \data_reg[32][0]\ => registers_0_n_62,
      \data_reg[33][0]\ => registers_0_n_84,
      \data_reg[33][0]_0\ => registers_0_n_88,
      \data_reg[34][0]\ => registers_0_n_102,
      \data_reg[35][0]\ => registers_0_n_39,
      \data_reg[35][0]_0\ => registers_0_n_87,
      \data_reg[36][0]\ => registers_0_n_58,
      \data_reg[36][0]_0\ => registers_0_n_83,
      \data_reg[37][0]\ => registers_0_n_90,
      \data_reg[38][0]\ => registers_0_n_43,
      \data_reg[39][0]\ => registers_0_n_91,
      \data_reg[3][5]\ => registers_0_n_44,
      \data_reg[3][5]_0\ => registers_0_n_59,
      \data_reg[40][0]\ => registers_0_n_106,
      \data_reg[42][0]\ => registers_0_n_41,
      \data_reg[43][0]\ => registers_0_n_100,
      \data_reg[45][0]\ => registers_0_n_101,
      \data_reg[45][0]_0\ => registers_0_n_81,
      \data_reg[46][0]\ => registers_0_n_80,
      \data_reg[47][0]\ => registers_0_n_63,
      \data_reg[47][0]_0\ => registers_0_n_94,
      \data_reg[49][0]\ => registers_0_n_98,
      \data_reg[4][0]\ => registers_0_n_46,
      \data_reg[4][0]_0\ => registers_0_n_2,
      \data_reg[50][0]\ => registers_0_n_103,
      \data_reg[52][0]\ => registers_0_n_105,
      \data_reg[53][0]\ => registers_0_n_97,
      \data_reg[58][0]\ => registers_0_n_107,
      \data_reg[59][0]\ => registers_0_n_57,
      \data_reg[5][0]\ => registers_0_n_23,
      \data_reg[5][4]\ => registers_0_n_75,
      \data_reg[61][0]\ => registers_0_n_35,
      \data_reg[62][0]\ => registers_0_n_36,
      \data_reg[62][0]_0\ => registers_0_n_104,
      \data_reg[63][0]\ => registers_0_n_99,
      \data_reg[6][4]\(1) => \data_reg[6]_2\(4),
      \data_reg[6][4]\(0) => \data_reg[6]_2\(0),
      \data_reg[8][0]\ => registers_0_n_82,
      \data_reg[9][0]\ => registers_0_n_86,
      dout(13 downto 8) => registers_0_fifo_read_RD_DATA(13 downto 8),
      dout(7 downto 4) => \^dout\(3 downto 0),
      dout(3 downto 0) => registers_0_fifo_read_RD_DATA(3 downto 0),
      \goreg_bm.dout_i_reg[0]\ => \goreg_bm.dout_i_reg[0]\,
      \goreg_bm.dout_i_reg[10]\(0) => \data_reg[19]0\,
      \goreg_bm.dout_i_reg[11]\(0) => \data_reg[8]0\,
      \goreg_bm.dout_i_reg[11]_0\(0) => \data_reg[48]0\,
      \goreg_bm.dout_i_reg[11]_1\(0) => \data_reg[12]0\,
      \goreg_bm.dout_i_reg[11]_2\(0) => \data_reg[53]0\,
      \goreg_bm.dout_i_reg[11]_3\ => \^goreg_bm.dout_i_reg[11]_0\,
      \goreg_bm.dout_i_reg[11]_4\ => rtc_0_n_103,
      \goreg_bm.dout_i_reg[11]_5\ => \^goreg_bm.dout_i_reg[11]_1\,
      \goreg_bm.dout_i_reg[12]\(0) => \data_reg[17]0\,
      \goreg_bm.dout_i_reg[12]_0\(0) => \data_reg[51]0\,
      \goreg_bm.dout_i_reg[12]_1\(0) => \data_reg[57]0\,
      \goreg_bm.dout_i_reg[12]_2\ => \^goreg_bm.dout_i_reg[12]_0\,
      \goreg_bm.dout_i_reg[13]\(0) => \data_reg[61]0\,
      \goreg_bm.dout_i_reg[13]_0\(0) => \data_reg[30]0\,
      \goreg_bm.dout_i_reg[13]_1\(0) => \data_reg[58]0\,
      \goreg_bm.dout_i_reg[13]_2\(0) => \data_reg[31]0\,
      \goreg_bm.dout_i_reg[13]_3\(0) => \data_reg[14]0\,
      \goreg_bm.dout_i_reg[13]_4\(0) => \data_reg[49]0\,
      \goreg_bm.dout_i_reg[1]\ => \^goreg_bm.dout_i_reg[1]\,
      \goreg_bm.dout_i_reg[2]\ => \^goreg_bm.dout_i_reg[2]\,
      \goreg_bm.dout_i_reg[6]\ => \^goreg_bm.dout_i_reg[6]\,
      \goreg_bm.dout_i_reg[8]\(0) => \data_reg[38]0\,
      \goreg_bm.dout_i_reg[9]\(0) => \data_reg[52]0\,
      \guf.guf1.underflow_i_reg\(0) => \data_reg[37]0\,
      i2c_rw_reg => i2c_rw_reg,
      i2c_rw_reg_0 => i2c_rw_reg_0,
      old_scl_reg => old_scl_reg,
      reset => reset,
      rtc_0_rd_reg_o(5 downto 0) => rtc_0_rd_reg_o(5 downto 0),
      scl_i => scl_i,
      scl_reg => scl_reg,
      scl_reg_0 => scl_reg_0,
      \scl_sr_reg[1]\(1 downto 0) => \scl_sr_reg[1]\(1 downto 0),
      sda_i => sda_i,
      sda_o => sda_o,
      sda_o_reg => sda_o_reg,
      sda_o_reg_0 => registers_0_n_110,
      sda_reg => sda_reg_0,
      \sda_sr_reg[1]\(1 downto 0) => \sda_sr_reg[1]\(1 downto 0),
      underflow => \^underflow\,
      update_i_reg(0) => \data_reg[23]0\,
      update_t_reg => \^rtc_0_update_t\,
      update_t_reg_0 => \^update_t_reg\,
      update_t_reg_1(0) => \data_reg[34]0\,
      update_t_reg_2(0) => \data_reg[46]0\,
      update_t_reg_3 => update_t_reg_3,
      \wr_data_reg[11]\ => \^update_i\,
      \wr_data_reg[11]_0\(0) => p_0_in(3),
      \wr_data_reg[8]\(2) => \inst/refresh_reg\(6),
      \wr_data_reg[8]\(1 downto 0) => \inst/refresh_reg\(1 downto 0),
      \wr_reg_o_reg[0]\(0) => \data_reg[7]0\,
      \wr_reg_o_reg[0]_0\(0) => \data_reg[33]0\,
      \wr_reg_o_reg[1]\(0) => \data_reg[27]0\,
      \wr_reg_o_reg[1]_0\ => rtc_0_n_81,
      \wr_reg_o_reg[2]\ => \^wr_reg_o_reg[2]\,
      \wr_reg_o_reg[2]_0\ => rtc_0_n_118,
      \wr_reg_o_reg[2]_1\ => rtc_0_n_133,
      \wr_reg_o_reg[3]\(10) => rtc_0_n_17,
      \wr_reg_o_reg[3]\(9) => rtc_0_n_18,
      \wr_reg_o_reg[3]\(8) => rtc_0_n_19,
      \wr_reg_o_reg[3]\(7) => rtc_0_n_20,
      \wr_reg_o_reg[3]\(6) => rtc_0_n_21,
      \wr_reg_o_reg[3]\(5) => rtc_0_n_22,
      \wr_reg_o_reg[3]\(4) => rtc_0_n_23,
      \wr_reg_o_reg[3]\(3) => rtc_0_n_24,
      \wr_reg_o_reg[3]\(2) => rtc_0_n_25,
      \wr_reg_o_reg[3]\(1) => rtc_0_n_26,
      \wr_reg_o_reg[3]\(0) => rtc_0_n_27,
      \wr_reg_o_reg[3]_0\(0) => \data_reg[20]0\,
      \wr_reg_o_reg[3]_1\(0) => \data_reg[39]0\,
      \wr_reg_o_reg[3]_2\(0) => \data_reg[11]0\,
      \wr_reg_o_reg[3]_3\(0) => \data_reg[10]0\,
      \wr_reg_o_reg[3]_4\(0) => \data_reg[13]0\,
      \wr_reg_o_reg[3]_5\(0) => \data_reg[42]0\,
      \wr_reg_o_reg[3]_6\(0) => \data_reg[50]0\,
      \wr_reg_o_reg[3]_7\(0) => \data_reg[9]0\,
      \wr_reg_o_reg[3]_8\(0) => \data_reg[43]0\,
      \wr_reg_o_reg[4]\(0) => \data_reg[54]0\,
      \wr_reg_o_reg[4]_0\(0) => \data_reg[62]0\,
      \wr_reg_o_reg[4]_1\(0) => \data_reg[56]0\,
      \wr_reg_o_reg[4]_10\ => \^wr_reg_o_reg[4]\,
      \wr_reg_o_reg[4]_11\ => rtc_0_n_110,
      \wr_reg_o_reg[4]_2\(0) => \data_reg[18]0\,
      \wr_reg_o_reg[4]_3\(0) => \data_reg[55]0\,
      \wr_reg_o_reg[4]_4\(0) => \data_reg[40]0\,
      \wr_reg_o_reg[4]_5\(0) => \data_reg[45]0\,
      \wr_reg_o_reg[4]_6\(0) => \data_reg[59]0\,
      \wr_reg_o_reg[4]_7\(0) => \data_reg[60]0\,
      \wr_reg_o_reg[4]_8\(0) => \data_reg[15]0\,
      \wr_reg_o_reg[4]_9\(0) => \data_reg[47]0\,
      \wr_reg_o_reg[5]\(0) => \data_reg[16]0\,
      \wr_reg_o_reg[5]_0\(0) => \data_reg[25]0\,
      \wr_reg_o_reg[5]_1\(0) => \data_reg[24]0\,
      \wr_reg_o_reg[5]_10\(0) => \data_reg[41]0\,
      \wr_reg_o_reg[5]_11\ => \^wr_reg_o_reg[5]\,
      \wr_reg_o_reg[5]_12\ => \wr_reg_o_reg[5]_0\,
      \wr_reg_o_reg[5]_2\(0) => \data_reg[29]0\,
      \wr_reg_o_reg[5]_3\(0) => \data_reg[35]0\,
      \wr_reg_o_reg[5]_4\(0) => \data_reg[22]0\,
      \wr_reg_o_reg[5]_5\(0) => \data_reg[21]0\,
      \wr_reg_o_reg[5]_6\ => rtc_0_n_64,
      \wr_reg_o_reg[5]_7\(0) => \data_reg[32]0\,
      \wr_reg_o_reg[5]_8\(0) => \data_reg[44]0\,
      \wr_reg_o_reg[5]_9\(0) => \data_reg[36]0\
    );
rtc_reset_0: entity work.zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0
     port map (
      clk_peripheral => clk_peripheral,
      reset => reset,
      s_axi_aresetn => rtc_reset_0_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_wrapper is
  port (
    iic_rtcc_sda_t : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_wrapper : entity is "rtcc_wrapper";
end zxnexys_zxrtc_0_0_rtcc_wrapper;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_wrapper is
  signal \axi_controller_0/inst/cState\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \data[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \data[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][7]_i_1_n_0\ : STD_LOGIC;
  signal fifo_generator_1_underflow : STD_LOGIC;
  signal i2c_rw_i_1_n_0 : STD_LOGIC;
  signal \registers_0/data3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \registers_0/data_reg[0]_1\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \registers_0/data_reg[1]_0\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \registers_0/data_reg[3]_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \registers_0/inst/update_i\ : STD_LOGIC;
  signal registers_0_fifo_read_RD_DATA : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \rtc_0/inst/ack14_out\ : STD_LOGIC;
  signal \rtc_0/p_0_in0_in\ : STD_LOGIC;
  signal \rtc_0/tmp\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rtc_0_data_o : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal rtc_0_update_t : STD_LOGIC;
  signal rtcc_i_n_10 : STD_LOGIC;
  signal rtcc_i_n_11 : STD_LOGIC;
  signal rtcc_i_n_12 : STD_LOGIC;
  signal rtcc_i_n_13 : STD_LOGIC;
  signal rtcc_i_n_18 : STD_LOGIC;
  signal rtcc_i_n_20 : STD_LOGIC;
  signal rtcc_i_n_21 : STD_LOGIC;
  signal rtcc_i_n_26 : STD_LOGIC;
  signal rtcc_i_n_27 : STD_LOGIC;
  signal rtcc_i_n_28 : STD_LOGIC;
  signal rtcc_i_n_29 : STD_LOGIC;
  signal rtcc_i_n_30 : STD_LOGIC;
  signal rtcc_i_n_34 : STD_LOGIC;
  signal rtcc_i_n_35 : STD_LOGIC;
  signal rtcc_i_n_36 : STD_LOGIC;
  signal rtcc_i_n_37 : STD_LOGIC;
  signal rtcc_i_n_43 : STD_LOGIC;
  signal rtcc_i_n_45 : STD_LOGIC;
  signal rtcc_i_n_46 : STD_LOGIC;
  signal rtcc_i_n_48 : STD_LOGIC;
  signal rtcc_i_n_49 : STD_LOGIC;
  signal rtcc_i_n_51 : STD_LOGIC;
  signal rtcc_i_n_52 : STD_LOGIC;
  signal rtcc_i_n_53 : STD_LOGIC;
  signal rtcc_i_n_58 : STD_LOGIC;
  signal rtcc_i_n_59 : STD_LOGIC;
  signal rtcc_i_n_60 : STD_LOGIC;
  signal rtcc_i_n_61 : STD_LOGIC;
  signal rtcc_i_n_62 : STD_LOGIC;
  signal rtcc_i_n_63 : STD_LOGIC;
  signal rtcc_i_n_64 : STD_LOGIC;
  signal rtcc_i_n_65 : STD_LOGIC;
  signal rtcc_i_n_66 : STD_LOGIC;
  signal rtcc_i_n_67 : STD_LOGIC;
  signal rtcc_i_n_68 : STD_LOGIC;
  signal rtcc_i_n_69 : STD_LOGIC;
  signal rtcc_i_n_70 : STD_LOGIC;
  signal rtcc_i_n_71 : STD_LOGIC;
  signal rtcc_i_n_72 : STD_LOGIC;
  signal rtcc_i_n_73 : STD_LOGIC;
  signal rtcc_i_n_74 : STD_LOGIC;
  signal rtcc_i_n_75 : STD_LOGIC;
  signal rtcc_i_n_76 : STD_LOGIC;
  signal rtcc_i_n_77 : STD_LOGIC;
  signal rtcc_i_n_78 : STD_LOGIC;
  signal rtcc_i_n_79 : STD_LOGIC;
  signal rtcc_i_n_80 : STD_LOGIC;
  signal rtcc_i_n_81 : STD_LOGIC;
  signal rtcc_i_n_82 : STD_LOGIC;
  signal rtcc_i_n_83 : STD_LOGIC;
  signal rtcc_i_n_84 : STD_LOGIC;
  signal rtcc_i_n_86 : STD_LOGIC;
  signal rtcc_i_n_87 : STD_LOGIC;
  signal rtcc_i_n_88 : STD_LOGIC;
  signal rtcc_i_n_89 : STD_LOGIC;
  signal rtcc_i_n_9 : STD_LOGIC;
  signal rtcc_i_n_90 : STD_LOGIC;
  signal rtcc_i_n_91 : STD_LOGIC;
  signal rtcc_i_n_92 : STD_LOGIC;
  signal scl_i_1_n_0 : STD_LOGIC;
  signal sda_i_1_n_0 : STD_LOGIC;
  signal \^sda_o\ : STD_LOGIC;
  signal sda_o_i_1_n_0 : STD_LOGIC;
  signal \timeout[13]_i_1_n_0\ : STD_LOGIC;
  signal update_t_i_1_n_0 : STD_LOGIC;
begin
  sda_o <= \^sda_o\;
\data[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFFBBB80000"
    )
        port map (
      I0 => rtc_0_data_o(4),
      I1 => rtcc_i_n_58,
      I2 => registers_0_fifo_read_RD_DATA(4),
      I3 => fifo_generator_1_underflow,
      I4 => rtcc_i_n_69,
      I5 => \registers_0/data_reg[0]_1\(4),
      O => \data[0][4]_i_1_n_0\
    );
\data[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => rtcc_i_n_91,
      I4 => rtcc_i_n_69,
      I5 => \registers_0/data_reg[0]_1\(5),
      O => \data[0][5]_i_1_n_0\
    );
\data[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => rtcc_i_n_46,
      I1 => rtcc_i_n_67,
      I2 => rtcc_i_n_69,
      I3 => \registers_0/data_reg[0]_1\(6),
      O => \data[0][6]_i_1_n_0\
    );
\data[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_70,
      I5 => \registers_0/data_reg[0]_1\(7),
      O => \data[0][7]_i_1_n_0\
    );
\data[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFFBBB80000"
    )
        port map (
      I0 => rtc_0_data_o(4),
      I1 => rtcc_i_n_58,
      I2 => registers_0_fifo_read_RD_DATA(4),
      I3 => fifo_generator_1_underflow,
      I4 => rtcc_i_n_73,
      I5 => \registers_0/data_reg[1]_0\(4),
      O => \data[1][4]_i_1_n_0\
    );
\data[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => rtcc_i_n_92,
      I4 => rtcc_i_n_73,
      I5 => \registers_0/data_reg[1]_0\(5),
      O => \data[1][5]_i_1_n_0\
    );
\data[1][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => rtcc_i_n_67,
      I1 => rtcc_i_n_45,
      I2 => rtcc_i_n_73,
      I3 => \registers_0/data_reg[1]_0\(6),
      O => \data[1][6]_i_1_n_0\
    );
\data[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_74,
      I5 => \registers_0/data_reg[1]_0\(7),
      O => \data[1][7]_i_1_n_0\
    );
\data[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => rtc_0_data_o(4),
      I1 => rtcc_i_n_58,
      I2 => rtcc_i_n_90,
      I3 => rtcc_i_n_89,
      I4 => rtcc_i_n_71,
      I5 => rtcc_i_n_21,
      O => \data[2][4]_i_1_n_0\
    );
\data[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => rtcc_i_n_88,
      I4 => rtcc_i_n_71,
      I5 => rtcc_i_n_20,
      O => \data[2][5]_i_1_n_0\
    );
\data[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(6),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(6),
      I4 => rtcc_i_n_72,
      I5 => \registers_0/data3\(0),
      O => \data[2][6]_i_1_n_0\
    );
\data[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_72,
      I5 => rtcc_i_n_18,
      O => \data[2][7]_i_1_n_0\
    );
\data[3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEE0"
    )
        port map (
      I0 => rtcc_i_n_80,
      I1 => rtcc_i_n_78,
      I2 => rtcc_i_n_76,
      I3 => rtcc_i_n_34,
      I4 => \registers_0/data_reg[3]_3\(0),
      O => \data[3][0]_i_1_n_0\
    );
\data[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAFFEAEAEA00"
    )
        port map (
      I0 => rtcc_i_n_64,
      I1 => \registers_0/data_reg[3]_3\(0),
      I2 => rtcc_i_n_61,
      I3 => rtcc_i_n_76,
      I4 => rtcc_i_n_34,
      I5 => \registers_0/data_reg[3]_3\(1),
      O => \data[3][1]_i_1_n_0\
    );
\data[3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEE0"
    )
        port map (
      I0 => rtcc_i_n_60,
      I1 => rtcc_i_n_79,
      I2 => rtcc_i_n_76,
      I3 => rtcc_i_n_34,
      I4 => \registers_0/data_reg[3]_3\(2),
      O => \data[3][2]_i_1_n_0\
    );
\data[4][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => rtc_0_data_o(4),
      I1 => rtcc_i_n_58,
      I2 => rtcc_i_n_62,
      I3 => rtcc_i_n_9,
      I4 => rtcc_i_n_65,
      I5 => rtcc_i_n_13,
      O => \data[4][4]_i_1_n_0\
    );
\data[4][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtcc_i_n_58,
      I2 => rtcc_i_n_63,
      I3 => rtcc_i_n_9,
      I4 => rtcc_i_n_65,
      I5 => rtcc_i_n_12,
      O => \data[4][5]_i_1_n_0\
    );
\data[4][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(6),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(6),
      I4 => rtcc_i_n_75,
      I5 => rtcc_i_n_11,
      O => \data[4][6]_i_1_n_0\
    );
\data[4][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_75,
      I5 => rtcc_i_n_10,
      O => \data[4][7]_i_1_n_0\
    );
\data[5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => rtcc_i_n_77,
      I1 => rtcc_i_n_26,
      I2 => rtcc_i_n_68,
      I3 => rtcc_i_n_66,
      I4 => rtcc_i_n_30,
      O => \data[5][4]_i_1_n_0\
    );
\data[5][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(5),
      I4 => rtcc_i_n_59,
      I5 => rtcc_i_n_29,
      O => \data[5][5]_i_1_n_0\
    );
\data[5][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(6),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(6),
      I4 => rtcc_i_n_59,
      I5 => rtcc_i_n_28,
      O => \data[5][6]_i_1_n_0\
    );
\data[5][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_59,
      I5 => rtcc_i_n_27,
      O => \data[5][7]_i_1_n_0\
    );
i2c_rw_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA338A00"
    )
        port map (
      I0 => \rtc_0/tmp\(0),
      I1 => \rtc_0/inst/ack14_out\,
      I2 => reset,
      I3 => rtcc_i_n_81,
      I4 => rtcc_i_n_37,
      O => i2c_rw_i_1_n_0
    );
rtcc_i: entity work.zxnexys_zxrtc_0_0_rtcc
     port map (
      Q(5 downto 2) => \axi_controller_0/inst/cState\(5 downto 2),
      Q(1) => rtcc_i_n_43,
      Q(0) => \axi_controller_0/inst/cState\(0),
      ack14_out => \rtc_0/inst/ack14_out\,
      ack_reg => rtcc_i_n_48,
      \bcnt_reg[0]\ => rtcc_i_n_49,
      \bcnt_reg[0]_0\ => rtcc_i_n_86,
      \bcnt_reg[1]\ => rtcc_i_n_81,
      \bcnt_reg[1]_0\ => rtcc_i_n_84,
      clk_peripheral => clk_peripheral,
      \cnt_reg[0]\ => rtcc_i_n_87,
      \cnt_reg[1]\ => rtcc_i_n_83,
      data3(0) => \registers_0/data3\(0),
      \data_o_reg[4]\ => rtcc_i_n_77,
      \data_o_reg[7]\(3 downto 0) => rtc_0_data_o(7 downto 4),
      \data_reg[0][0]\ => rtcc_i_n_69,
      \data_reg[0][4]\ => \data[0][4]_i_1_n_0\,
      \data_reg[0][5]\ => \data[0][5]_i_1_n_0\,
      \data_reg[0][6]\ => \data[0][6]_i_1_n_0\,
      \data_reg[0][7]\(3 downto 0) => \registers_0/data_reg[0]_1\(7 downto 4),
      \data_reg[0][7]_0\ => \data[0][7]_i_1_n_0\,
      \data_reg[1][4]\ => \data[1][4]_i_1_n_0\,
      \data_reg[1][5]\ => rtcc_i_n_76,
      \data_reg[1][5]_0\ => \data[1][5]_i_1_n_0\,
      \data_reg[1][6]\ => rtcc_i_n_9,
      \data_reg[1][6]_0\ => \data[1][6]_i_1_n_0\,
      \data_reg[1][7]\(3 downto 0) => \registers_0/data_reg[1]_0\(7 downto 4),
      \data_reg[1][7]_0\ => \data[1][7]_i_1_n_0\,
      \data_reg[2][1]\ => rtcc_i_n_89,
      \data_reg[2][4]\ => rtcc_i_n_21,
      \data_reg[2][4]_0\ => rtcc_i_n_88,
      \data_reg[2][4]_1\ => \data[2][4]_i_1_n_0\,
      \data_reg[2][5]\ => rtcc_i_n_20,
      \data_reg[2][5]_0\ => \data[2][5]_i_1_n_0\,
      \data_reg[2][6]\ => \data[2][6]_i_1_n_0\,
      \data_reg[2][7]\ => rtcc_i_n_18,
      \data_reg[2][7]_0\ => \data[2][7]_i_1_n_0\,
      \data_reg[3][0]\ => \data[3][0]_i_1_n_0\,
      \data_reg[3][1]\ => \data[3][1]_i_1_n_0\,
      \data_reg[3][2]\(2 downto 0) => \registers_0/data_reg[3]_3\(2 downto 0),
      \data_reg[3][2]_0\ => \data[3][2]_i_1_n_0\,
      \data_reg[4][4]\ => rtcc_i_n_13,
      \data_reg[4][4]_0\ => \data[4][4]_i_1_n_0\,
      \data_reg[4][5]\ => rtcc_i_n_12,
      \data_reg[4][5]_0\ => \data[4][5]_i_1_n_0\,
      \data_reg[4][6]\ => rtcc_i_n_11,
      \data_reg[4][6]_0\ => \data[4][6]_i_1_n_0\,
      \data_reg[4][7]\ => rtcc_i_n_10,
      \data_reg[4][7]_0\ => \data[4][7]_i_1_n_0\,
      \data_reg[5][4]\ => rtcc_i_n_30,
      \data_reg[5][4]_0\ => rtcc_i_n_66,
      \data_reg[5][4]_1\ => \data[5][4]_i_1_n_0\,
      \data_reg[5][5]\ => rtcc_i_n_29,
      \data_reg[5][5]_0\ => \data[5][5]_i_1_n_0\,
      \data_reg[5][6]\ => rtcc_i_n_28,
      \data_reg[5][6]_0\ => \data[5][6]_i_1_n_0\,
      \data_reg[5][7]\ => rtcc_i_n_27,
      \data_reg[5][7]_0\ => \data[5][7]_i_1_n_0\,
      dout(3 downto 0) => registers_0_fifo_read_RD_DATA(7 downto 4),
      \goreg_bm.dout_i_reg[0]\ => rtcc_i_n_80,
      \goreg_bm.dout_i_reg[11]\ => rtcc_i_n_26,
      \goreg_bm.dout_i_reg[11]_0\ => rtcc_i_n_59,
      \goreg_bm.dout_i_reg[11]_1\ => rtcc_i_n_70,
      \goreg_bm.dout_i_reg[12]\ => rtcc_i_n_73,
      \goreg_bm.dout_i_reg[12]_0\ => rtcc_i_n_74,
      \goreg_bm.dout_i_reg[1]\ => rtcc_i_n_64,
      \goreg_bm.dout_i_reg[2]\ => rtcc_i_n_60,
      \goreg_bm.dout_i_reg[4]\ => rtcc_i_n_62,
      \goreg_bm.dout_i_reg[4]_0\ => rtcc_i_n_90,
      \goreg_bm.dout_i_reg[5]\ => rtcc_i_n_63,
      \goreg_bm.dout_i_reg[5]_0\ => rtcc_i_n_91,
      \goreg_bm.dout_i_reg[5]_1\ => rtcc_i_n_92,
      \goreg_bm.dout_i_reg[6]\ => rtcc_i_n_67,
      \goreg_bm.dout_i_reg[9]\ => rtcc_i_n_65,
      \guf.guf1.underflow_i_reg\ => rtcc_i_n_61,
      i2c_rw_reg => rtcc_i_n_37,
      i2c_rw_reg_0 => i2c_rw_i_1_n_0,
      iic_rtcc_scl_i => iic_rtcc_scl_i,
      iic_rtcc_scl_t => iic_rtcc_scl_t,
      iic_rtcc_sda_i => iic_rtcc_sda_i,
      iic_rtcc_sda_t => iic_rtcc_sda_t,
      old_scl_reg => rtcc_i_n_82,
      reset => reset,
      rtc_0_update_t => rtc_0_update_t,
      scl_i => scl_i,
      scl_reg => rtcc_i_n_36,
      scl_reg_0 => scl_i_1_n_0,
      \scl_sr_reg[1]\(1) => rtcc_i_n_52,
      \scl_sr_reg[1]\(0) => rtcc_i_n_53,
      sda_i => sda_i,
      sda_o => \^sda_o\,
      sda_o_reg => sda_o_i_1_n_0,
      sda_reg => rtcc_i_n_35,
      sda_reg_0 => sda_i_1_n_0,
      \sda_sr_reg[1]\(1) => \rtc_0/p_0_in0_in\,
      \sda_sr_reg[1]\(0) => rtcc_i_n_51,
      \timeout_reg[13]\ => \timeout[13]_i_1_n_0\,
      \tmp_reg[0]\(0) => \rtc_0/tmp\(0),
      underflow => fifo_generator_1_underflow,
      update_i => \registers_0/inst/update_i\,
      update_i_reg => rtcc_i_n_45,
      update_i_reg_0 => rtcc_i_n_46,
      update_t_reg => rtcc_i_n_58,
      update_t_reg_0 => rtcc_i_n_71,
      update_t_reg_1 => rtcc_i_n_78,
      update_t_reg_2 => rtcc_i_n_79,
      update_t_reg_3 => update_t_i_1_n_0,
      \wr_reg_o_reg[2]\ => rtcc_i_n_75,
      \wr_reg_o_reg[4]\ => rtcc_i_n_72,
      \wr_reg_o_reg[5]\ => rtcc_i_n_34,
      \wr_reg_o_reg[5]_0\ => rtcc_i_n_68
    );
scl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE40"
    )
        port map (
      I0 => reset,
      I1 => rtcc_i_n_52,
      I2 => rtcc_i_n_53,
      I3 => rtcc_i_n_36,
      O => scl_i_1_n_0
    );
sda_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE40"
    )
        port map (
      I0 => reset,
      I1 => \rtc_0/p_0_in0_in\,
      I2 => rtcc_i_n_51,
      I3 => rtcc_i_n_35,
      O => sda_i_1_n_0
    );
sda_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABAFFFFBABAFF00"
    )
        port map (
      I0 => rtcc_i_n_83,
      I1 => rtcc_i_n_84,
      I2 => rtcc_i_n_49,
      I3 => rtcc_i_n_87,
      I4 => rtcc_i_n_82,
      I5 => \^sda_o\,
      O => sda_o_i_1_n_0
    );
\timeout[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000101084"
    )
        port map (
      I0 => rtcc_i_n_43,
      I1 => \axi_controller_0/inst/cState\(5),
      I2 => \axi_controller_0/inst/cState\(3),
      I3 => \axi_controller_0/inst/cState\(2),
      I4 => \axi_controller_0/inst/cState\(4),
      I5 => \axi_controller_0/inst/cState\(0),
      O => \timeout[13]_i_1_n_0\
    );
update_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0040"
    )
        port map (
      I0 => rtcc_i_n_37,
      I1 => rtcc_i_n_86,
      I2 => rtcc_i_n_48,
      I3 => reset,
      I4 => rtc_0_update_t,
      O => update_t_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0 is
  port (
    clk_peripheral : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    iic_rtcc_scl_o : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_sda_o : out STD_LOGIC;
    iic_rtcc_sda_t : out STD_LOGIC;
    reset : in STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of zxnexys_zxrtc_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0 : entity is "zxnexys_zxrtc_0_0,rtcc_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of zxnexys_zxrtc_0_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0 : entity is "rtcc_wrapper,Vivado 2021.2.1";
end zxnexys_zxrtc_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^scl_i\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk_peripheral : signal is "xilinx.com:signal:clock:1.0 clk_peripheral CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk_peripheral : signal is "XIL_INTERFACENAME clk_peripheral, ASSOCIATED_RESET reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN zxnexys_zxclock_0_0_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_i : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_I";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_o : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_O";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_t : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_T";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_i : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_I";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_o : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_O";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_t : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_T";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of scl_i : signal is "specnext.com:specnext:rtc:1.0 rtc scl_out";
  attribute X_INTERFACE_INFO of scl_o : signal is "specnext.com:specnext:rtc:1.0 rtc scl_in";
  attribute X_INTERFACE_INFO of sda_i : signal is "specnext.com:specnext:rtc:1.0 rtc sda_out";
  attribute X_INTERFACE_INFO of sda_o : signal is "specnext.com:specnext:rtc:1.0 rtc sda_in";
begin
  \^scl_i\ <= scl_i;
  iic_rtcc_scl_o <= \<const0>\;
  iic_rtcc_sda_o <= \<const0>\;
  scl_o <= \^scl_i\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.zxnexys_zxrtc_0_0_rtcc_wrapper
     port map (
      clk_peripheral => clk_peripheral,
      iic_rtcc_scl_i => iic_rtcc_scl_i,
      iic_rtcc_scl_t => iic_rtcc_scl_t,
      iic_rtcc_sda_i => iic_rtcc_sda_i,
      iic_rtcc_sda_t => iic_rtcc_sda_t,
      reset => reset,
      scl_i => \^scl_i\,
      sda_i => sda_i,
      sda_o => sda_o
    );
end STRUCTURE;
