{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1660296929899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660296929899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 12 15:05:29 2022 " "Processing started: Fri Aug 12 15:05:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660296929899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660296929899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demux_1x4 -c demux_1x4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off demux_1x4 -c demux_1x4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660296929899 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1660296930165 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1660296930165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file demux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-Struct " "Found design unit 1: demux-Struct" {  } { { "demux.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/demux.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/demux.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660296936847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660296936847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file or.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_GATE-Struct " "Found design unit 1: OR_GATE-Struct" {  } { { "OR.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/OR.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_GATE " "Found entity 1: OR_GATE" {  } { { "OR.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/OR.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660296936847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/Gates.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/Gates.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/Gates.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/Gates.vhdl" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/Gates.vhdl" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/Gates.vhdl" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/Gates.vhdl" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/Gates.vhdl" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/Gates.vhdl" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/Gates.vhdl" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/Gates.vhdl" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/Gates.vhdl" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/Gates.vhdl" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/Gates.vhdl" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/Gates.vhdl" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/Gates.vhdl" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660296936847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660296936847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_1x4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file demux_1x4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_1x4-Struct " "Found design unit 1: demux_1x4-Struct" {  } { { "demux_1x4.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/demux_1x4.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_1x4 " "Found entity 1: demux_1x4" {  } { { "demux_1x4.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/demux_1x4.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660296936847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660296936847 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1660296936879 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "output_vector\[1\] DUT.vhdl(9) " "Using initial value X (don't care) for net \"output_vector\[1\]\" at DUT.vhdl(9)" {  } { { "DUT.vhdl" "" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/DUT.vhdl" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660296936879 "|DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_1x4 demux_1x4:add_instance " "Elaborating entity \"demux_1x4\" for hierarchy \"demux_1x4:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/DUT.vhdl" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660296936879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux demux_1x4:add_instance\|demux:demux1 " "Elaborating entity \"demux\" for hierarchy \"demux_1x4:add_instance\|demux:demux1\"" {  } { { "demux_1x4.vhdl" "demux1" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/demux_1x4.vhdl" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660296936879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER demux_1x4:add_instance\|demux:demux1\|INVERTER:NOT1 " "Elaborating entity \"INVERTER\" for hierarchy \"demux_1x4:add_instance\|demux:demux1\|INVERTER:NOT1\"" {  } { { "demux.vhdl" "NOT1" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/demux.vhdl" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660296936889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 demux_1x4:add_instance\|demux:demux1\|AND_2:AND1 " "Elaborating entity \"AND_2\" for hierarchy \"demux_1x4:add_instance\|demux:demux1\|AND_2:AND1\"" {  } { { "demux.vhdl" "AND1" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/demux.vhdl" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660296936895 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "output_vector\[2\] output_vector\[2\] " "Net \"output_vector\[2\]\", which fans out to \"output_vector\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "demux_1x4:add_instance\|I1 " "Net is fed by \"demux_1x4:add_instance\|I1\"" {  } { { "demux_1x4.vhdl" "I1" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/demux_1x4.vhdl" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1660296936926 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "demux_1x4:add_instance\|I2 " "Net is fed by \"demux_1x4:add_instance\|I2\"" {  } { { "demux_1x4.vhdl" "I2" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/demux_1x4.vhdl" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1660296936926 ""}  } { { "DUT.vhdl" "output_vector\[2\]" { Text "C:/IITB 3rd Semester/EE214/Lab2/DeMUX_1x4/DUT.vhdl" 9 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1660296936926 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660296937035 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug 12 15:05:37 2022 " "Processing ended: Fri Aug 12 15:05:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660296937035 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660296937035 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660296937035 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1660296937035 ""}
