// Seed: 2206803713
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always id_3 = 1;
  integer id_5;
  always id_5 = id_5 - id_3;
  assign id_4 = id_5;
  wire id_6;
  wire id_7, id_8;
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    input wor id_2,
    output tri id_3
    , id_13,
    input wand id_4,
    output supply1 id_5,
    output uwire id_6,
    input tri0 id_7
    , id_14 = 1,
    input tri1 id_8,
    output supply0 id_9,
    input tri0 id_10,
    input tri1 id_11
);
  assign id_9 = id_11;
  assign id_9 = id_10;
  wand id_15, id_16 = 1;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_16
  );
  always id_9 = id_14;
  assign id_1 = id_7;
endmodule
