<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="DVHW6.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ld_st_rg_struct_generate.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ld_st_rg_struct_generate.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ld_st_rg_struct_generate.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ld_st_rg_struct_generate.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ld_st_rg_struct_generate.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ld_st_rg_struct_generate.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ld_st_rg_struct_generate.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ld_st_rg_struct_generate.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ld_st_rg_struct_generate.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ld_st_rg_struct_generate.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ld_st_rg_struct_generate.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ld_st_rg_struct_generate.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ld_st_rg_struct_generate.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ld_st_rg_struct_generate.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ld_st_rg_struct_generate.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ld_st_rg_struct_generate.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ld_st_rg_struct_generate.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ld_st_rg_struct_generate.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ld_st_rg_struct_generate.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ld_st_rg_struct_generate_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ld_st_rg_struct_generate_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ld_st_rg_struct_generate_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ld_st_rg_struct_generate_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ld_st_rg_struct_generate_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ld_st_rg_struct_generate_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ld_st_rg_struct_generate_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ld_st_rg_struct_generate_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ld_st_rg_struct_generate_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ld_st_rg_struct_generate_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ld_st_rg_struct_generate_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ld_st_rg_struct_generate_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ld_st_rg_struct_generate_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ld_st_rg_struct_generate_usage.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="ld_st_rg_struct_generate_vtf.fdo"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ld_st_rg_struct_generate_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1360910637" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1360910637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360914780" xil_pn:in_ck="4006835778941349450" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1360914780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="dff_syn_low_clr_set.v"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct.v"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate.v"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate_vtf.v"/>
      <outfile xil_pn:name="mux_2-1_rtl.v"/>
    </transform>
    <transform xil_pn:end_ts="1360910637" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6627706053204362658" xil_pn:start_ts="1360910637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360910637" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4329682041105342816" xil_pn:start_ts="1360910637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360910637" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4766724369356278752" xil_pn:start_ts="1360910637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360914780" xil_pn:in_ck="4006835778941349450" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1360914780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="dff_syn_low_clr_set.v"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct.v"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate.v"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate_vtf.v"/>
      <outfile xil_pn:name="mux_2-1_rtl.v"/>
    </transform>
    <transform xil_pn:end_ts="1361241953" xil_pn:in_ck="4006835778941349450" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-35684419682725798" xil_pn:start_ts="1361241952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate_vtf.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1360909933" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1360909933">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360910100" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6185340408820136239" xil_pn:start_ts="1360910100">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360910100" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4766724369356278752" xil_pn:start_ts="1360910100">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360910100" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1360910100">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360910100" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5038739571182447827" xil_pn:start_ts="1360910100">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360910100" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015859450356" xil_pn:start_ts="1360910100">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360910100" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2665152705188807446" xil_pn:start_ts="1360910100">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360915091" xil_pn:in_ck="-4801393662237826245" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-2510558826148310865" xil_pn:start_ts="1360915081">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate.lso"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate.ngc"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate.ngr"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate.prj"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate.stx"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate.syr"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate.xst"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1360909938" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3001983832985226498" xil_pn:start_ts="1360909938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360910111" xil_pn:in_ck="4760915654459068034" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-9130375762249371775" xil_pn:start_ts="1360910106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate.bld"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate.ngd"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1360910122" xil_pn:in_ck="4760915654459068035" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-2415728198128772097" xil_pn:start_ts="1360910111">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate.pcf"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate_map.map"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate_map.mrp"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate_map.ncd"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate_map.ngm"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate_map.xrpt"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate_summary.xml"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1360910138" xil_pn:in_ck="1108237261915252508" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1360910122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate.ncd"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate.pad"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate.par"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate.ptwx"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate.unroutes"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate.xpi"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate_pad.csv"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate_pad.txt"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1360910138" xil_pn:in_ck="4760915654459067903" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1360910133">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate.twr"/>
      <outfile xil_pn:name="ld_st_rg_struct_generate.twx"/>
    </transform>
  </transforms>

</generated_project>
