<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'matrixmul/Input' to 'matrixmul/Input_r' to avoid the conflict with HDL keywords or other object names." projectName="HW2_2_HLS" solutionName="solution1" date="2022-06-02T21:54:23.052+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-124] Array  'AB': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order." projectName="HW2_2_HLS" solutionName="solution1" date="2022-06-02T21:54:22.927+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-124] Array  'Input': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order." projectName="HW2_2_HLS" solutionName="solution1" date="2022-06-02T21:54:22.875+0900" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1282.195 ; gain = 0.000&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Implementation tool: Xilinx Vivado v.2018.2&#xD;&#xA;Project:             HW2_2_HLS&#xD;&#xA;Solution:            solution1&#xD;&#xA;Device target:       xc7z020clg484-1&#xD;&#xA;Report date:         Wed Jun 02 21:56:58 +0900 2021&#xD;&#xA;&#xD;&#xA;#=== Post-Implementation Resource usage ===&#xD;&#xA;SLICE:          289&#xD;&#xA;LUT:            415&#xD;&#xA;FF:            1122&#xD;&#xA;DSP:              1&#xD;&#xA;BRAM:            16&#xD;&#xA;SRL:              0&#xD;&#xA;#=== Final timing ===&#xD;&#xA;CP required:    10.000&#xD;&#xA;CP achieved post-synthesis:    5.080&#xD;&#xA;CP achieved post-implementation:    6.013&#xD;&#xA;Timing met" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:58.912+0900" type="Warning"/>
        <logs message="WARNING: [Netlist 29-101] Netlist 'matrixmul' is not ideal for floorplanning, since the cellview 'matrixmul' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:57.406+0900" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:57.289+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: f7e5fffe&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1315.234 ; gain = 63.684&#xD;&#xA;Post Restoration Checksum: NetGraph: 5d08334a NumContArr: 9addccb4 Constraints: 0 Timing: 0&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: f7e5fffe&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1315.234 ; gain = 63.684&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: f7e5fffe&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1321.625 ; gain = 70.074&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: f7e5fffe&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1321.625 ; gain = 70.074&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: 16f5a8dd7&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1325.484 ; gain = 73.934" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:52.258+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.808+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.794+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.780+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.765+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.749+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.733+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.719+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.705+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.692+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.679+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.667+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.654+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.640+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.627+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.615+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.602+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.587+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.572+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WSTRB[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WSTRB[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.555+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.538+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.522+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.508+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.496+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.481+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.468+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.454+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.436+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WSTRB[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WSTRB[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.424+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.412+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.396+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.383+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.369+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.356+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.341+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WSTRB[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WSTRB[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.328+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.315+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.289+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.275+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.262+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WSTRB[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WSTRB[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.247+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.233+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_RREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_RREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.221+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.211+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.200+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_BREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_BREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.187+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.173+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.158+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.143+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.125+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.108+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.094+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.082+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_start&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_start&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.069+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;Input_r_TDATA[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;Input_r_TDATA[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.057+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;Input_r_TDATA[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;Input_r_TDATA[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.045+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;Input_r_TDATA[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;Input_r_TDATA[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.032+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;Input_r_TDATA[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;Input_r_TDATA[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.020+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:27.009+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;AB_TREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;AB_TREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:26.997+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;Input_r_TVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;Input_r_TVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:26.987+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;Input_r_TDATA[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;Input_r_TDATA[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:26.975+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;Input_r_TDATA[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;Input_r_TDATA[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:26.965+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;Input_r_TDATA[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;Input_r_TDATA[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:26.953+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;Input_r_TDATA[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;Input_r_TDATA[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:26.944+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:26.934+0900" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:16.876+0900" type="Warning"/>
        <logs message="WARNING: [Netlist 29-101] Netlist 'matrixmul' is not ideal for floorplanning, since the cellview 'matrixmul' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:56:01.811+0900" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:55:46.268+0900" type="Warning"/>
        <logs message="WARNING: [Netlist 29-101] Netlist 'matrixmul' is not ideal for floorplanning, since the cellview 'matrixmul' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:55:31.661+0900" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraint will be written out." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:55:28.971+0900" type="Warning"/>
        <logs message="WARNING: [Netlist 29-101] Netlist 'matrixmul' is not ideal for floorplanning, since the cellview 'matrixmul' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:55:28.960+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/SEP16/SoC_2022_MJU/HW2_2/HW2_2_HLS/solution1/impl/verilog/matrixmul.v:348]&#xD;&#xA;DSP Report: Generating DSP sum_reg_262_reg, operation Mode is: (P or 0)+(A2*B2 or 0).&#xD;&#xA;DSP Report: register B is absorbed into DSP sum_reg_262_reg.&#xD;&#xA;DSP Report: register A is absorbed into DSP sum_reg_262_reg.&#xD;&#xA;DSP Report: register sum_reg_262_reg is absorbed into DSP sum_reg_262_reg.&#xD;&#xA;DSP Report: operator matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p is absorbed into DSP sum_reg_262_reg.&#xD;&#xA;DSP Report: operator matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/m is absorbed into DSP sum_reg_262_reg." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:55:13.944+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/SEP16/SoC_2022_MJU/HW2_2/HW2_2_HLS/solution1/impl/verilog/matrixmul.v:348]" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:55:13.933+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element A_load_reg_728_reg was removed.  [C:/Users/SEP16/SoC_2022_MJU/HW2_2/HW2_2_HLS/solution1/impl/verilog/matrixmul.v:560]" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:55:13.924+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element B_load_reg_733_reg was removed.  [C:/Users/SEP16/SoC_2022_MJU/HW2_2/HW2_2_HLS/solution1/impl/verilog/matrixmul.v:561]" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:55:13.914+0900" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met " projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:55:13.905+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_9_cast_reg_601_reg' and it is trimmed from '9' to '7' bits. [C:/Users/SEP16/SoC_2022_MJU/HW2_2/HW2_2_HLS/solution1/impl/verilog/matrixmul.v:677]" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:55:13.890+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_6_reg_614_reg' and it is trimmed from '16' to '14' bits. [C:/Users/SEP16/SoC_2022_MJU/HW2_2/HW2_2_HLS/solution1/impl/verilog/matrixmul.v:671]" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:55:13.877+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_18_cast1_reg_627_reg' and it is trimmed from '9' to '7' bits. [C:/Users/SEP16/SoC_2022_MJU/HW2_2/HW2_2_HLS/solution1/impl/verilog/matrixmul.v:653]" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:55:13.866+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_reg_640_reg' and it is trimmed from '16' to '14' bits. [C:/Users/SEP16/SoC_2022_MJU/HW2_2/HW2_2_HLS/solution1/impl/verilog/matrixmul.v:647]" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:55:13.856+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_20_reg_705_reg' and it is trimmed from '16' to '14' bits. [C:/Users/SEP16/SoC_2022_MJU/HW2_2/HW2_2_HLS/solution1/impl/verilog/matrixmul.v:659]" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:55:13.847+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_24_cast_reg_692_reg' and it is trimmed from '9' to '7' bits. [C:/Users/SEP16/SoC_2022_MJU/HW2_2/HW2_2_HLS/solution1/impl/verilog/matrixmul.v:665]" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:55:13.838+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design matrixmul_A has unconnected port reset&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 414.375 ; gain = 156.902&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 414.375 ; gain = 156.902&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 414.375 ; gain = 156.902&#xD;&#xA;---------------------------------------------------------------------------------" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:55:03.817+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-02T21:55:03.807+0900" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
