{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xcvm1802-vsva2197-2MP-e-S",
      "gen_directory": "../../../../vmk180_thin.gen/sources_1/bd/vmk180_thin",
      "name": "vmk180_thin",
      "pfm_name": "xilinx.com:vmk180:vmk180_thin:1.0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "CIPS_0": "",
      "axi_intc_0": "",
      "clk_wizard_0": "",
      "proc_sys_reset_0": "",
      "icn_ctrl": ""
    },
    "components": {
      "CIPS_0": {
        "vlnv": "xilinx.com:ip:versal_cips:3.3",
        "xci_name": "vmk180_thin_CIPS_0_0",
        "xci_path": "ip/vmk180_thin_CIPS_0_0/vmk180_thin_CIPS_0_0.xci",
        "inst_hier_path": "CIPS_0",
        "parameters": {
          "CLOCK_MODE": {
            "value": "Custom"
          },
          "DDR_MEMORY_MODE": {
            "value": "Custom"
          },
          "PS_BOARD_INTERFACE": {
            "value": "ps_pmc_fixed_io"
          },
          "PS_PL_CONNECTIVITY_MODE": {
            "value": "Custom"
          },
          "PS_PMC_CONFIG": {
            "value": [
              "CLOCK_MODE Custom",
              "DDR_MEMORY_MODE Custom",
              "DESIGN_MODE 1",
              "PMC_CRP_PL0_REF_CTRL_FREQMHZ 99.999992",
              "PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}}",
              "PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}}",
              "PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}} {MODE Single}}",
              "PMC_QSPI_COHERENCY 0",
              "PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}}",
              "PMC_QSPI_PERIPHERAL_DATA_MODE x4",
              "PMC_QSPI_PERIPHERAL_ENABLE 1",
              "PMC_QSPI_PERIPHERAL_MODE {Dual Parallel}",
              "PMC_REF_CLK_FREQMHZ 33.3333",
              "PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 1} {POW_IO {PMC_MIO 51}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}}",
              "PMC_SD1_COHERENCY 0",
              "PMC_SD1_DATA_TRANSFER_MODE 8Bit",
              "PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x3} {CLK_200_SDR_OTAP_DLY 0x2} {CLK_50_DDR_ITAP_DLY 0x36} {CLK_50_DDR_OTAP_DLY 0x3} {CLK_50_SDR_ITAP_DLY 0x2C} {CLK_50_SDR_OTAP_DLY 0x4} {ENABLE 1} {IO {PMC_MIO 26 .. 36}}}",
              "PMC_SD1_SLOT_TYPE {SD 3.0}",
              "PMC_USE_PMC_NOC_AXI0 0",
              "PS_BOARD_INTERFACE ps_pmc_fixed_io",
              "PS_CAN1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 40 .. 41}}}",
              "PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}}",
              "PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}}",
              "PS_ENET1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 12 .. 23}}}",
              "PS_GEN_IPI0_ENABLE 1",
              "PS_GEN_IPI0_MASTER A72",
              "PS_GEN_IPI1_ENABLE 1",
              "PS_GEN_IPI1_MASTER A72",
              "PS_GEN_IPI2_ENABLE 1",
              "PS_GEN_IPI2_MASTER A72",
              "PS_GEN_IPI3_ENABLE 1",
              "PS_GEN_IPI3_MASTER A72",
              "PS_GEN_IPI4_ENABLE 1",
              "PS_GEN_IPI4_MASTER A72",
              "PS_GEN_IPI5_ENABLE 1",
              "PS_GEN_IPI5_MASTER A72",
              "PS_GEN_IPI6_ENABLE 1",
              "PS_GEN_IPI6_MASTER A72",
              "PS_I2C0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}}",
              "PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}}",
              "PS_IRQ_USAGE {{CH0 1} {CH1 0} {CH10 0} {CH11 0} {CH12 0} {CH13 0} {CH14 0} {CH15 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0} {CH8 0} {CH9 0}}",
              "PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PS_NUM_FABRIC_RESETS 1",
              "PS_PCIE_EP_RESET1_IO None",
              "PS_PCIE_EP_RESET2_IO None",
              "PS_PCIE_RESET {{ENABLE 1}}",
              "PS_PL_CONNECTIVITY_MODE Custom",
              "PS_TTC0_PERIPHERAL_ENABLE 1",
              "PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}}",
              "PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}}",
              "PS_USE_FPD_AXI_NOC0 0",
              "PS_USE_FPD_AXI_NOC1 0",
              "PS_USE_FPD_CCI_NOC 0",
              "PS_USE_M_AXI_FPD 1",
              "PS_USE_NOC_LPD_AXI0 0",
              "PS_USE_PMCPL_CLK0 1",
              "SMON_ALARMS Set_Alarms_On",
              "SMON_ENABLE_TEMP_AVERAGING 0",
              "SMON_TEMP_AVERAGING_SAMPLES 0"
            ]
          },
          "PS_PMC_CONFIG_APPLIED": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI_FPD": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "master_id": {
                "value": "1"
              }
            },
            "address_space_ref": "M_AXI_FPD",
            "base_address": {
              "minimum": "0xA4000000",
              "maximum": "0x04FFFFFFFFFF",
              "width": "44"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI_FPD": {
              "range": "16T",
              "width": "44",
              "local_memory_map": {
                "name": "M_AXI_FPD",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_FPD:APERTURE_0": {
                    "name": "M_AXI_FPD:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0xA4000000",
                    "range": "192M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_FPD:APERTURE_1": {
                    "name": "M_AXI_FPD:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_FPD:APERTURE_2": {
                    "name": "M_AXI_FPD:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000400000000",
                    "range": "8G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_FPD:APERTURE_3": {
                    "name": "M_AXI_FPD:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x040000000000",
                    "range": "1T",
                    "width": "43",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "axi_intc_0": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "vmk180_thin_axi_intc_0_0",
        "xci_path": "ip/vmk180_thin_axi_intc_0_0/vmk180_thin_axi_intc_0_0.xci",
        "inst_hier_path": "axi_intc_0",
        "parameters": {
          "C_ASYNC_INTR": {
            "value": "0xFFFFFFFF"
          },
          "C_IRQ_CONNECTION": {
            "value": "1"
          }
        },
        "pfm_attributes": {
          "IRQ": "intr {id 0 range 15}"
        }
      },
      "clk_wizard_0": {
        "vlnv": "xilinx.com:ip:clk_wizard:1.0",
        "xci_name": "vmk180_thin_clk_wizard_0_0",
        "xci_path": "ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0.xci",
        "inst_hier_path": "clk_wizard_0",
        "parameters": {
          "CE_TYPE": {
            "value": "HARDSYNC"
          },
          "CLKOUT_DRIVES": {
            "value": "MBUFGCE"
          },
          "CLKOUT_DYN_PS": {
            "value": "None"
          },
          "CLKOUT_GROUPING": {
            "value": "Auto"
          },
          "CLKOUT_MATCHED_ROUTING": {
            "value": "false"
          },
          "CLKOUT_PORT": {
            "value": "clk_out1"
          },
          "CLKOUT_REQUESTED_DUTY_CYCLE": {
            "value": "50.000"
          },
          "CLKOUT_REQUESTED_OUT_FREQUENCY": {
            "value": "606.0606060606061"
          },
          "CLKOUT_REQUESTED_PHASE": {
            "value": "0.000"
          },
          "CLKOUT_USED": {
            "value": "true"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "true"
          }
        },
        "pfm_attributes": {
          "CLOCK": "clk_out1_o1 {id \"0\" is_default \"true\" proc_sys_reset \"/proc_sys_reset_0\" status \"fixed\" freqhz \"${AP_CLK_2X_MHZ}000000\" } clk_out1_o2 {id \"1\" is_default \"false\" proc_sys_reset \"/proc_sys_reset_0\" status \"fixed\" freqhz \"${AP_CLK_MHZ}000000\" } clk_out1_o3 {id \"2\" is_default \"false\" proc_sys_reset \"/proc_sys_reset_0\" status \"fixed\" } "
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "vmk180_thin_proc_sys_reset_0_0",
        "xci_path": "ip/vmk180_thin_proc_sys_reset_0_0/vmk180_thin_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "icn_ctrl": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "vmk180_thin_icn_ctrl_0",
        "xci_path": "ip/vmk180_thin_icn_ctrl_0/vmk180_thin_icn_ctrl_0.xci",
        "inst_hier_path": "icn_ctrl",
        "parameters": {
          "NUM_CLKS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "M01_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M02_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M03_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M04_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M05_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M06_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M07_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M08_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M09_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M10_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M11_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M12_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M13_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M14_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M15_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"}"
        }
      }
    },
    "interface_nets": {
      "CIPS_0_M_AXI_GP0": {
        "interface_ports": [
          "CIPS_0/M_AXI_FPD",
          "icn_ctrl/S00_AXI"
        ]
      },
      "icn_ctrl_M00_AXI": {
        "interface_ports": [
          "axi_intc_0/s_axi",
          "icn_ctrl/M00_AXI"
        ]
      }
    },
    "nets": {
      "CIPS_0_pl_clk0": {
        "ports": [
          "CIPS_0/pl0_ref_clk",
          "clk_wizard_0/clk_in1"
        ]
      },
      "CIPS_0_pl_resetn1": {
        "ports": [
          "CIPS_0/pl0_resetn",
          "clk_wizard_0/resetn",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "axi_intc_0_irq": {
        "ports": [
          "axi_intc_0/irq",
          "CIPS_0/pl_ps_irq0"
        ]
      },
      "clk_wizard_0_clk_out1": {
        "ports": [
          "clk_wizard_0/clk_out1_o3",
          "axi_intc_0/s_axi_aclk",
          "CIPS_0/m_axi_fpd_aclk",
          "icn_ctrl/aclk",
          "proc_sys_reset_0/slowest_sync_clk"
        ]
      },
      "clk_wizard_0_locked": {
        "ports": [
          "clk_wizard_0/locked",
          "proc_sys_reset_0/dcm_locked"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "axi_intc_0/s_axi_aresetn",
          "icn_ctrl/aresetn"
        ]
      }
    },
    "addressing": {
      "/CIPS_0": {
        "address_spaces": {
          "M_AXI_FPD": {
            "segments": {
              "SEG_axi_intc_0_Reg": {
                "address_block": "/axi_intc_0/S_AXI/Reg",
                "offset": "0x000A4000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}