TimeQuest Timing Analyzer report for Exercise_7
Sat May 21 10:25:59 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked'
 12. Slow Model Setup: 'code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3'
 13. Slow Model Setup: 'SW[0]'
 14. Slow Model Setup: 'CLOCK_50'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked'
 17. Slow Model Hold: 'SW[0]'
 18. Slow Model Hold: 'code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3'
 19. Slow Model Minimum Pulse Width: 'CLOCK_50'
 20. Slow Model Minimum Pulse Width: 'SW[0]'
 21. Slow Model Minimum Pulse Width: 'code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked'
 22. Slow Model Minimum Pulse Width: 'code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked'
 33. Fast Model Setup: 'code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3'
 34. Fast Model Setup: 'SW[0]'
 35. Fast Model Setup: 'CLOCK_50'
 36. Fast Model Hold: 'code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked'
 37. Fast Model Hold: 'CLOCK_50'
 38. Fast Model Hold: 'code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3'
 39. Fast Model Hold: 'SW[0]'
 40. Fast Model Minimum Pulse Width: 'CLOCK_50'
 41. Fast Model Minimum Pulse Width: 'SW[0]'
 42. Fast Model Minimum Pulse Width: 'code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked'
 43. Fast Model Minimum Pulse Width: 'code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Exercise_7                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------+
; Clock Name                                                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                      ;
+------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------+
; CLOCK_50                                                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                 ;
; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked } ;
; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 }                           ;
; SW[0]                                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SW[0] }                                                                                    ;
+------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                    ;
+-------------+-----------------+------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name ; Note                                                          ;
+-------------+-----------------+------------+---------------------------------------------------------------+
; 1067.24 MHz ; 420.17 MHz      ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                          ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; -3.161 ; -18.170       ;
; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; -2.861 ; -8.325        ;
; SW[0]                                                                                    ; -1.222 ; -1.222        ;
; CLOCK_50                                                                                 ; 0.063  ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                           ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                 ; -1.517 ; -5.507        ;
; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; -1.154 ; -2.149        ;
; SW[0]                                                                                    ; 1.236  ; 0.000         ;
; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; 1.357  ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                            ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                 ; -1.380 ; -15.380       ;
; SW[0]                                                                                    ; -1.380 ; -1.380        ;
; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.500  ; 0.000         ;
; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; 0.500  ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked'                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                                   ; Launch Clock                                                   ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.161 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.wrong_code ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -1.218     ; 1.811      ;
; -2.779 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.unlocked   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.388     ; 2.440      ;
; -2.628 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.wrong_code ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.permanently_locked_146 ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -1.043     ; 1.271      ;
; -2.566 ; code_lock_simple:clt|synch:synchronizer|rise                                     ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.419     ; 2.015      ;
; -2.527 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code2   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.wrong_code_154         ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -1.176     ; 1.371      ;
; -2.433 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.get_code2  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.388     ; 2.092      ;
; -2.416 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code1   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.wrong_code_154         ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -1.176     ; 1.260      ;
; -2.375 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code1   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -1.177     ; 1.245      ;
; -2.359 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code2   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -1.177     ; 1.231      ;
; -2.345 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.idle       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code1_186           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.546     ; 1.727      ;
; -2.337 ; code_lock_simple:clt|synch:synchronizer|rise                                     ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.388     ; 1.996      ;
; -2.302 ; code_lock_simple:clt|synch:synchronizer|rise                                     ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.388     ; 1.963      ;
; -2.297 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.get_code2  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code2_170           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.546     ; 1.872      ;
; -2.247 ; code_lock_simple:clt|synch:synchronizer|rise                                     ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code1_186           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.546     ; 1.629      ;
; -2.201 ; code_lock_simple:clt|synch:synchronizer|rise                                     ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code2_170           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.546     ; 1.776      ;
; -1.954 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.idle       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.419     ; 1.403      ;
; -1.928 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.unlocked   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.419     ; 1.377      ;
; -0.637 ; SW[0]                                                                            ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.wrong_code_154         ; SW[0]                                                          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.500        ; 2.303      ; 2.460      ;
; -0.595 ; SW[0]                                                                            ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ; SW[0]                                                          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.500        ; 2.302      ; 2.444      ;
; -0.585 ; SW[0]                                                                            ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ; SW[0]                                                          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.500        ; 2.302      ; 2.436      ;
; -0.137 ; SW[0]                                                                            ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.wrong_code_154         ; SW[0]                                                          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; 2.303      ; 2.460      ;
; -0.095 ; SW[0]                                                                            ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ; SW[0]                                                          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; 2.302      ; 2.444      ;
; -0.085 ; SW[0]                                                                            ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ; SW[0]                                                          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; 2.302      ; 2.436      ;
; 0.340  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.permanently_locked_146 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.500        ; 2.446      ; 1.542      ;
; 0.363  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.500        ; 2.271      ; 1.526      ;
; 0.840  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.permanently_locked_146 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; 2.446      ; 1.542      ;
; 0.863  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; 2.271      ; 1.526      ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3'                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                        ; Launch Clock ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------+--------------+------------+------------+
; -2.861 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|err_event ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_3_67 ; SW[0]        ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 0.500        ; -1.031     ; 0.963      ;
; -2.778 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|err_event ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_1_83 ; SW[0]        ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 0.500        ; -1.030     ; 1.126      ;
; -2.686 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|err_event ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_2_75 ; SW[0]        ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 0.500        ; -1.030     ; 0.987      ;
; -1.741 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_2    ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_3_67 ; CLOCK_50     ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 1.000        ; -0.235     ; 1.139      ;
; -1.649 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_1    ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_2_75 ; CLOCK_50     ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 1.000        ; -0.234     ; 1.246      ;
; -1.604 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_1    ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_1_83 ; CLOCK_50     ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 1.000        ; -0.234     ; 1.248      ;
; -1.479 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_2    ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_1_83 ; CLOCK_50     ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 1.000        ; -0.234     ; 1.123      ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SW[0]'                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.222 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.wrong_code ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|err_event ; CLOCK_50     ; SW[0]       ; 0.500        ; -0.003     ; 0.733      ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                  ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.063 ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[2]                                  ; code_lock_simple:clt|synch:synchronizer|rise                                             ; CLOCK_50                                                                                 ; CLOCK_50    ; 1.000        ; 0.000      ; 0.973      ;
; 0.099 ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[2]                                  ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[3]                                 ; CLOCK_50                                                                                 ; CLOCK_50    ; 1.000        ; 0.000      ; 0.937      ;
; 0.106 ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[1]                                  ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[2]                                 ; CLOCK_50                                                                                 ; CLOCK_50    ; 1.000        ; 0.000      ; 0.930      ;
; 0.113 ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[3]                                  ; code_lock_simple:clt|synch:synchronizer|rise                                             ; CLOCK_50                                                                                 ; CLOCK_50    ; 1.000        ; 0.000      ; 0.923      ;
; 0.400 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.unlocked           ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 1.000        ; 0.388      ; 1.024      ;
; 0.402 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.permanently_locked_146 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 1.000        ; 0.244      ; 0.878      ;
; 0.783 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.idle               ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 1.000        ; 0.419      ; 0.672      ;
; 1.186 ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_1_83                            ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_1                           ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; CLOCK_50    ; 1.000        ; 0.234      ; 0.084      ;
; 1.186 ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_2_75                            ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_2                           ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; CLOCK_50    ; 1.000        ; 0.234      ; 0.084      ;
; 1.187 ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_3_67                            ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; CLOCK_50    ; 1.000        ; 0.235      ; 0.084      ;
; 1.340 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.get_code2          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 1.000        ; 0.388      ; 0.084      ;
; 1.411 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.wrong_code_154         ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.wrong_code         ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 1.000        ; 1.186      ; 0.811      ;
; 2.287 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code1_186           ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code1           ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 1.000        ; 1.335      ; 0.084      ;
; 2.287 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code2_170           ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code2           ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 1.000        ; 1.335      ; 0.084      ;
+-------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                  ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.517 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code1_186           ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code1           ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 0.000        ; 1.335      ; 0.084      ;
; -1.517 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code2_170           ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code2           ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 0.000        ; 1.335      ; 0.084      ;
; -0.641 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.wrong_code_154         ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.wrong_code         ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 0.000        ; 1.186      ; 0.811      ;
; -0.570 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.get_code2          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 0.000        ; 0.388      ; 0.084      ;
; -0.417 ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_3_67                            ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; CLOCK_50    ; 0.000        ; 0.235      ; 0.084      ;
; -0.416 ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_1_83                            ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_1                           ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; CLOCK_50    ; 0.000        ; 0.234      ; 0.084      ;
; -0.416 ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_2_75                            ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_2                           ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; CLOCK_50    ; 0.000        ; 0.234      ; 0.084      ;
; -0.013 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.idle               ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 0.000        ; 0.419      ; 0.672      ;
; 0.368  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.permanently_locked_146 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 0.000        ; 0.244      ; 0.878      ;
; 0.370  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.unlocked           ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 0.000        ; 0.388      ; 1.024      ;
; 0.657  ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[3]                                  ; code_lock_simple:clt|synch:synchronizer|rise                                             ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.664  ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[1]                                  ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[2]                                 ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.671  ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[2]                                  ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[3]                                 ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.937      ;
; 0.707  ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[2]                                  ; code_lock_simple:clt|synch:synchronizer|rise                                             ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.973      ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked'                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                                   ; Launch Clock                                                   ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.154 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.permanently_locked_146 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; 2.446      ; 1.542      ;
; -0.995 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; 2.271      ; 1.526      ;
; -0.654 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.permanently_locked_146 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; -0.500       ; 2.446      ; 1.542      ;
; -0.495 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; -0.500       ; 2.271      ; 1.526      ;
; 0.134  ; SW[0]                                                                            ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ; SW[0]                                                          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; 2.302      ; 2.436      ;
; 0.142  ; SW[0]                                                                            ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ; SW[0]                                                          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; 2.302      ; 2.444      ;
; 0.157  ; SW[0]                                                                            ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.wrong_code_154         ; SW[0]                                                          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; 2.303      ; 2.460      ;
; 0.634  ; SW[0]                                                                            ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ; SW[0]                                                          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; -0.500       ; 2.302      ; 2.436      ;
; 0.642  ; SW[0]                                                                            ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ; SW[0]                                                          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; -0.500       ; 2.302      ; 2.444      ;
; 0.657  ; SW[0]                                                                            ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.wrong_code_154         ; SW[0]                                                          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; -0.500       ; 2.303      ; 2.460      ;
; 1.796  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.unlocked   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.419     ; 1.377      ;
; 1.799  ; code_lock_simple:clt|synch:synchronizer|rise                                     ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.419     ; 1.380      ;
; 1.822  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.idle       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.419     ; 1.403      ;
; 2.175  ; code_lock_simple:clt|synch:synchronizer|rise                                     ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code1_186           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.546     ; 1.629      ;
; 2.273  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.idle       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code1_186           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.546     ; 1.727      ;
; 2.314  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.wrong_code ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.permanently_locked_146 ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -1.043     ; 1.271      ;
; 2.322  ; code_lock_simple:clt|synch:synchronizer|rise                                     ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code2_170           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.546     ; 1.776      ;
; 2.351  ; code_lock_simple:clt|synch:synchronizer|rise                                     ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.388     ; 1.963      ;
; 2.384  ; code_lock_simple:clt|synch:synchronizer|rise                                     ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.388     ; 1.996      ;
; 2.408  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code2   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -1.177     ; 1.231      ;
; 2.418  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.get_code2  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code2_170           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.546     ; 1.872      ;
; 2.422  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code1   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -1.177     ; 1.245      ;
; 2.436  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code1   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.wrong_code_154         ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -1.176     ; 1.260      ;
; 2.480  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.get_code2  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.388     ; 2.092      ;
; 2.547  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code2   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.wrong_code_154         ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -1.176     ; 1.371      ;
; 2.828  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.unlocked   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.388     ; 2.440      ;
; 3.029  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.wrong_code ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -1.218     ; 1.811      ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SW[0]'                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.236 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.wrong_code ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|err_event ; CLOCK_50     ; SW[0]       ; -0.500       ; -0.003     ; 0.733      ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3'                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                        ; Launch Clock ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------+--------------+------------+------------+
; 1.357 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_2    ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_1_83 ; CLOCK_50     ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 0.000        ; -0.234     ; 1.123      ;
; 1.374 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_2    ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_3_67 ; CLOCK_50     ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 0.000        ; -0.235     ; 1.139      ;
; 1.480 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_1    ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_2_75 ; CLOCK_50     ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 0.000        ; -0.234     ; 1.246      ;
; 1.482 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_1    ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_1_83 ; CLOCK_50     ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 0.000        ; -0.234     ; 1.248      ;
; 2.494 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|err_event ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_3_67 ; SW[0]        ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; -0.500       ; -1.031     ; 0.963      ;
; 2.517 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|err_event ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_2_75 ; SW[0]        ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; -0.500       ; -1.030     ; 0.987      ;
; 2.656 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|err_event ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_1_83 ; SW[0]        ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; -0.500       ; -1.030     ; 1.126      ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code1           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code1           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code2           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code2           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.get_code2          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.get_code2          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.idle               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.idle               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.unlocked           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.unlocked           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.wrong_code         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.wrong_code         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[1]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[1]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[2]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[2]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[3]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[3]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|synch:synchronizer|rise                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|synch:synchronizer|rise                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_1                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_1                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_2                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_2                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.ev_code1|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.ev_code1|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.ev_code2|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.ev_code2|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.get_code2|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.get_code2|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.idle|clk                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.idle|clk                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.permanently_locked|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.permanently_locked|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.unlocked|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.unlocked|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.wrong_code|clk                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.wrong_code|clk                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|synchronizer|\sync1:resync[1]|clk                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|synchronizer|\sync1:resync[1]|clk                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|synchronizer|\sync1:resync[2]|clk                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|synchronizer|\sync1:resync[2]|clk                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|synchronizer|\sync1:resync[3]|clk                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|synchronizer|\sync1:resync[3]|clk                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|synchronizer|rise|clk                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|synchronizer|rise|clk                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|wrong_code|present_state.err_1|clk                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|wrong_code|present_state.err_1|clk                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|wrong_code|present_state.err_2|clk                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|wrong_code|present_state.err_2|clk                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|wrong_code|present_state.err_3|clk                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|wrong_code|present_state.err_3|clk                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SW[0]'                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; SW[0] ; Rise       ; SW[0]                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; SW[0]|combout                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; SW[0]|combout                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; clt|code_lock_fsm|Selector0~1|combout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; clt|code_lock_fsm|Selector0~1|combout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; clt|code_lock_fsm|Selector0~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; clt|code_lock_fsm|Selector0~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; clt|code_lock_fsm|Selector5~0|combout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; clt|code_lock_fsm|Selector5~0|combout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; clt|code_lock_fsm|Selector5~0|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; clt|code_lock_fsm|Selector5~0|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; clt|code_lock_fsm|Selector5~1|combout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; clt|code_lock_fsm|Selector5~1|combout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; clt|code_lock_fsm|Selector5~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; clt|code_lock_fsm|Selector5~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; clt|code_lock_fsm|err_event|dataa                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; clt|code_lock_fsm|err_event|dataa                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|err_event ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|err_event ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked'                                                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                    ; Clock Edge ; Target                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.ev_code1_186|datad                                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.ev_code1_186|datad                                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.ev_code2_170|datad                                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.ev_code2_170|datad                                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.get_code2_178|datac                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.get_code2_178|datac                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.idle_194|datac                                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.idle_194|datac                                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.permanently_locked_146|dataa                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.permanently_locked_146|dataa                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.unlocked_162|datac                                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.unlocked_162|datac                                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.wrong_code_154|datac                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.wrong_code_154|datac                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|present_state.permanently_locked|regout                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|present_state.permanently_locked|regout                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|present_state.permanently_locked~clkctrl|inclk[0]                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|present_state.permanently_locked~clkctrl|inclk[0]                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|present_state.permanently_locked~clkctrl|outclk                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|present_state.permanently_locked~clkctrl|outclk                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code1_186           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code1_186           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code2_170           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code2_170           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.permanently_locked_146 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.permanently_locked_146 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.wrong_code_154         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.wrong_code_154         ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3'                                                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                          ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------+------------+----------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; clt|wrong_code|next_state.err_1_83|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; clt|wrong_code|next_state.err_1_83|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; clt|wrong_code|next_state.err_2_75|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; clt|wrong_code|next_state.err_2_75|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; clt|wrong_code|next_state.err_3_67|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; clt|wrong_code|next_state.err_3_67|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; clt|wrong_code|present_state.err_3|regout                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; clt|wrong_code|present_state.err_3|regout                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; clt|wrong_code|present_state.err_3~clkctrl|inclk[0]            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; clt|wrong_code|present_state.err_3~clkctrl|inclk[0]            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; clt|wrong_code|present_state.err_3~clkctrl|outclk              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; clt|wrong_code|present_state.err_3~clkctrl|outclk              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_1_83 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_1_83 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_2_75 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_2_75 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_3_67 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_3_67 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                  ;
+-----------+------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                          ;
+-----------+------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; KEY[*]    ; CLOCK_50                                                                                 ; 4.170 ; 4.170 ; Rise       ; CLOCK_50                                                                                 ;
;  KEY[0]   ; CLOCK_50                                                                                 ; 4.170 ; 4.170 ; Rise       ; CLOCK_50                                                                                 ;
; SW[*]     ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 2.949 ; 2.949 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
;  SW[0]    ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.137 ; 1.137 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
;  SW[1]    ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.906 ; 0.906 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
;  SW[2]    ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.997 ; 0.997 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
;  SW[3]    ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 2.949 ; 2.949 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
+-----------+------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                     ;
+-----------+------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                          ;
+-----------+------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; KEY[*]    ; CLOCK_50                                                                                 ; -3.940 ; -3.940 ; Rise       ; CLOCK_50                                                                                 ;
;  KEY[0]   ; CLOCK_50                                                                                 ; -3.940 ; -3.940 ; Rise       ; CLOCK_50                                                                                 ;
; SW[*]     ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.121  ; 0.121  ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
;  SW[0]    ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; -0.134 ; -0.134 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
;  SW[1]    ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.121  ; 0.121  ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
;  SW[2]    ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.006  ; 0.006  ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
;  SW[3]    ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; -1.946 ; -1.946 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
+-----------+------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                    ;
+-----------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port ; Clock Port                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+-----------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; LEDG[*]   ; CLOCK_50                                                       ; 7.880 ; 7.880 ; Rise       ; CLOCK_50                                                       ;
;  LEDG[0]  ; CLOCK_50                                                       ; 7.880 ; 7.880 ; Rise       ; CLOCK_50                                                       ;
; LEDG[*]   ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 4.927 ;       ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;
;  LEDG[1]  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 4.927 ;       ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;
; LEDG[*]   ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;       ; 4.927 ; Fall       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;
;  LEDG[1]  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;       ; 4.927 ; Fall       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;
+-----------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                            ;
+-----------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port ; Clock Port                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+-----------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; LEDG[*]   ; CLOCK_50                                                       ; 7.880 ; 7.880 ; Rise       ; CLOCK_50                                                       ;
;  LEDG[0]  ; CLOCK_50                                                       ; 7.880 ; 7.880 ; Rise       ; CLOCK_50                                                       ;
; LEDG[*]   ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 4.927 ;       ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;
;  LEDG[1]  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 4.927 ;       ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;
; LEDG[*]   ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;       ; 4.927 ; Fall       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;
;  LEDG[1]  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;       ; 4.927 ; Fall       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;
+-----------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                          ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; -0.867 ; -4.896        ;
; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; -0.771 ; -2.145        ;
; SW[0]                                                                                    ; -0.507 ; -0.507        ;
; CLOCK_50                                                                                 ; 0.551  ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                           ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; -0.806 ; -2.016        ;
; CLOCK_50                                                                                 ; -0.724 ; -3.630        ;
; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; 0.809  ; 0.000         ;
; SW[0]                                                                                    ; 1.100  ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                            ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                 ; -1.380 ; -15.380       ;
; SW[0]                                                                                    ; -1.380 ; -1.380        ;
; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.500  ; 0.000         ;
; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; 0.500  ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked'                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                                   ; Launch Clock                                                   ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.867 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.wrong_code ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.568     ; 0.827      ;
; -0.822 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.unlocked   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.334     ; 1.098      ;
; -0.738 ; code_lock_simple:clt|synch:synchronizer|rise                                     ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.353     ; 0.913      ;
; -0.689 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.get_code2  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.334     ; 0.961      ;
; -0.645 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.get_code2  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code2_170           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.400     ; 0.876      ;
; -0.644 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.wrong_code ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.permanently_locked_146 ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.488     ; 0.602      ;
; -0.629 ; code_lock_simple:clt|synch:synchronizer|rise                                     ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.334     ; 0.901      ;
; -0.628 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.idle       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code1_186           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.401     ; 0.777      ;
; -0.611 ; code_lock_simple:clt|synch:synchronizer|rise                                     ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.334     ; 0.887      ;
; -0.601 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code2   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.wrong_code_154         ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.543     ; 0.649      ;
; -0.597 ; code_lock_simple:clt|synch:synchronizer|rise                                     ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code1_186           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.401     ; 0.746      ;
; -0.581 ; code_lock_simple:clt|synch:synchronizer|rise                                     ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code2_170           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.400     ; 0.812      ;
; -0.531 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code1   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.wrong_code_154         ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.543     ; 0.579      ;
; -0.514 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code1   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.547     ; 0.573      ;
; -0.501 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code2   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.547     ; 0.564      ;
; -0.489 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.unlocked   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.353     ; 0.664      ;
; -0.480 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.idle       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; -0.353     ; 0.655      ;
; 0.239  ; SW[0]                                                                            ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.wrong_code_154         ; SW[0]                                                          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.500        ; 1.336      ; 1.188      ;
; 0.258  ; SW[0]                                                                            ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ; SW[0]                                                          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.500        ; 1.332      ; 1.180      ;
; 0.265  ; SW[0]                                                                            ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ; SW[0]                                                          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.500        ; 1.332      ; 1.177      ;
; 0.739  ; SW[0]                                                                            ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.wrong_code_154         ; SW[0]                                                          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; 1.336      ; 1.188      ;
; 0.752  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.permanently_locked_146 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.500        ; 1.393      ; 0.728      ;
; 0.758  ; SW[0]                                                                            ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ; SW[0]                                                          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; 1.332      ; 1.180      ;
; 0.765  ; SW[0]                                                                            ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ; SW[0]                                                          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; 1.332      ; 1.177      ;
; 0.783  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.500        ; 1.313      ; 0.699      ;
; 1.252  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.permanently_locked_146 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; 1.393      ; 0.728      ;
; 1.283  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.000        ; 1.313      ; 0.699      ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3'                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                        ; Launch Clock ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.771 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|err_event ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_3_67 ; SW[0]        ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 0.500        ; -0.262     ; 0.431      ;
; -0.712 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|err_event ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_1_83 ; SW[0]        ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 0.500        ; -0.260     ; 0.485      ;
; -0.662 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|err_event ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_2_75 ; SW[0]        ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 0.500        ; -0.261     ; 0.414      ;
; -0.395 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_2    ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_3_67 ; CLOCK_50     ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 1.000        ; -0.279     ; 0.538      ;
; -0.367 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_1    ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_2_75 ; CLOCK_50     ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 1.000        ; -0.278     ; 0.602      ;
; -0.326 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_1    ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_1_83 ; CLOCK_50     ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 1.000        ; -0.277     ; 0.582      ;
; -0.276 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_2    ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_1_83 ; CLOCK_50     ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 1.000        ; -0.277     ; 0.532      ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SW[0]'                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.507 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.wrong_code ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|err_event ; CLOCK_50     ; SW[0]       ; 0.500        ; -0.232     ; 0.368      ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                  ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.551 ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[2]                                  ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[3]                                 ; CLOCK_50                                                                                 ; CLOCK_50    ; 1.000        ; 0.000      ; 0.481      ;
; 0.552 ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[1]                                  ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[2]                                 ; CLOCK_50                                                                                 ; CLOCK_50    ; 1.000        ; 0.000      ; 0.480      ;
; 0.560 ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[2]                                  ; code_lock_simple:clt|synch:synchronizer|rise                                             ; CLOCK_50                                                                                 ; CLOCK_50    ; 1.000        ; 0.000      ; 0.472      ;
; 0.561 ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[3]                                  ; code_lock_simple:clt|synch:synchronizer|rise                                             ; CLOCK_50                                                                                 ; CLOCK_50    ; 1.000        ; 0.000      ; 0.471      ;
; 0.897 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.unlocked           ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 1.000        ; 0.334      ; 0.469      ;
; 0.925 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.permanently_locked_146 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 1.000        ; 0.273      ; 0.380      ;
; 1.072 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.idle               ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 1.000        ; 0.353      ; 0.313      ;
; 1.201 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.wrong_code_154         ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.wrong_code         ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 1.000        ; 0.545      ; 0.376      ;
; 1.267 ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_1_83                            ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_1                           ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; CLOCK_50    ; 1.000        ; 0.277      ; 0.042      ;
; 1.268 ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_2_75                            ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_2                           ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; CLOCK_50    ; 1.000        ; 0.278      ; 0.042      ;
; 1.269 ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_3_67                            ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; CLOCK_50    ; 1.000        ; 0.279      ; 0.042      ;
; 1.324 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.get_code2          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 1.000        ; 0.334      ; 0.042      ;
; 1.603 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code2_170           ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code2           ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 1.000        ; 0.613      ; 0.042      ;
; 1.604 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code1_186           ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code1           ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 1.000        ; 0.614      ; 0.042      ;
+-------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked'                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                                   ; Launch Clock                                                   ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.806 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.permanently_locked_146 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; 1.393      ; 0.728      ;
; -0.755 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; 1.313      ; 0.699      ;
; -0.306 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.permanently_locked_146 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; -0.500       ; 1.393      ; 0.728      ;
; -0.255 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; -0.500       ; 1.313      ; 0.699      ;
; -0.155 ; SW[0]                                                                            ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ; SW[0]                                                          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; 1.332      ; 1.177      ;
; -0.152 ; SW[0]                                                                            ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ; SW[0]                                                          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; 1.332      ; 1.180      ;
; -0.148 ; SW[0]                                                                            ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.wrong_code_154         ; SW[0]                                                          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; 1.336      ; 1.188      ;
; 0.345  ; SW[0]                                                                            ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ; SW[0]                                                          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; -0.500       ; 1.332      ; 1.177      ;
; 0.348  ; SW[0]                                                                            ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ; SW[0]                                                          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; -0.500       ; 1.332      ; 1.180      ;
; 0.352  ; SW[0]                                                                            ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.wrong_code_154         ; SW[0]                                                          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; -0.500       ; 1.336      ; 1.188      ;
; 1.003  ; code_lock_simple:clt|synch:synchronizer|rise                                     ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.353     ; 0.650      ;
; 1.008  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.idle       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.353     ; 0.655      ;
; 1.017  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.unlocked   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.353     ; 0.664      ;
; 1.090  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.wrong_code ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.permanently_locked_146 ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.488     ; 0.602      ;
; 1.111  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code2   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.547     ; 0.564      ;
; 1.120  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code1   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.547     ; 0.573      ;
; 1.122  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code1   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.wrong_code_154         ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.543     ; 0.579      ;
; 1.147  ; code_lock_simple:clt|synch:synchronizer|rise                                     ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code1_186           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.401     ; 0.746      ;
; 1.178  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.idle       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code1_186           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.401     ; 0.777      ;
; 1.192  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code2   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.wrong_code_154         ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.543     ; 0.649      ;
; 1.212  ; code_lock_simple:clt|synch:synchronizer|rise                                     ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code2_170           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.400     ; 0.812      ;
; 1.221  ; code_lock_simple:clt|synch:synchronizer|rise                                     ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.334     ; 0.887      ;
; 1.235  ; code_lock_simple:clt|synch:synchronizer|rise                                     ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.334     ; 0.901      ;
; 1.276  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.get_code2  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code2_170           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.400     ; 0.876      ;
; 1.295  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.get_code2  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.334     ; 0.961      ;
; 1.395  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.wrong_code ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.568     ; 0.827      ;
; 1.432  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.unlocked   ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ; CLOCK_50                                                       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.000        ; -0.334     ; 1.098      ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                  ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.724 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code1_186           ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code1           ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 0.000        ; 0.614      ; 0.042      ;
; -0.723 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code2_170           ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code2           ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 0.000        ; 0.613      ; 0.042      ;
; -0.444 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.get_code2          ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 0.000        ; 0.334      ; 0.042      ;
; -0.389 ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_3_67                            ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; CLOCK_50    ; 0.000        ; 0.279      ; 0.042      ;
; -0.388 ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_2_75                            ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_2                           ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; CLOCK_50    ; 0.000        ; 0.278      ; 0.042      ;
; -0.387 ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_1_83                            ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_1                           ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; CLOCK_50    ; 0.000        ; 0.277      ; 0.042      ;
; -0.321 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.wrong_code_154         ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.wrong_code         ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 0.000        ; 0.545      ; 0.376      ;
; -0.192 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.idle               ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 0.000        ; 0.353      ; 0.313      ;
; -0.045 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.permanently_locked_146 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 0.000        ; 0.273      ; 0.380      ;
; -0.017 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.unlocked           ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50    ; 0.000        ; 0.334      ; 0.469      ;
; 0.319  ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[3]                                  ; code_lock_simple:clt|synch:synchronizer|rise                                             ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.471      ;
; 0.320  ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[2]                                  ; code_lock_simple:clt|synch:synchronizer|rise                                             ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.472      ;
; 0.328  ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[1]                                  ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[2]                                 ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.480      ;
; 0.329  ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[2]                                  ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[3]                                 ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.481      ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3'                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                        ; Launch Clock ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.809 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_2    ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_1_83 ; CLOCK_50     ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 0.000        ; -0.277     ; 0.532      ;
; 0.817 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_2    ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_3_67 ; CLOCK_50     ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 0.000        ; -0.279     ; 0.538      ;
; 0.859 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_1    ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_1_83 ; CLOCK_50     ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 0.000        ; -0.277     ; 0.582      ;
; 0.880 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_1    ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_2_75 ; CLOCK_50     ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 0.000        ; -0.278     ; 0.602      ;
; 1.175 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|err_event ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_2_75 ; SW[0]        ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; -0.500       ; -0.261     ; 0.414      ;
; 1.193 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|err_event ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_3_67 ; SW[0]        ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; -0.500       ; -0.262     ; 0.431      ;
; 1.245 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|err_event ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_1_83 ; SW[0]        ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; -0.500       ; -0.260     ; 0.485      ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SW[0]'                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.100 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.wrong_code ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|err_event ; CLOCK_50     ; SW[0]       ; -0.500       ; -0.232     ; 0.368      ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code1           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code1           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code2           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.ev_code2           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.get_code2          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.get_code2          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.idle               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.idle               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.unlocked           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.unlocked           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.wrong_code         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.wrong_code         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[1]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[1]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[2]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[2]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[3]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|synch:synchronizer|\sync1:resync[3]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|synch:synchronizer|rise                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|synch:synchronizer|rise                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_1                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_1                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_2                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_2                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.ev_code1|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.ev_code1|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.ev_code2|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.ev_code2|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.get_code2|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.get_code2|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.idle|clk                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.idle|clk                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.permanently_locked|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.permanently_locked|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.unlocked|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.unlocked|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.wrong_code|clk                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|code_lock_fsm|present_state.wrong_code|clk                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|synchronizer|\sync1:resync[1]|clk                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|synchronizer|\sync1:resync[1]|clk                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|synchronizer|\sync1:resync[2]|clk                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|synchronizer|\sync1:resync[2]|clk                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|synchronizer|\sync1:resync[3]|clk                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|synchronizer|\sync1:resync[3]|clk                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|synchronizer|rise|clk                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|synchronizer|rise|clk                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|wrong_code|present_state.err_1|clk                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|wrong_code|present_state.err_1|clk                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|wrong_code|present_state.err_2|clk                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|wrong_code|present_state.err_2|clk                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clt|wrong_code|present_state.err_3|clk                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clt|wrong_code|present_state.err_3|clk                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SW[0]'                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; SW[0] ; Rise       ; SW[0]                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; SW[0]|combout                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; SW[0]|combout                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; clt|code_lock_fsm|Selector0~1|combout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; clt|code_lock_fsm|Selector0~1|combout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; clt|code_lock_fsm|Selector0~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; clt|code_lock_fsm|Selector0~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; clt|code_lock_fsm|Selector5~0|combout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; clt|code_lock_fsm|Selector5~0|combout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; clt|code_lock_fsm|Selector5~0|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; clt|code_lock_fsm|Selector5~0|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; clt|code_lock_fsm|Selector5~1|combout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; clt|code_lock_fsm|Selector5~1|combout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; clt|code_lock_fsm|Selector5~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; clt|code_lock_fsm|Selector5~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; clt|code_lock_fsm|err_event|dataa                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; clt|code_lock_fsm|err_event|dataa                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|err_event ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|err_event ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked'                                                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                    ; Clock Edge ; Target                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.ev_code1_186|datad                                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.ev_code1_186|datad                                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.ev_code2_170|datad                                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.ev_code2_170|datad                                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.get_code2_178|datac                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.get_code2_178|datac                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.idle_194|datac                                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.idle_194|datac                                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.permanently_locked_146|dataa                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.permanently_locked_146|dataa                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.unlocked_162|datac                                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.unlocked_162|datac                                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.wrong_code_154|datac                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|next_state.wrong_code_154|datac                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|present_state.permanently_locked|regout                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|present_state.permanently_locked|regout                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|present_state.permanently_locked~clkctrl|inclk[0]                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|present_state.permanently_locked~clkctrl|inclk[0]                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|present_state.permanently_locked~clkctrl|outclk                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; clt|code_lock_fsm|present_state.permanently_locked~clkctrl|outclk                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code1_186           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code1_186           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code2_170           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.ev_code2_170           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.get_code2_178          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.idle_194               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.permanently_locked_146 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.permanently_locked_146 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.unlocked_162           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.wrong_code_154         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|next_state.wrong_code_154         ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3'                                                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                          ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------+------------+----------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; clt|wrong_code|next_state.err_1_83|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; clt|wrong_code|next_state.err_1_83|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; clt|wrong_code|next_state.err_2_75|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; clt|wrong_code|next_state.err_2_75|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; clt|wrong_code|next_state.err_3_67|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; clt|wrong_code|next_state.err_3_67|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; clt|wrong_code|present_state.err_3|regout                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; clt|wrong_code|present_state.err_3|regout                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; clt|wrong_code|present_state.err_3~clkctrl|inclk[0]            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; clt|wrong_code|present_state.err_3~clkctrl|inclk[0]            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; clt|wrong_code|present_state.err_3~clkctrl|outclk              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; clt|wrong_code|present_state.err_3~clkctrl|outclk              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_1_83 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_1_83 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_2_75 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_2_75 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_3_67 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|next_state.err_3_67 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                  ;
+-----------+------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                          ;
+-----------+------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; KEY[*]    ; CLOCK_50                                                                                 ; 2.238 ; 2.238 ; Rise       ; CLOCK_50                                                                                 ;
;  KEY[0]   ; CLOCK_50                                                                                 ; 2.238 ; 2.238 ; Rise       ; CLOCK_50                                                                                 ;
; SW[*]     ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.207 ; 1.207 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
;  SW[0]    ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.261 ; 0.261 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
;  SW[1]    ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.169 ; 0.169 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
;  SW[2]    ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.207 ; 0.207 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
;  SW[3]    ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.207 ; 1.207 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
+-----------+------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                     ;
+-----------+------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                          ;
+-----------+------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; KEY[*]    ; CLOCK_50                                                                                 ; -2.118 ; -2.118 ; Rise       ; CLOCK_50                                                                                 ;
;  KEY[0]   ; CLOCK_50                                                                                 ; -2.118 ; -2.118 ; Rise       ; CLOCK_50                                                                                 ;
; SW[*]     ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.250  ; 0.250  ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
;  SW[0]    ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.155  ; 0.155  ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
;  SW[1]    ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.250  ; 0.250  ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
;  SW[2]    ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.209  ; 0.209  ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
;  SW[3]    ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; -0.791 ; -0.791 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
+-----------+------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                    ;
+-----------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port ; Clock Port                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+-----------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; LEDG[*]   ; CLOCK_50                                                       ; 4.388 ; 4.388 ; Rise       ; CLOCK_50                                                       ;
;  LEDG[0]  ; CLOCK_50                                                       ; 4.388 ; 4.388 ; Rise       ; CLOCK_50                                                       ;
; LEDG[*]   ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 2.572 ;       ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;
;  LEDG[1]  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 2.572 ;       ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;
; LEDG[*]   ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;       ; 2.572 ; Fall       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;
;  LEDG[1]  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;       ; 2.572 ; Fall       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;
+-----------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                            ;
+-----------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port ; Clock Port                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+-----------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; LEDG[*]   ; CLOCK_50                                                       ; 4.388 ; 4.388 ; Rise       ; CLOCK_50                                                       ;
;  LEDG[0]  ; CLOCK_50                                                       ; 4.388 ; 4.388 ; Rise       ; CLOCK_50                                                       ;
; LEDG[*]   ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 2.572 ;       ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;
;  LEDG[1]  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 2.572 ;       ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;
; LEDG[*]   ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;       ; 2.572 ; Fall       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;
;  LEDG[1]  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;       ; 2.572 ; Fall       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;
+-----------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                     ;
+-------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                                                     ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                          ; -3.161  ; -1.517 ; N/A      ; N/A     ; -1.380              ;
;  CLOCK_50                                                                                 ; 0.063   ; -1.517 ; N/A      ; N/A     ; -1.380              ;
;  SW[0]                                                                                    ; -1.222  ; 1.100  ; N/A      ; N/A     ; -1.380              ;
;  code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; -3.161  ; -1.154 ; N/A      ; N/A     ; 0.500               ;
;  code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; -2.861  ; 0.809  ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                                                                           ; -27.717 ; -7.656 ; 0.0      ; 0.0     ; -16.76              ;
;  CLOCK_50                                                                                 ; 0.000   ; -5.507 ; N/A      ; N/A     ; -15.380             ;
;  SW[0]                                                                                    ; -1.222  ; 0.000  ; N/A      ; N/A     ; -1.380              ;
;  code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; -18.170 ; -2.149 ; N/A      ; N/A     ; 0.000               ;
;  code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; -8.325  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                  ;
+-----------+------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                          ;
+-----------+------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; KEY[*]    ; CLOCK_50                                                                                 ; 4.170 ; 4.170 ; Rise       ; CLOCK_50                                                                                 ;
;  KEY[0]   ; CLOCK_50                                                                                 ; 4.170 ; 4.170 ; Rise       ; CLOCK_50                                                                                 ;
; SW[*]     ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 2.949 ; 2.949 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
;  SW[0]    ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 1.137 ; 1.137 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
;  SW[1]    ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.906 ; 0.906 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
;  SW[2]    ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.997 ; 0.997 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
;  SW[3]    ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 2.949 ; 2.949 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
+-----------+------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                     ;
+-----------+------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                          ;
+-----------+------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; KEY[*]    ; CLOCK_50                                                                                 ; -2.118 ; -2.118 ; Rise       ; CLOCK_50                                                                                 ;
;  KEY[0]   ; CLOCK_50                                                                                 ; -2.118 ; -2.118 ; Rise       ; CLOCK_50                                                                                 ;
; SW[*]     ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.250  ; 0.250  ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
;  SW[0]    ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.155  ; 0.155  ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
;  SW[1]    ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.250  ; 0.250  ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
;  SW[2]    ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 0.209  ; 0.209  ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
;  SW[3]    ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; -0.791 ; -0.791 ; Rise       ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ;
+-----------+------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                    ;
+-----------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port ; Clock Port                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+-----------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; LEDG[*]   ; CLOCK_50                                                       ; 7.880 ; 7.880 ; Rise       ; CLOCK_50                                                       ;
;  LEDG[0]  ; CLOCK_50                                                       ; 7.880 ; 7.880 ; Rise       ; CLOCK_50                                                       ;
; LEDG[*]   ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 4.927 ;       ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;
;  LEDG[1]  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 4.927 ;       ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;
; LEDG[*]   ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;       ; 4.927 ; Fall       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;
;  LEDG[1]  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;       ; 4.927 ; Fall       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;
+-----------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                            ;
+-----------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port ; Clock Port                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+-----------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; LEDG[*]   ; CLOCK_50                                                       ; 4.388 ; 4.388 ; Rise       ; CLOCK_50                                                       ;
;  LEDG[0]  ; CLOCK_50                                                       ; 4.388 ; 4.388 ; Rise       ; CLOCK_50                                                       ;
; LEDG[*]   ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 2.572 ;       ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;
;  LEDG[1]  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ; 2.572 ;       ; Rise       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;
; LEDG[*]   ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;       ; 2.572 ; Fall       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;
;  LEDG[1]  ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;       ; 2.572 ; Fall       ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 ;
+-----------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                               ; To Clock                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                 ; CLOCK_50                                                                                 ; 4        ; 0        ; 0        ; 0        ;
; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50                                                                                 ; 7        ; 0        ; 0        ; 0        ;
; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; CLOCK_50                                                                                 ; 3        ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 18       ; 0        ; 0        ; 0        ;
; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 2        ; 2        ; 0        ; 0        ;
; SW[0]                                                                                    ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 3        ; 3        ; 0        ; 0        ;
; CLOCK_50                                                                                 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; 4        ; 0        ; 0        ; 0        ;
; SW[0]                                                                                    ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; 0        ; 3        ; 0        ; 0        ;
; CLOCK_50                                                                                 ; SW[0]                                                                                    ; 0        ; 0        ; 1        ; 0        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                               ; To Clock                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                 ; CLOCK_50                                                                                 ; 4        ; 0        ; 0        ; 0        ;
; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; CLOCK_50                                                                                 ; 7        ; 0        ; 0        ; 0        ;
; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; CLOCK_50                                                                                 ; 3        ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                 ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 18       ; 0        ; 0        ; 0        ;
; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 2        ; 2        ; 0        ; 0        ;
; SW[0]                                                                                    ; code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked ; 3        ; 3        ; 0        ; 0        ;
; CLOCK_50                                                                                 ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; 4        ; 0        ; 0        ; 0        ;
; SW[0]                                                                                    ; code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3                           ; 0        ; 3        ; 0        ; 0        ;
; CLOCK_50                                                                                 ; SW[0]                                                                                    ; 0        ; 0        ; 1        ; 0        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 20    ; 20   ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat May 21 10:25:58 2022
Info: Command: quartus_sta Exercise_7 -c Exercise_7
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Exercise_7.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked
    Info (332105): create_clock -period 1.000 -name code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3
    Info (332105): create_clock -period 1.000 -name SW[0] SW[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.161
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.161       -18.170 code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked 
    Info (332119):    -2.861        -8.325 code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 
    Info (332119):    -1.222        -1.222 SW[0] 
    Info (332119):     0.063         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.517
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.517        -5.507 CLOCK_50 
    Info (332119):    -1.154        -2.149 code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked 
    Info (332119):     1.236         0.000 SW[0] 
    Info (332119):     1.357         0.000 code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -15.380 CLOCK_50 
    Info (332119):    -1.380        -1.380 SW[0] 
    Info (332119):     0.500         0.000 code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked 
    Info (332119):     0.500         0.000 code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.867
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.867        -4.896 code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked 
    Info (332119):    -0.771        -2.145 code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 
    Info (332119):    -0.507        -0.507 SW[0] 
    Info (332119):     0.551         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -0.806
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.806        -2.016 code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked 
    Info (332119):    -0.724        -3.630 CLOCK_50 
    Info (332119):     0.809         0.000 code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 
    Info (332119):     1.100         0.000 SW[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -15.380 CLOCK_50 
    Info (332119):    -1.380        -1.380 SW[0] 
    Info (332119):     0.500         0.000 code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm|present_state.permanently_locked 
    Info (332119):     0.500         0.000 code_lock_simple:clt|wrong_code:wrong_code|present_state.err_3 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4543 megabytes
    Info: Processing ended: Sat May 21 10:25:59 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


