[%General]
%3Csource%3E=D:/LogicDesignExperiment/final_project/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/basys3_ov7670/i2c_sender.vhd
%3Cfilename%3E=D:/LogicDesignExperiment/final_project/camera_try/i2c_sender.v
%3Cclass%3E=100
%3Cbasename%3E=i2c_sender
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk, siod, sioc, taken, send, id, reg, value
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
%3Clabel1%3E\category=113
%3Clabel1%3E\port=0
%3Clabel1%3E\alias=<label1>
behavioral\category=101
behavioral\port=0
behavioral\alias=Behavioral
busy_sr\category=117
busy_sr\port=0
busy_sr\alias=busy_sr
busy_sr\type\Subtype\mark1=ieee::std_logic_vector
busy_sr\type\Subtype\mark2=ieee::std_logic_vector
busy_sr\type\Subtype\constraint\0\Range\dir=false
busy_sr\type\Subtype\constraint\0\Range\left\Constant\value=31
busy_sr\type\Subtype\constraint\0\Range\left\Constant\units=
busy_sr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
busy_sr\type\Subtype\constraint\0\Range\right\Constant\value=0
busy_sr\type\Subtype\constraint\0\Range\right\Constant\units=
busy_sr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
clk\category=117
clk\port=1
clk\alias=clk
clk\type\Subtype\mark1=ieee::std_logic
clk\type\Subtype\mark2=ieee::std_logic
data_sr\category=117
data_sr\port=0
data_sr\alias=data_sr
data_sr\type\Subtype\mark1=ieee::std_logic_vector
data_sr\type\Subtype\mark2=ieee::std_logic_vector
data_sr\type\Subtype\constraint\0\Range\dir=false
data_sr\type\Subtype\constraint\0\Range\left\Constant\value=31
data_sr\type\Subtype\constraint\0\Range\left\Constant\units=
data_sr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_sr\type\Subtype\constraint\0\Range\right\Constant\value=0
data_sr\type\Subtype\constraint\0\Range\right\Constant\units=
data_sr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
divider\category=117
divider\port=0
divider\alias=divider
divider\type\Subtype\mark1=ieee::unsigned
divider\type\Subtype\mark2=ieee::unsigned
divider\type\Subtype\constraint\0\Range\dir=false
divider\type\Subtype\constraint\0\Range\left\Constant\value=7
divider\type\Subtype\constraint\0\Range\left\Constant\units=
divider\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
divider\type\Subtype\constraint\0\Range\right\Constant\value=0
divider\type\Subtype\constraint\0\Range\right\Constant\units=
divider\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
divider\init\Constant\value=00000001
divider\init\Constant\units=
divider\init\Constant\typeClass=0
i2c_sender\category=100
i2c_sender\port=0
i2c_sender\alias=i2c_sender
id\category=117
id\port=1
id\alias=id
id\type\Subtype\mark1=ieee::std_logic_vector
id\type\Subtype\mark2=ieee::std_logic_vector
id\type\Subtype\constraint\0\Range\dir=false
id\type\Subtype\constraint\0\Range\left\Constant\value=7
id\type\Subtype\constraint\0\Range\left\Constant\units=
id\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
id\type\Subtype\constraint\0\Range\right\Constant\value=0
id\type\Subtype\constraint\0\Range\right\Constant\units=
id\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reg\category=117
reg\port=1
reg\alias=reg_xhdl0
reg\type\Subtype\mark1=ieee::std_logic_vector
reg\type\Subtype\mark2=ieee::std_logic_vector
reg\type\Subtype\constraint\0\Range\dir=false
reg\type\Subtype\constraint\0\Range\left\Constant\value=7
reg\type\Subtype\constraint\0\Range\left\Constant\units=
reg\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
reg\type\Subtype\constraint\0\Range\right\Constant\value=0
reg\type\Subtype\constraint\0\Range\right\Constant\units=
reg\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
send\category=117
send\port=1
send\alias=send
send\type\Subtype\mark1=ieee::std_logic
send\type\Subtype\mark2=ieee::std_logic
sioc\category=117
sioc\port=2
sioc\alias=sioc
sioc\type\Subtype\mark1=ieee::std_logic
sioc\type\Subtype\mark2=ieee::std_logic
siod\category=117
siod\port=3
siod\alias=siod
siod\type\Subtype\mark1=ieee::std_logic
siod\type\Subtype\mark2=ieee::std_logic
taken\category=117
taken\port=2
taken\alias=taken
taken\type\Subtype\mark1=ieee::std_logic
taken\type\Subtype\mark2=ieee::std_logic
value\category=117
value\port=1
value\alias=value
value\type\Subtype\mark1=ieee::std_logic_vector
value\type\Subtype\mark2=ieee::std_logic_vector
value\type\Subtype\constraint\0\Range\dir=false
value\type\Subtype\constraint\0\Range\left\Constant\value=7
value\type\Subtype\constraint\0\Range\left\Constant\units=
value\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
value\type\Subtype\constraint\0\Range\right\Constant\value=0
value\type\Subtype\constraint\0\Range\right\Constant\units=
value\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
%3ChasCode%3E=true
