#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Apr 23 15:21:24 2024
# Process ID: 18568
# Current directory: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14420 C:\Users\reese_ford1\Documents\GitHub\ARM-Lab\ARM-Project\ARM-Project.xpr
# Log file: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/vivado.log
# Journal file: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project\vivado.jou
# Running On: ROG-112-04, OS: Windows, CPU Frequency: 3192 MHz, CPU Physical cores: 6, Host memory: 34145 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVitis/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1537.445 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv w ]
add_files C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv
update_compile_order -fileset sources_1
set_property top division [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top division [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'division' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iExecute
INFO: [VRFC 10-2458] undeclared symbol ALU_Cont_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:62]
WARNING: [VRFC 10-2938] 'ALU_Cont_wire' is already implicitly declared on line 62 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iFetch
INFO: [VRFC 10-2458] undeclared symbol add_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:37]
INFO: [VRFC 10-2458] undeclared symbol mux_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:40]
INFO: [VRFC 10-2458] undeclared symbol pc_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:47]
WARNING: [VRFC 10-2938] 'add_out_wire' is already implicitly declared on line 37 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:64]
WARNING: [VRFC 10-2938] 'pc_out_wire' is already implicitly declared on line 47 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:65]
WARNING: [VRFC 10-2938] 'mux_out_wire' is already implicitly declared on line 40 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/iWriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iWriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:63]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 63 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:73]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=6)
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.glbl
Built simulation snapshot division_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "division_behav -key {Behavioral:sim_1:Functional:division} -tclbatch {division.tcl} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/register_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/adder_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/mux_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_mem_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iFetch_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_parse_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/regfile_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/control_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/sign_extender_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iDecode_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/fd_integration_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/alu_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/alu_control_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iExecute_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/fde_integration_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iMemory_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/datapath_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/register_test_behav.wcfg
WARNING: Simulation object /register_test/tc was not found in the design.
WARNING: Simulation object /register_test/ts was not found in the design.
WARNING: Simulation object /register_test/clk was not found in the design.
WARNING: Simulation object /register_test/rst was not found in the design.
WARNING: Simulation object /register_test/d was not found in the design.
WARNING: Simulation object /register_test/er_q was not found in the design.
WARNING: Simulation object /register_test/q was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/adder_test_behav.wcfg
WARNING: Simulation object /adder_test/a was not found in the design.
WARNING: Simulation object /adder_test/b was not found in the design.
WARNING: Simulation object /adder_test/sum was not found in the design.
WARNING: Simulation object /adder_test/er_sum was not found in the design.
WARNING: Simulation object /adder_test/tc was not found in the design.
WARNING: Simulation object /adder_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/mux_test_behav.wcfg
WARNING: Simulation object /mux_test/a_64 was not found in the design.
WARNING: Simulation object /mux_test/b_64 was not found in the design.
WARNING: Simulation object /mux_test/ctl was not found in the design.
WARNING: Simulation object /mux_test/out_64 was not found in the design.
WARNING: Simulation object /mux_test/a_5 was not found in the design.
WARNING: Simulation object /mux_test/b_5 was not found in the design.
WARNING: Simulation object /mux_test/out_5 was not found in the design.
WARNING: Simulation object /mux_test/er_out_64 was not found in the design.
WARNING: Simulation object /mux_test/er_out_5 was not found in the design.
WARNING: Simulation object /mux_test/tc was not found in the design.
WARNING: Simulation object /mux_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_mem_test_behav.wcfg
WARNING: Simulation object /instr_mem_test/clk was not found in the design.
WARNING: Simulation object /instr_mem_test/pc was not found in the design.
WARNING: Simulation object /instr_mem_test/instr was not found in the design.
WARNING: Simulation object /instr_mem_test/er was not found in the design.
WARNING: Simulation object /instr_mem_test/tc was not found in the design.
WARNING: Simulation object /instr_mem_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iFetch_test_behav.wcfg
WARNING: Simulation object /iFetch_test/clk was not found in the design.
WARNING: Simulation object /iFetch_test/reset was not found in the design.
WARNING: Simulation object /iFetch_test/pc_src was not found in the design.
WARNING: Simulation object /iFetch_test/branch_target was not found in the design.
WARNING: Simulation object /iFetch_test/cur_pc was not found in the design.
WARNING: Simulation object /iFetch_test/er_cur_pc was not found in the design.
WARNING: Simulation object /iFetch_test/instruction was not found in the design.
WARNING: Simulation object /iFetch_test/er_instruction was not found in the design.
WARNING: Simulation object /iFetch_test/ts was not found in the design.
WARNING: Simulation object /iFetch_test/tc was not found in the design.
WARNING: Simulation object /iFetch_test/clk_plus_1 was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_parse_test_behav.wcfg
WARNING: Simulation object /instr_parse_test/tc was not found in the design.
WARNING: Simulation object /instr_parse_test/instruction was not found in the design.
WARNING: Simulation object /instr_parse_test/ts was not found in the design.
WARNING: Simulation object /instr_parse_test/er_opcode was not found in the design.
WARNING: Simulation object /instr_parse_test/opcode was not found in the design.
WARNING: Simulation object /instr_parse_test/er_address was not found in the design.
WARNING: Simulation object /instr_parse_test/address was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rm_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rm_num was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rn_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rn_num was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rd_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rd_num was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/regfile_test_behav.wcfg
WARNING: Simulation object /regfile_test/read_clk was not found in the design.
WARNING: Simulation object /regfile_test/write_clk was not found in the design.
WARNING: Simulation object /regfile_test/read_register1 was not found in the design.
WARNING: Simulation object /regfile_test/read_register2 was not found in the design.
WARNING: Simulation object /regfile_test/write_register was not found in the design.
WARNING: Simulation object /regfile_test/write_data was not found in the design.
WARNING: Simulation object /regfile_test/reg_write was not found in the design.
WARNING: Simulation object /regfile_test/read_data1 was not found in the design.
WARNING: Simulation object /regfile_test/er_read_data1 was not found in the design.
WARNING: Simulation object /regfile_test/read_data2 was not found in the design.
WARNING: Simulation object /regfile_test/er_read_data2 was not found in the design.
WARNING: Simulation object /regfile_test/tc was not found in the design.
WARNING: Simulation object /regfile_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/control_test_behav.wcfg
WARNING: Simulation object /control_test/tc was not found in the design.
WARNING: Simulation object /control_test/ts was not found in the design.
WARNING: Simulation object /control_test/opcode was not found in the design.
WARNING: Simulation object /control_test/reg2_loc was not found in the design.
WARNING: Simulation object /control_test/uncondbranch was not found in the design.
WARNING: Simulation object /control_test/branch was not found in the design.
WARNING: Simulation object /control_test/mem_read was not found in the design.
WARNING: Simulation object /control_test/mem_to_reg was not found in the design.
WARNING: Simulation object /control_test/alu_op was not found in the design.
WARNING: Simulation object /control_test/mem_write was not found in the design.
WARNING: Simulation object /control_test/alu_src was not found in the design.
WARNING: Simulation object /control_test/reg_write was not found in the design.
WARNING: Simulation object /control_test/er_reg2_loc was not found in the design.
WARNING: Simulation object /control_test/er_uncondbranch was not found in the design.
WARNING: Simulation object /control_test/er_branch was not found in the design.
WARNING: Simulation object /control_test/er_mem_read was not found in the design.
WARNING: Simulation object /control_test/er_mem_to_reg was not found in the design.
WARNING: Simulation object /control_test/er_alu_op was not found in the design.
WARNING: Simulation object /control_test/er_mem_write was not found in the design.
WARNING: Simulation object /control_test/er_alu_src was not found in the design.
WARNING: Simulation object /control_test/er_reg_write was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/sign_extender_test_behav.wcfg
WARNING: Simulation object /sign_extender_test/tc was not found in the design.
WARNING: Simulation object /sign_extender_test/ts was not found in the design.
WARNING: Simulation object /sign_extender_test/instruction was not found in the design.
WARNING: Simulation object /sign_extender_test/sign_extended_output was not found in the design.
WARNING: Simulation object /sign_extender_test/er_sign_extended_output was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iDecode_test_behav.wcfg
WARNING: Simulation object /iDecode_test/tc was not found in the design.
WARNING: Simulation object /iDecode_test/ts was not found in the design.
WARNING: Simulation object /iDecode_test/clk was not found in the design.
WARNING: Simulation object /iDecode_test/read_clk was not found in the design.
WARNING: Simulation object /iDecode_test/write_clk was not found in the design.
WARNING: Simulation object /iDecode_test/instruction was not found in the design.
WARNING: Simulation object /iDecode_test/write_data was not found in the design.
WARNING: Simulation object /iDecode_test/sign_extended_output was not found in the design.
WARNING: Simulation object /iDecode_test/reg2_loc was not found in the design.
WARNING: Simulation object /iDecode_test/uncondbranch was not found in the design.
WARNING: Simulation object /iDecode_test/branch was not found in the design.
WARNING: Simulation object /iDecode_test/mem_read was not found in the design.
WARNING: Simulation object /iDecode_test/mem_to_reg was not found in the design.
WARNING: Simulation object /iDecode_test/alu_op was not found in the design.
WARNING: Simulation object /iDecode_test/mem_write was not found in the design.
WARNING: Simulation object /iDecode_test/alu_src was not found in the design.
WARNING: Simulation object /iDecode_test/reg_write was not found in the design.
WARNING: Simulation object /iDecode_test/read_data1 was not found in the design.
WARNING: Simulation object /iDecode_test/read_data2 was not found in the design.
WARNING: Simulation object /iDecode_test/opcode was not found in the design.
WARNING: Simulation object /iDecode_test/er_uncondbranch was not found in the design.
WARNING: Simulation object /iDecode_test/er_reg2_loc was not found in the design.
WARNING: Simulation object /iDecode_test/er_branch was not found in the design.
WARNING: Simulation object /iDecode_test/er_mem_read was not found in the design.
WARNING: Simulation object /iDecode_test/er_mem_to_reg was not found in the design.
WARNING: Simulation object /iDecode_test/er_alu_op was not found in the design.
WARNING: Simulation object /iDecode_test/er_mem_write was not found in the design.
WARNING: Simulation object /iDecode_test/er_alu_src was not found in the design.
WARNING: Simulation object /iDecode_test/er_reg_write was not found in the design.
WARNING: Simulation object /iDecode_test/er_sign_extended_output was not found in the design.
WARNING: Simulation object /iDecode_test/er_read_data1 was not found in the design.
WARNING: Simulation object /iDecode_test/er_read_data2 was not found in the design.
WARNING: Simulation object /iDecode_test/er_opcode was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/fd_integration_behav.wcfg
WARNING: Simulation object /fd_integration/tc was not found in the design.
WARNING: Simulation object /fd_integration/ts was not found in the design.
WARNING: Simulation object /fd_integration/clk was not found in the design.
WARNING: Simulation object /fd_integration/reset was not found in the design.
WARNING: Simulation object /fd_integration/pc_src was not found in the design.
WARNING: Simulation object /fd_integration/branch_target was not found in the design.
WARNING: Simulation object /fd_integration/cur_pc was not found in the design.
WARNING: Simulation object /fd_integration/instruction was not found in the design.
WARNING: Simulation object /fd_integration/er_instruction was not found in the design.
WARNING: Simulation object /fd_integration/er_cur_pc was not found in the design.
WARNING: Simulation object /fd_integration/decode_clk was not found in the design.
WARNING: Simulation object /fd_integration/read_clk was not found in the design.
WARNING: Simulation object /fd_integration/write_clk was not found in the design.
WARNING: Simulation object /fd_integration/write_data was not found in the design.
WARNING: Simulation object /fd_integration/sign_extended_output was not found in the design.
WARNING: Simulation object /fd_integration/reg2_loc was not found in the design.
WARNING: Simulation object /fd_integration/uncondbranch was not found in the design.
WARNING: Simulation object /fd_integration/branch was not found in the design.
WARNING: Simulation object /fd_integration/mem_read was not found in the design.
WARNING: Simulation object /fd_integration/mem_to_reg was not found in the design.
WARNING: Simulation object /fd_integration/alu_op was not found in the design.
WARNING: Simulation object /fd_integration/mem_write was not found in the design.
WARNING: Simulation object /fd_integration/alu_src was not found in the design.
WARNING: Simulation object /fd_integration/reg_write was not found in the design.
WARNING: Simulation object /fd_integration/read_data1 was not found in the design.
WARNING: Simulation object /fd_integration/read_data2 was not found in the design.
WARNING: Simulation object /fd_integration/opcode was not found in the design.
WARNING: Simulation object /fd_integration/er_uncondbranch was not found in the design.
WARNING: Simulation object /fd_integration/er_reg2_loc was not found in the design.
WARNING: Simulation object /fd_integration/er_branch was not found in the design.
WARNING: Simulation object /fd_integration/er_mem_read was not found in the design.
WARNING: Simulation object /fd_integration/er_mem_to_reg was not found in the design.
WARNING: Simulation object /fd_integration/er_alu_op was not found in the design.
WARNING: Simulation object /fd_integration/er_mem_write was not found in the design.
WARNING: Simulation object /fd_integration/er_alu_src was not found in the design.
WARNING: Simulation object /fd_integration/er_reg_write was not found in the design.
WARNING: Simulation object /fd_integration/er_sign_extended_output was not found in the design.
WARNING: Simulation object /fd_integration/er_read_data1 was not found in the design.
WARNING: Simulation object /fd_integration/er_read_data2 was not found in the design.
WARNING: Simulation object /fd_integration/er_opcode was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/alu_test_behav.wcfg
WARNING: Simulation object /alu_test/tc was not found in the design.
WARNING: Simulation object /alu_test/ts was not found in the design.
WARNING: Simulation object /alu_test/a was not found in the design.
WARNING: Simulation object /alu_test/b was not found in the design.
WARNING: Simulation object /alu_test/alu_control was not found in the design.
WARNING: Simulation object /alu_test/alu_result was not found in the design.
WARNING: Simulation object /alu_test/zero was not found in the design.
WARNING: Simulation object /alu_test/er_alu_result was not found in the design.
WARNING: Simulation object /alu_test/er_zero was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/alu_control_test_behav.wcfg
WARNING: Simulation object /alu_control_test/tc was not found in the design.
WARNING: Simulation object /alu_control_test/ts was not found in the design.
WARNING: Simulation object /alu_control_test/alu_op was not found in the design.
WARNING: Simulation object /alu_control_test/opcode was not found in the design.
WARNING: Simulation object /alu_control_test/alu_control was not found in the design.
WARNING: Simulation object /alu_control_test/er_alu_control was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iExecute_test_behav.wcfg
WARNING: Simulation object /iExecute_test/tc was not found in the design.
WARNING: Simulation object /iExecute_test/ts was not found in the design.
WARNING: Simulation object /iExecute_test/cur_pc was not found in the design.
WARNING: Simulation object /iExecute_test/read_data1 was not found in the design.
WARNING: Simulation object /iExecute_test/read_data2 was not found in the design.
WARNING: Simulation object /iExecute_test/sign_extended_output was not found in the design.
WARNING: Simulation object /iExecute_test/branch_target was not found in the design.
WARNING: Simulation object /iExecute_test/alu_result was not found in the design.
WARNING: Simulation object /iExecute_test/zero was not found in the design.
WARNING: Simulation object /iExecute_test/alu_op was not found in the design.
WARNING: Simulation object /iExecute_test/opcode was not found in the design.
WARNING: Simulation object /iExecute_test/alu_src was not found in the design.
WARNING: Simulation object /iExecute_test/er_branch_target was not found in the design.
WARNING: Simulation object /iExecute_test/er_alu_result was not found in the design.
WARNING: Simulation object /iExecute_test/er_zero was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/fde_integration_behav.wcfg
WARNING: Simulation object /fde_integration/tc was not found in the design.
WARNING: Simulation object /fde_integration/ts was not found in the design.
WARNING: Simulation object /fde_integration/clk was not found in the design.
WARNING: Simulation object /fde_integration/reset was not found in the design.
WARNING: Simulation object /fde_integration/pc_src was not found in the design.
WARNING: Simulation object /fde_integration/branch_target was not found in the design.
WARNING: Simulation object /fde_integration/cur_pc was not found in the design.
WARNING: Simulation object /fde_integration/instruction was not found in the design.
WARNING: Simulation object /fde_integration/er_instruction was not found in the design.
WARNING: Simulation object /fde_integration/er_cur_pc was not found in the design.
WARNING: Simulation object /fde_integration/decode_clk was not found in the design.
WARNING: Simulation object /fde_integration/read_clk was not found in the design.
WARNING: Simulation object /fde_integration/write_clk was not found in the design.
WARNING: Simulation object /fde_integration/write_data was not found in the design.
WARNING: Simulation object /fde_integration/sign_extended_output was not found in the design.
WARNING: Simulation object /fde_integration/reg2_loc was not found in the design.
WARNING: Simulation object /fde_integration/uncondbranch was not found in the design.
WARNING: Simulation object /fde_integration/branch was not found in the design.
WARNING: Simulation object /fde_integration/mem_read was not found in the design.
WARNING: Simulation object /fde_integration/mem_to_reg was not found in the design.
WARNING: Simulation object /fde_integration/alu_op was not found in the design.
WARNING: Simulation object /fde_integration/mem_write was not found in the design.
WARNING: Simulation object /fde_integration/alu_src was not found in the design.
WARNING: Simulation object /fde_integration/reg_write was not found in the design.
WARNING: Simulation object /fde_integration/read_data1 was not found in the design.
WARNING: Simulation object /fde_integration/read_data2 was not found in the design.
WARNING: Simulation object /fde_integration/iD/X_REG/read_register2 was not found in the design.
WARNING: Simulation object /fde_integration/opcode was not found in the design.
WARNING: Simulation object /fde_integration/er_uncondbranch was not found in the design.
WARNING: Simulation object /fde_integration/er_reg2_loc was not found in the design.
WARNING: Simulation object /fde_integration/er_branch was not found in the design.
WARNING: Simulation object /fde_integration/er_mem_read was not found in the design.
WARNING: Simulation object /fde_integration/er_mem_to_reg was not found in the design.
WARNING: Simulation object /fde_integration/er_alu_op was not found in the design.
WARNING: Simulation object /fde_integration/er_mem_write was not found in the design.
WARNING: Simulation object /fde_integration/er_alu_src was not found in the design.
WARNING: Simulation object /fde_integration/er_reg_write was not found in the design.
WARNING: Simulation object /fde_integration/er_sign_extended_output was not found in the design.
WARNING: Simulation object /fde_integration/er_read_data1 was not found in the design.
WARNING: Simulation object /fde_integration/er_read_data2 was not found in the design.
WARNING: Simulation object /fde_integration/er_opcode was not found in the design.
WARNING: Simulation object /fde_integration/alu_result was not found in the design.
WARNING: Simulation object /fde_integration/zero was not found in the design.
WARNING: Simulation object /fde_integration/er_branch_target was not found in the design.
WARNING: Simulation object /fde_integration/er_alu_result was not found in the design.
WARNING: Simulation object /fde_integration/er_zero was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iMemory_test_behav.wcfg
WARNING: Simulation object /iMemory_test/tc was not found in the design.
WARNING: Simulation object /iMemory_test/ts was not found in the design.
WARNING: Simulation object /iMemory_test/uncondbranch was not found in the design.
WARNING: Simulation object /iMemory_test/branch was not found in the design.
WARNING: Simulation object /iMemory_test/clk was not found in the design.
WARNING: Simulation object /iMemory_test/zero was not found in the design.
WARNING: Simulation object /iMemory_test/mem_read was not found in the design.
WARNING: Simulation object /iMemory_test/mem_write was not found in the design.
WARNING: Simulation object /iMemory_test/mem_write_data was not found in the design.
WARNING: Simulation object /iMemory_test/pc_src was not found in the design.
WARNING: Simulation object /iMemory_test/mem_read_data was not found in the design.
WARNING: Simulation object /iMemory_test/address was not found in the design.
WARNING: Simulation object /iMemory_test/er_mem_read_data was not found in the design.
WARNING: Simulation object /iMemory_test/er_pc_src was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/datapath_behav.wcfg
WARNING: Simulation object /datapath/tc was not found in the design.
WARNING: Simulation object /datapath/ts was not found in the design.
WARNING: Simulation object /datapath/clk was not found in the design.
WARNING: Simulation object /datapath/reset was not found in the design.
WARNING: Simulation object /datapath/pc_src was not found in the design.
WARNING: Simulation object /datapath/pc_src_tmp was not found in the design.
WARNING: Simulation object /datapath/branch_target was not found in the design.
WARNING: Simulation object /datapath/cur_pc was not found in the design.
WARNING: Simulation object /datapath/instruction was not found in the design.
WARNING: Simulation object /datapath/er_instruction was not found in the design.
WARNING: Simulation object /datapath/er_cur_pc was not found in the design.
WARNING: Simulation object /datapath/decode_clk was not found in the design.
WARNING: Simulation object /datapath/read_clk was not found in the design.
WARNING: Simulation object /datapath/write_clk was not found in the design.
WARNING: Simulation object /datapath/write_data was not found in the design.
WARNING: Simulation object /datapath/sign_extended_output was not found in the design.
WARNING: Simulation object /datapath/reg2_loc was not found in the design.
WARNING: Simulation object /datapath/uncondbranch was not found in the design.
WARNING: Simulation object /datapath/branch was not found in the design.
WARNING: Simulation object /datapath/mem_read was not found in the design.
WARNING: Simulation object /datapath/mem_to_reg was not found in the design.
WARNING: Simulation object /datapath/alu_op was not found in the design.
WARNING: Simulation object /datapath/mem_write was not found in the design.
WARNING: Simulation object /datapath/alu_src was not found in the design.
WARNING: Simulation object /datapath/reg_write was not found in the design.
WARNING: Simulation object /datapath/read_data1 was not found in the design.
WARNING: Simulation object /datapath/read_data2 was not found in the design.
WARNING: Simulation object /datapath/opcode was not found in the design.
WARNING: Simulation object /datapath/er_uncondbranch was not found in the design.
WARNING: Simulation object /datapath/er_reg2_loc was not found in the design.
WARNING: Simulation object /datapath/er_branch was not found in the design.
WARNING: Simulation object /datapath/er_mem_read was not found in the design.
WARNING: Simulation object /datapath/er_mem_to_reg was not found in the design.
WARNING: Simulation object /datapath/er_alu_op was not found in the design.
WARNING: Simulation object /datapath/er_mem_write was not found in the design.
WARNING: Simulation object /datapath/er_alu_src was not found in the design.
WARNING: Simulation object /datapath/er_reg_write was not found in the design.
WARNING: Simulation object /datapath/er_sign_extended_output was not found in the design.
WARNING: Simulation object /datapath/er_read_data1 was not found in the design.
WARNING: Simulation object /datapath/er_read_data2 was not found in the design.
WARNING: Simulation object /datapath/er_opcode was not found in the design.
WARNING: Simulation object /datapath/alu_result was not found in the design.
WARNING: Simulation object /datapath/zero was not found in the design.
WARNING: Simulation object /datapath/er_branch_target was not found in the design.
WARNING: Simulation object /datapath/er_alu_result was not found in the design.
WARNING: Simulation object /datapath/er_zero was not found in the design.
WARNING: Simulation object /datapath/data_clk was not found in the design.
WARNING: Simulation object /datapath/mem_read_data was not found in the design.
WARNING: Simulation object /datapath/er_mem_read_data was not found in the design.
WARNING: Simulation object /datapath/er_pc_src was not found in the design.
WARNING: Simulation object /datapath/er_write_data was not found in the design.
source division.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 0
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 1
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 2
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 3
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 4
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 5
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 6
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 7
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 8

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 57/8
--- Step 1: Fail: |read_data2| time = 355 ns | er = 7 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
INFO: [USF-XSim-96] XSim completed. Design snapshot 'division_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1570.828 ; gain = 33.383
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'division' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iExecute
INFO: [VRFC 10-2458] undeclared symbol ALU_Cont_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:62]
WARNING: [VRFC 10-2938] 'ALU_Cont_wire' is already implicitly declared on line 62 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iFetch
INFO: [VRFC 10-2458] undeclared symbol add_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:37]
INFO: [VRFC 10-2458] undeclared symbol mux_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:40]
INFO: [VRFC 10-2458] undeclared symbol pc_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:47]
WARNING: [VRFC 10-2938] 'add_out_wire' is already implicitly declared on line 37 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:64]
WARNING: [VRFC 10-2938] 'pc_out_wire' is already implicitly declared on line 47 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:65]
WARNING: [VRFC 10-2938] 'mux_out_wire' is already implicitly declared on line 40 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/iWriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iWriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:63]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 63 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:73]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=6)
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.glbl
Built simulation snapshot division_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: Simulation object /division/pc_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /division/instr_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /division/sign_extended_output_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /division/reg2_loc_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /division/uncondbranch_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /division/branch_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /division/mem_read_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /division/mem_to_reg_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /division/alu_op_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /division/mem_write_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /division/alu_src_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /division/reg_write_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /division/read_data1_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /division/read_data2_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /division/opcode_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /division/mem_read_data_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /division/pc_src_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /division/write_data_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /division/branch_target_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /division/alu_result_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /division/zero_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 0
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 1
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 2
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 3
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 4
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 5
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 6
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 7
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 8

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 57/8
--- Step 1: Fail: |read_data2| time = 355 ns | er = 7 | ar = 0 | er_bits = 64 | ar_bits = 64 ---
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1643.516 ; gain = 1.812
save_wave_config {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/division_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/division_behav.wcfg
set_property xsim.view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/register_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/adder_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/mux_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_mem_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iFetch_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_parse_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/regfile_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/control_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/sign_extender_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iDecode_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/fd_integration_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/alu_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/alu_control_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iExecute_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/fde_integration_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iMemory_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/datapath_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/datapath_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/division_behav.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'division' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iExecute
INFO: [VRFC 10-2458] undeclared symbol ALU_Cont_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:62]
WARNING: [VRFC 10-2938] 'ALU_Cont_wire' is already implicitly declared on line 62 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iFetch
INFO: [VRFC 10-2458] undeclared symbol add_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:37]
INFO: [VRFC 10-2458] undeclared symbol mux_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:40]
INFO: [VRFC 10-2458] undeclared symbol pc_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:47]
WARNING: [VRFC 10-2938] 'add_out_wire' is already implicitly declared on line 37 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:64]
WARNING: [VRFC 10-2938] 'pc_out_wire' is already implicitly declared on line 47 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:65]
WARNING: [VRFC 10-2938] 'mux_out_wire' is already implicitly declared on line 40 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/iWriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iWriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:63]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 63 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:73]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=6)
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.glbl
Built simulation snapshot division_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "division_behav -key {Behavioral:sim_1:Functional:division} -tclbatch {division.tcl} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/register_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/adder_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/mux_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_mem_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iFetch_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_parse_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/regfile_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/control_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/sign_extender_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iDecode_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/fd_integration_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/alu_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/alu_control_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iExecute_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/fde_integration_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iMemory_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/datapath_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/division_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/register_test_behav.wcfg
WARNING: Simulation object /register_test/tc was not found in the design.
WARNING: Simulation object /register_test/ts was not found in the design.
WARNING: Simulation object /register_test/clk was not found in the design.
WARNING: Simulation object /register_test/rst was not found in the design.
WARNING: Simulation object /register_test/d was not found in the design.
WARNING: Simulation object /register_test/er_q was not found in the design.
WARNING: Simulation object /register_test/q was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/adder_test_behav.wcfg
WARNING: Simulation object /adder_test/a was not found in the design.
WARNING: Simulation object /adder_test/b was not found in the design.
WARNING: Simulation object /adder_test/sum was not found in the design.
WARNING: Simulation object /adder_test/er_sum was not found in the design.
WARNING: Simulation object /adder_test/tc was not found in the design.
WARNING: Simulation object /adder_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/mux_test_behav.wcfg
WARNING: Simulation object /mux_test/a_64 was not found in the design.
WARNING: Simulation object /mux_test/b_64 was not found in the design.
WARNING: Simulation object /mux_test/ctl was not found in the design.
WARNING: Simulation object /mux_test/out_64 was not found in the design.
WARNING: Simulation object /mux_test/a_5 was not found in the design.
WARNING: Simulation object /mux_test/b_5 was not found in the design.
WARNING: Simulation object /mux_test/out_5 was not found in the design.
WARNING: Simulation object /mux_test/er_out_64 was not found in the design.
WARNING: Simulation object /mux_test/er_out_5 was not found in the design.
WARNING: Simulation object /mux_test/tc was not found in the design.
WARNING: Simulation object /mux_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_mem_test_behav.wcfg
WARNING: Simulation object /instr_mem_test/clk was not found in the design.
WARNING: Simulation object /instr_mem_test/pc was not found in the design.
WARNING: Simulation object /instr_mem_test/instr was not found in the design.
WARNING: Simulation object /instr_mem_test/er was not found in the design.
WARNING: Simulation object /instr_mem_test/tc was not found in the design.
WARNING: Simulation object /instr_mem_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iFetch_test_behav.wcfg
WARNING: Simulation object /iFetch_test/clk was not found in the design.
WARNING: Simulation object /iFetch_test/reset was not found in the design.
WARNING: Simulation object /iFetch_test/pc_src was not found in the design.
WARNING: Simulation object /iFetch_test/branch_target was not found in the design.
WARNING: Simulation object /iFetch_test/cur_pc was not found in the design.
WARNING: Simulation object /iFetch_test/er_cur_pc was not found in the design.
WARNING: Simulation object /iFetch_test/instruction was not found in the design.
WARNING: Simulation object /iFetch_test/er_instruction was not found in the design.
WARNING: Simulation object /iFetch_test/ts was not found in the design.
WARNING: Simulation object /iFetch_test/tc was not found in the design.
WARNING: Simulation object /iFetch_test/clk_plus_1 was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_parse_test_behav.wcfg
WARNING: Simulation object /instr_parse_test/tc was not found in the design.
WARNING: Simulation object /instr_parse_test/instruction was not found in the design.
WARNING: Simulation object /instr_parse_test/ts was not found in the design.
WARNING: Simulation object /instr_parse_test/er_opcode was not found in the design.
WARNING: Simulation object /instr_parse_test/opcode was not found in the design.
WARNING: Simulation object /instr_parse_test/er_address was not found in the design.
WARNING: Simulation object /instr_parse_test/address was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rm_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rm_num was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rn_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rn_num was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rd_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rd_num was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/regfile_test_behav.wcfg
WARNING: Simulation object /regfile_test/read_clk was not found in the design.
WARNING: Simulation object /regfile_test/write_clk was not found in the design.
WARNING: Simulation object /regfile_test/read_register1 was not found in the design.
WARNING: Simulation object /regfile_test/read_register2 was not found in the design.
WARNING: Simulation object /regfile_test/write_register was not found in the design.
WARNING: Simulation object /regfile_test/write_data was not found in the design.
WARNING: Simulation object /regfile_test/reg_write was not found in the design.
WARNING: Simulation object /regfile_test/read_data1 was not found in the design.
WARNING: Simulation object /regfile_test/er_read_data1 was not found in the design.
WARNING: Simulation object /regfile_test/read_data2 was not found in the design.
WARNING: Simulation object /regfile_test/er_read_data2 was not found in the design.
WARNING: Simulation object /regfile_test/tc was not found in the design.
WARNING: Simulation object /regfile_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/control_test_behav.wcfg
WARNING: Simulation object /control_test/tc was not found in the design.
WARNING: Simulation object /control_test/ts was not found in the design.
WARNING: Simulation object /control_test/opcode was not found in the design.
WARNING: Simulation object /control_test/reg2_loc was not found in the design.
WARNING: Simulation object /control_test/uncondbranch was not found in the design.
WARNING: Simulation object /control_test/branch was not found in the design.
WARNING: Simulation object /control_test/mem_read was not found in the design.
WARNING: Simulation object /control_test/mem_to_reg was not found in the design.
WARNING: Simulation object /control_test/alu_op was not found in the design.
WARNING: Simulation object /control_test/mem_write was not found in the design.
WARNING: Simulation object /control_test/alu_src was not found in the design.
WARNING: Simulation object /control_test/reg_write was not found in the design.
WARNING: Simulation object /control_test/er_reg2_loc was not found in the design.
WARNING: Simulation object /control_test/er_uncondbranch was not found in the design.
WARNING: Simulation object /control_test/er_branch was not found in the design.
WARNING: Simulation object /control_test/er_mem_read was not found in the design.
WARNING: Simulation object /control_test/er_mem_to_reg was not found in the design.
WARNING: Simulation object /control_test/er_alu_op was not found in the design.
WARNING: Simulation object /control_test/er_mem_write was not found in the design.
WARNING: Simulation object /control_test/er_alu_src was not found in the design.
WARNING: Simulation object /control_test/er_reg_write was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/sign_extender_test_behav.wcfg
WARNING: Simulation object /sign_extender_test/tc was not found in the design.
WARNING: Simulation object /sign_extender_test/ts was not found in the design.
WARNING: Simulation object /sign_extender_test/instruction was not found in the design.
WARNING: Simulation object /sign_extender_test/sign_extended_output was not found in the design.
WARNING: Simulation object /sign_extender_test/er_sign_extended_output was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iDecode_test_behav.wcfg
WARNING: Simulation object /iDecode_test/tc was not found in the design.
WARNING: Simulation object /iDecode_test/ts was not found in the design.
WARNING: Simulation object /iDecode_test/clk was not found in the design.
WARNING: Simulation object /iDecode_test/read_clk was not found in the design.
WARNING: Simulation object /iDecode_test/write_clk was not found in the design.
WARNING: Simulation object /iDecode_test/instruction was not found in the design.
WARNING: Simulation object /iDecode_test/write_data was not found in the design.
WARNING: Simulation object /iDecode_test/sign_extended_output was not found in the design.
WARNING: Simulation object /iDecode_test/reg2_loc was not found in the design.
WARNING: Simulation object /iDecode_test/uncondbranch was not found in the design.
WARNING: Simulation object /iDecode_test/branch was not found in the design.
WARNING: Simulation object /iDecode_test/mem_read was not found in the design.
WARNING: Simulation object /iDecode_test/mem_to_reg was not found in the design.
WARNING: Simulation object /iDecode_test/alu_op was not found in the design.
WARNING: Simulation object /iDecode_test/mem_write was not found in the design.
WARNING: Simulation object /iDecode_test/alu_src was not found in the design.
WARNING: Simulation object /iDecode_test/reg_write was not found in the design.
WARNING: Simulation object /iDecode_test/read_data1 was not found in the design.
WARNING: Simulation object /iDecode_test/read_data2 was not found in the design.
WARNING: Simulation object /iDecode_test/opcode was not found in the design.
WARNING: Simulation object /iDecode_test/er_uncondbranch was not found in the design.
WARNING: Simulation object /iDecode_test/er_reg2_loc was not found in the design.
WARNING: Simulation object /iDecode_test/er_branch was not found in the design.
WARNING: Simulation object /iDecode_test/er_mem_read was not found in the design.
WARNING: Simulation object /iDecode_test/er_mem_to_reg was not found in the design.
WARNING: Simulation object /iDecode_test/er_alu_op was not found in the design.
WARNING: Simulation object /iDecode_test/er_mem_write was not found in the design.
WARNING: Simulation object /iDecode_test/er_alu_src was not found in the design.
WARNING: Simulation object /iDecode_test/er_reg_write was not found in the design.
WARNING: Simulation object /iDecode_test/er_sign_extended_output was not found in the design.
WARNING: Simulation object /iDecode_test/er_read_data1 was not found in the design.
WARNING: Simulation object /iDecode_test/er_read_data2 was not found in the design.
WARNING: Simulation object /iDecode_test/er_opcode was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/fd_integration_behav.wcfg
WARNING: Simulation object /fd_integration/tc was not found in the design.
WARNING: Simulation object /fd_integration/ts was not found in the design.
WARNING: Simulation object /fd_integration/clk was not found in the design.
WARNING: Simulation object /fd_integration/reset was not found in the design.
WARNING: Simulation object /fd_integration/pc_src was not found in the design.
WARNING: Simulation object /fd_integration/branch_target was not found in the design.
WARNING: Simulation object /fd_integration/cur_pc was not found in the design.
WARNING: Simulation object /fd_integration/instruction was not found in the design.
WARNING: Simulation object /fd_integration/er_instruction was not found in the design.
WARNING: Simulation object /fd_integration/er_cur_pc was not found in the design.
WARNING: Simulation object /fd_integration/decode_clk was not found in the design.
WARNING: Simulation object /fd_integration/read_clk was not found in the design.
WARNING: Simulation object /fd_integration/write_clk was not found in the design.
WARNING: Simulation object /fd_integration/write_data was not found in the design.
WARNING: Simulation object /fd_integration/sign_extended_output was not found in the design.
WARNING: Simulation object /fd_integration/reg2_loc was not found in the design.
WARNING: Simulation object /fd_integration/uncondbranch was not found in the design.
WARNING: Simulation object /fd_integration/branch was not found in the design.
WARNING: Simulation object /fd_integration/mem_read was not found in the design.
WARNING: Simulation object /fd_integration/mem_to_reg was not found in the design.
WARNING: Simulation object /fd_integration/alu_op was not found in the design.
WARNING: Simulation object /fd_integration/mem_write was not found in the design.
WARNING: Simulation object /fd_integration/alu_src was not found in the design.
WARNING: Simulation object /fd_integration/reg_write was not found in the design.
WARNING: Simulation object /fd_integration/read_data1 was not found in the design.
WARNING: Simulation object /fd_integration/read_data2 was not found in the design.
WARNING: Simulation object /fd_integration/opcode was not found in the design.
WARNING: Simulation object /fd_integration/er_uncondbranch was not found in the design.
WARNING: Simulation object /fd_integration/er_reg2_loc was not found in the design.
WARNING: Simulation object /fd_integration/er_branch was not found in the design.
WARNING: Simulation object /fd_integration/er_mem_read was not found in the design.
WARNING: Simulation object /fd_integration/er_mem_to_reg was not found in the design.
WARNING: Simulation object /fd_integration/er_alu_op was not found in the design.
WARNING: Simulation object /fd_integration/er_mem_write was not found in the design.
WARNING: Simulation object /fd_integration/er_alu_src was not found in the design.
WARNING: Simulation object /fd_integration/er_reg_write was not found in the design.
WARNING: Simulation object /fd_integration/er_sign_extended_output was not found in the design.
WARNING: Simulation object /fd_integration/er_read_data1 was not found in the design.
WARNING: Simulation object /fd_integration/er_read_data2 was not found in the design.
WARNING: Simulation object /fd_integration/er_opcode was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/alu_test_behav.wcfg
WARNING: Simulation object /alu_test/tc was not found in the design.
WARNING: Simulation object /alu_test/ts was not found in the design.
WARNING: Simulation object /alu_test/a was not found in the design.
WARNING: Simulation object /alu_test/b was not found in the design.
WARNING: Simulation object /alu_test/alu_control was not found in the design.
WARNING: Simulation object /alu_test/alu_result was not found in the design.
WARNING: Simulation object /alu_test/zero was not found in the design.
WARNING: Simulation object /alu_test/er_alu_result was not found in the design.
WARNING: Simulation object /alu_test/er_zero was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/alu_control_test_behav.wcfg
WARNING: Simulation object /alu_control_test/tc was not found in the design.
WARNING: Simulation object /alu_control_test/ts was not found in the design.
WARNING: Simulation object /alu_control_test/alu_op was not found in the design.
WARNING: Simulation object /alu_control_test/opcode was not found in the design.
WARNING: Simulation object /alu_control_test/alu_control was not found in the design.
WARNING: Simulation object /alu_control_test/er_alu_control was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iExecute_test_behav.wcfg
WARNING: Simulation object /iExecute_test/tc was not found in the design.
WARNING: Simulation object /iExecute_test/ts was not found in the design.
WARNING: Simulation object /iExecute_test/cur_pc was not found in the design.
WARNING: Simulation object /iExecute_test/read_data1 was not found in the design.
WARNING: Simulation object /iExecute_test/read_data2 was not found in the design.
WARNING: Simulation object /iExecute_test/sign_extended_output was not found in the design.
WARNING: Simulation object /iExecute_test/branch_target was not found in the design.
WARNING: Simulation object /iExecute_test/alu_result was not found in the design.
WARNING: Simulation object /iExecute_test/zero was not found in the design.
WARNING: Simulation object /iExecute_test/alu_op was not found in the design.
WARNING: Simulation object /iExecute_test/opcode was not found in the design.
WARNING: Simulation object /iExecute_test/alu_src was not found in the design.
WARNING: Simulation object /iExecute_test/er_branch_target was not found in the design.
WARNING: Simulation object /iExecute_test/er_alu_result was not found in the design.
WARNING: Simulation object /iExecute_test/er_zero was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/fde_integration_behav.wcfg
WARNING: Simulation object /fde_integration/tc was not found in the design.
WARNING: Simulation object /fde_integration/ts was not found in the design.
WARNING: Simulation object /fde_integration/clk was not found in the design.
WARNING: Simulation object /fde_integration/reset was not found in the design.
WARNING: Simulation object /fde_integration/pc_src was not found in the design.
WARNING: Simulation object /fde_integration/branch_target was not found in the design.
WARNING: Simulation object /fde_integration/cur_pc was not found in the design.
WARNING: Simulation object /fde_integration/instruction was not found in the design.
WARNING: Simulation object /fde_integration/er_instruction was not found in the design.
WARNING: Simulation object /fde_integration/er_cur_pc was not found in the design.
WARNING: Simulation object /fde_integration/decode_clk was not found in the design.
WARNING: Simulation object /fde_integration/read_clk was not found in the design.
WARNING: Simulation object /fde_integration/write_clk was not found in the design.
WARNING: Simulation object /fde_integration/write_data was not found in the design.
WARNING: Simulation object /fde_integration/sign_extended_output was not found in the design.
WARNING: Simulation object /fde_integration/reg2_loc was not found in the design.
WARNING: Simulation object /fde_integration/uncondbranch was not found in the design.
WARNING: Simulation object /fde_integration/branch was not found in the design.
WARNING: Simulation object /fde_integration/mem_read was not found in the design.
WARNING: Simulation object /fde_integration/mem_to_reg was not found in the design.
WARNING: Simulation object /fde_integration/alu_op was not found in the design.
WARNING: Simulation object /fde_integration/mem_write was not found in the design.
WARNING: Simulation object /fde_integration/alu_src was not found in the design.
WARNING: Simulation object /fde_integration/reg_write was not found in the design.
WARNING: Simulation object /fde_integration/read_data1 was not found in the design.
WARNING: Simulation object /fde_integration/read_data2 was not found in the design.
WARNING: Simulation object /fde_integration/iD/X_REG/read_register2 was not found in the design.
WARNING: Simulation object /fde_integration/opcode was not found in the design.
WARNING: Simulation object /fde_integration/er_uncondbranch was not found in the design.
WARNING: Simulation object /fde_integration/er_reg2_loc was not found in the design.
WARNING: Simulation object /fde_integration/er_branch was not found in the design.
WARNING: Simulation object /fde_integration/er_mem_read was not found in the design.
WARNING: Simulation object /fde_integration/er_mem_to_reg was not found in the design.
WARNING: Simulation object /fde_integration/er_alu_op was not found in the design.
WARNING: Simulation object /fde_integration/er_mem_write was not found in the design.
WARNING: Simulation object /fde_integration/er_alu_src was not found in the design.
WARNING: Simulation object /fde_integration/er_reg_write was not found in the design.
WARNING: Simulation object /fde_integration/er_sign_extended_output was not found in the design.
WARNING: Simulation object /fde_integration/er_read_data1 was not found in the design.
WARNING: Simulation object /fde_integration/er_read_data2 was not found in the design.
WARNING: Simulation object /fde_integration/er_opcode was not found in the design.
WARNING: Simulation object /fde_integration/alu_result was not found in the design.
WARNING: Simulation object /fde_integration/zero was not found in the design.
WARNING: Simulation object /fde_integration/er_branch_target was not found in the design.
WARNING: Simulation object /fde_integration/er_alu_result was not found in the design.
WARNING: Simulation object /fde_integration/er_zero was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iMemory_test_behav.wcfg
WARNING: Simulation object /iMemory_test/tc was not found in the design.
WARNING: Simulation object /iMemory_test/ts was not found in the design.
WARNING: Simulation object /iMemory_test/uncondbranch was not found in the design.
WARNING: Simulation object /iMemory_test/branch was not found in the design.
WARNING: Simulation object /iMemory_test/clk was not found in the design.
WARNING: Simulation object /iMemory_test/zero was not found in the design.
WARNING: Simulation object /iMemory_test/mem_read was not found in the design.
WARNING: Simulation object /iMemory_test/mem_write was not found in the design.
WARNING: Simulation object /iMemory_test/mem_write_data was not found in the design.
WARNING: Simulation object /iMemory_test/pc_src was not found in the design.
WARNING: Simulation object /iMemory_test/mem_read_data was not found in the design.
WARNING: Simulation object /iMemory_test/address was not found in the design.
WARNING: Simulation object /iMemory_test/er_mem_read_data was not found in the design.
WARNING: Simulation object /iMemory_test/er_pc_src was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/datapath_behav.wcfg
WARNING: Simulation object /datapath/tc was not found in the design.
WARNING: Simulation object /datapath/ts was not found in the design.
WARNING: Simulation object /datapath/clk was not found in the design.
WARNING: Simulation object /datapath/reset was not found in the design.
WARNING: Simulation object /datapath/pc_src was not found in the design.
WARNING: Simulation object /datapath/pc_src_tmp was not found in the design.
WARNING: Simulation object /datapath/branch_target was not found in the design.
WARNING: Simulation object /datapath/cur_pc was not found in the design.
WARNING: Simulation object /datapath/instruction was not found in the design.
WARNING: Simulation object /datapath/er_instruction was not found in the design.
WARNING: Simulation object /datapath/er_cur_pc was not found in the design.
WARNING: Simulation object /datapath/decode_clk was not found in the design.
WARNING: Simulation object /datapath/read_clk was not found in the design.
WARNING: Simulation object /datapath/write_clk was not found in the design.
WARNING: Simulation object /datapath/write_data was not found in the design.
WARNING: Simulation object /datapath/sign_extended_output was not found in the design.
WARNING: Simulation object /datapath/reg2_loc was not found in the design.
WARNING: Simulation object /datapath/uncondbranch was not found in the design.
WARNING: Simulation object /datapath/branch was not found in the design.
WARNING: Simulation object /datapath/mem_read was not found in the design.
WARNING: Simulation object /datapath/mem_to_reg was not found in the design.
WARNING: Simulation object /datapath/alu_op was not found in the design.
WARNING: Simulation object /datapath/mem_write was not found in the design.
WARNING: Simulation object /datapath/alu_src was not found in the design.
WARNING: Simulation object /datapath/reg_write was not found in the design.
WARNING: Simulation object /datapath/read_data1 was not found in the design.
WARNING: Simulation object /datapath/read_data2 was not found in the design.
WARNING: Simulation object /datapath/opcode was not found in the design.
WARNING: Simulation object /datapath/er_uncondbranch was not found in the design.
WARNING: Simulation object /datapath/er_reg2_loc was not found in the design.
WARNING: Simulation object /datapath/er_branch was not found in the design.
WARNING: Simulation object /datapath/er_mem_read was not found in the design.
WARNING: Simulation object /datapath/er_mem_to_reg was not found in the design.
WARNING: Simulation object /datapath/er_alu_op was not found in the design.
WARNING: Simulation object /datapath/er_mem_write was not found in the design.
WARNING: Simulation object /datapath/er_alu_src was not found in the design.
WARNING: Simulation object /datapath/er_reg_write was not found in the design.
WARNING: Simulation object /datapath/er_sign_extended_output was not found in the design.
WARNING: Simulation object /datapath/er_read_data1 was not found in the design.
WARNING: Simulation object /datapath/er_read_data2 was not found in the design.
WARNING: Simulation object /datapath/er_opcode was not found in the design.
WARNING: Simulation object /datapath/alu_result was not found in the design.
WARNING: Simulation object /datapath/zero was not found in the design.
WARNING: Simulation object /datapath/er_branch_target was not found in the design.
WARNING: Simulation object /datapath/er_alu_result was not found in the design.
WARNING: Simulation object /datapath/er_zero was not found in the design.
WARNING: Simulation object /datapath/data_clk was not found in the design.
WARNING: Simulation object /datapath/mem_read_data was not found in the design.
WARNING: Simulation object /datapath/er_mem_read_data was not found in the design.
WARNING: Simulation object /datapath/er_pc_src was not found in the design.
WARNING: Simulation object /datapath/er_write_data was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/division_behav.wcfg
source division.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 0
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 1
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 2
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 3
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 4
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 5
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 6
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 7
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 8

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 57/8
--- Step 1: Fail: |read_data2| time = 355 ns | er = 7 | ar = 0 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 0
Fail Count = 1

******* END TEST RESULTS *******

$finish called at time : 355 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" Line 242
INFO: [USF-XSim-96] XSim completed. Design snapshot 'division_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1645.312 ; gain = 1.797
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iExecute
INFO: [VRFC 10-2458] undeclared symbol ALU_Cont_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:62]
WARNING: [VRFC 10-2938] 'ALU_Cont_wire' is already implicitly declared on line 62 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iFetch
INFO: [VRFC 10-2458] undeclared symbol add_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:37]
INFO: [VRFC 10-2458] undeclared symbol mux_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:40]
INFO: [VRFC 10-2458] undeclared symbol pc_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:47]
WARNING: [VRFC 10-2938] 'add_out_wire' is already implicitly declared on line 37 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:64]
WARNING: [VRFC 10-2938] 'pc_out_wire' is already implicitly declared on line 47 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:65]
WARNING: [VRFC 10-2938] 'mux_out_wire' is already implicitly declared on line 40 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/iWriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iWriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:63]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 63 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:73]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=6)
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.glbl
Built simulation snapshot division_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 0
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 1
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 2
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 3
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 4
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 5
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 6
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 7
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 8

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 57/8
--- Step 1: Fail: |read_data2| time = 345 ns | er = 7 | ar = 0 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 0
Fail Count = 1

******* END TEST RESULTS *******

$finish called at time : 345 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" Line 242
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1645.840 ; gain = 0.000
add_bp {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v} 17
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iExecute
INFO: [VRFC 10-2458] undeclared symbol ALU_Cont_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:62]
WARNING: [VRFC 10-2938] 'ALU_Cont_wire' is already implicitly declared on line 62 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iFetch
INFO: [VRFC 10-2458] undeclared symbol add_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:37]
INFO: [VRFC 10-2458] undeclared symbol mux_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:40]
INFO: [VRFC 10-2458] undeclared symbol pc_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:47]
WARNING: [VRFC 10-2938] 'add_out_wire' is already implicitly declared on line 37 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:64]
WARNING: [VRFC 10-2938] 'pc_out_wire' is already implicitly declared on line 47 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:65]
WARNING: [VRFC 10-2938] 'mux_out_wire' is already implicitly declared on line 40 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/iWriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iWriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=6)
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.glbl
Built simulation snapshot division_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 0
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 1
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 2
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 3
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 4
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 5
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 6
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 7
WARNING: Data truncated while reading Datafile: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/testfiles/instrData_division.data, while loading at index: 8

******* BEGIN TEST RESULTS *******

Stopped at time : 6 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v" Line 17
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1660.699 ; gain = 0.000
step
Stopped at time : 6 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v" Line 16
close_sim
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
save_wave_config {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/division_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'division' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iExecute
INFO: [VRFC 10-2458] undeclared symbol ALU_Cont_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:62]
WARNING: [VRFC 10-2938] 'ALU_Cont_wire' is already implicitly declared on line 62 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iFetch
INFO: [VRFC 10-2458] undeclared symbol add_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:37]
INFO: [VRFC 10-2458] undeclared symbol mux_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:40]
INFO: [VRFC 10-2458] undeclared symbol pc_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:47]
WARNING: [VRFC 10-2938] 'add_out_wire' is already implicitly declared on line 37 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:64]
WARNING: [VRFC 10-2938] 'pc_out_wire' is already implicitly declared on line 47 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:65]
WARNING: [VRFC 10-2938] 'mux_out_wire' is already implicitly declared on line 40 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/iWriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iWriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=6)
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.glbl
Built simulation snapshot division_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "division_behav -key {Behavioral:sim_1:Functional:division} -tclbatch {division.tcl} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/register_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/adder_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/mux_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_mem_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iFetch_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_parse_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/regfile_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/control_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/sign_extender_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iDecode_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/fd_integration_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/alu_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/alu_control_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iExecute_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/fde_integration_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iMemory_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/datapath_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/division_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/register_test_behav.wcfg
WARNING: Simulation object /register_test/tc was not found in the design.
WARNING: Simulation object /register_test/ts was not found in the design.
WARNING: Simulation object /register_test/clk was not found in the design.
WARNING: Simulation object /register_test/rst was not found in the design.
WARNING: Simulation object /register_test/d was not found in the design.
WARNING: Simulation object /register_test/er_q was not found in the design.
WARNING: Simulation object /register_test/q was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/adder_test_behav.wcfg
WARNING: Simulation object /adder_test/a was not found in the design.
WARNING: Simulation object /adder_test/b was not found in the design.
WARNING: Simulation object /adder_test/sum was not found in the design.
WARNING: Simulation object /adder_test/er_sum was not found in the design.
WARNING: Simulation object /adder_test/tc was not found in the design.
WARNING: Simulation object /adder_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/mux_test_behav.wcfg
WARNING: Simulation object /mux_test/a_64 was not found in the design.
WARNING: Simulation object /mux_test/b_64 was not found in the design.
WARNING: Simulation object /mux_test/ctl was not found in the design.
WARNING: Simulation object /mux_test/out_64 was not found in the design.
WARNING: Simulation object /mux_test/a_5 was not found in the design.
WARNING: Simulation object /mux_test/b_5 was not found in the design.
WARNING: Simulation object /mux_test/out_5 was not found in the design.
WARNING: Simulation object /mux_test/er_out_64 was not found in the design.
WARNING: Simulation object /mux_test/er_out_5 was not found in the design.
WARNING: Simulation object /mux_test/tc was not found in the design.
WARNING: Simulation object /mux_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_mem_test_behav.wcfg
WARNING: Simulation object /instr_mem_test/clk was not found in the design.
WARNING: Simulation object /instr_mem_test/pc was not found in the design.
WARNING: Simulation object /instr_mem_test/instr was not found in the design.
WARNING: Simulation object /instr_mem_test/er was not found in the design.
WARNING: Simulation object /instr_mem_test/tc was not found in the design.
WARNING: Simulation object /instr_mem_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iFetch_test_behav.wcfg
WARNING: Simulation object /iFetch_test/clk was not found in the design.
WARNING: Simulation object /iFetch_test/reset was not found in the design.
WARNING: Simulation object /iFetch_test/pc_src was not found in the design.
WARNING: Simulation object /iFetch_test/branch_target was not found in the design.
WARNING: Simulation object /iFetch_test/cur_pc was not found in the design.
WARNING: Simulation object /iFetch_test/er_cur_pc was not found in the design.
WARNING: Simulation object /iFetch_test/instruction was not found in the design.
WARNING: Simulation object /iFetch_test/er_instruction was not found in the design.
WARNING: Simulation object /iFetch_test/ts was not found in the design.
WARNING: Simulation object /iFetch_test/tc was not found in the design.
WARNING: Simulation object /iFetch_test/clk_plus_1 was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_parse_test_behav.wcfg
WARNING: Simulation object /instr_parse_test/tc was not found in the design.
WARNING: Simulation object /instr_parse_test/instruction was not found in the design.
WARNING: Simulation object /instr_parse_test/ts was not found in the design.
WARNING: Simulation object /instr_parse_test/er_opcode was not found in the design.
WARNING: Simulation object /instr_parse_test/opcode was not found in the design.
WARNING: Simulation object /instr_parse_test/er_address was not found in the design.
WARNING: Simulation object /instr_parse_test/address was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rm_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rm_num was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rn_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rn_num was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rd_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rd_num was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/regfile_test_behav.wcfg
WARNING: Simulation object /regfile_test/read_clk was not found in the design.
WARNING: Simulation object /regfile_test/write_clk was not found in the design.
WARNING: Simulation object /regfile_test/read_register1 was not found in the design.
WARNING: Simulation object /regfile_test/read_register2 was not found in the design.
WARNING: Simulation object /regfile_test/write_register was not found in the design.
WARNING: Simulation object /regfile_test/write_data was not found in the design.
WARNING: Simulation object /regfile_test/reg_write was not found in the design.
WARNING: Simulation object /regfile_test/read_data1 was not found in the design.
WARNING: Simulation object /regfile_test/er_read_data1 was not found in the design.
WARNING: Simulation object /regfile_test/read_data2 was not found in the design.
WARNING: Simulation object /regfile_test/er_read_data2 was not found in the design.
WARNING: Simulation object /regfile_test/tc was not found in the design.
WARNING: Simulation object /regfile_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/control_test_behav.wcfg
WARNING: Simulation object /control_test/tc was not found in the design.
WARNING: Simulation object /control_test/ts was not found in the design.
WARNING: Simulation object /control_test/opcode was not found in the design.
WARNING: Simulation object /control_test/reg2_loc was not found in the design.
WARNING: Simulation object /control_test/uncondbranch was not found in the design.
WARNING: Simulation object /control_test/branch was not found in the design.
WARNING: Simulation object /control_test/mem_read was not found in the design.
WARNING: Simulation object /control_test/mem_to_reg was not found in the design.
WARNING: Simulation object /control_test/alu_op was not found in the design.
WARNING: Simulation object /control_test/mem_write was not found in the design.
WARNING: Simulation object /control_test/alu_src was not found in the design.
WARNING: Simulation object /control_test/reg_write was not found in the design.
WARNING: Simulation object /control_test/er_reg2_loc was not found in the design.
WARNING: Simulation object /control_test/er_uncondbranch was not found in the design.
WARNING: Simulation object /control_test/er_branch was not found in the design.
WARNING: Simulation object /control_test/er_mem_read was not found in the design.
WARNING: Simulation object /control_test/er_mem_to_reg was not found in the design.
WARNING: Simulation object /control_test/er_alu_op was not found in the design.
WARNING: Simulation object /control_test/er_mem_write was not found in the design.
WARNING: Simulation object /control_test/er_alu_src was not found in the design.
WARNING: Simulation object /control_test/er_reg_write was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/sign_extender_test_behav.wcfg
WARNING: Simulation object /sign_extender_test/tc was not found in the design.
WARNING: Simulation object /sign_extender_test/ts was not found in the design.
WARNING: Simulation object /sign_extender_test/instruction was not found in the design.
WARNING: Simulation object /sign_extender_test/sign_extended_output was not found in the design.
WARNING: Simulation object /sign_extender_test/er_sign_extended_output was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iDecode_test_behav.wcfg
WARNING: Simulation object /iDecode_test/tc was not found in the design.
WARNING: Simulation object /iDecode_test/ts was not found in the design.
WARNING: Simulation object /iDecode_test/clk was not found in the design.
WARNING: Simulation object /iDecode_test/read_clk was not found in the design.
WARNING: Simulation object /iDecode_test/write_clk was not found in the design.
WARNING: Simulation object /iDecode_test/instruction was not found in the design.
WARNING: Simulation object /iDecode_test/write_data was not found in the design.
WARNING: Simulation object /iDecode_test/sign_extended_output was not found in the design.
WARNING: Simulation object /iDecode_test/reg2_loc was not found in the design.
WARNING: Simulation object /iDecode_test/uncondbranch was not found in the design.
WARNING: Simulation object /iDecode_test/branch was not found in the design.
WARNING: Simulation object /iDecode_test/mem_read was not found in the design.
WARNING: Simulation object /iDecode_test/mem_to_reg was not found in the design.
WARNING: Simulation object /iDecode_test/alu_op was not found in the design.
WARNING: Simulation object /iDecode_test/mem_write was not found in the design.
WARNING: Simulation object /iDecode_test/alu_src was not found in the design.
WARNING: Simulation object /iDecode_test/reg_write was not found in the design.
WARNING: Simulation object /iDecode_test/read_data1 was not found in the design.
WARNING: Simulation object /iDecode_test/read_data2 was not found in the design.
WARNING: Simulation object /iDecode_test/opcode was not found in the design.
WARNING: Simulation object /iDecode_test/er_uncondbranch was not found in the design.
WARNING: Simulation object /iDecode_test/er_reg2_loc was not found in the design.
WARNING: Simulation object /iDecode_test/er_branch was not found in the design.
WARNING: Simulation object /iDecode_test/er_mem_read was not found in the design.
WARNING: Simulation object /iDecode_test/er_mem_to_reg was not found in the design.
WARNING: Simulation object /iDecode_test/er_alu_op was not found in the design.
WARNING: Simulation object /iDecode_test/er_mem_write was not found in the design.
WARNING: Simulation object /iDecode_test/er_alu_src was not found in the design.
WARNING: Simulation object /iDecode_test/er_reg_write was not found in the design.
WARNING: Simulation object /iDecode_test/er_sign_extended_output was not found in the design.
WARNING: Simulation object /iDecode_test/er_read_data1 was not found in the design.
WARNING: Simulation object /iDecode_test/er_read_data2 was not found in the design.
WARNING: Simulation object /iDecode_test/er_opcode was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/fd_integration_behav.wcfg
WARNING: Simulation object /fd_integration/tc was not found in the design.
WARNING: Simulation object /fd_integration/ts was not found in the design.
WARNING: Simulation object /fd_integration/clk was not found in the design.
WARNING: Simulation object /fd_integration/reset was not found in the design.
WARNING: Simulation object /fd_integration/pc_src was not found in the design.
WARNING: Simulation object /fd_integration/branch_target was not found in the design.
WARNING: Simulation object /fd_integration/cur_pc was not found in the design.
WARNING: Simulation object /fd_integration/instruction was not found in the design.
WARNING: Simulation object /fd_integration/er_instruction was not found in the design.
WARNING: Simulation object /fd_integration/er_cur_pc was not found in the design.
WARNING: Simulation object /fd_integration/decode_clk was not found in the design.
WARNING: Simulation object /fd_integration/read_clk was not found in the design.
WARNING: Simulation object /fd_integration/write_clk was not found in the design.
WARNING: Simulation object /fd_integration/write_data was not found in the design.
WARNING: Simulation object /fd_integration/sign_extended_output was not found in the design.
WARNING: Simulation object /fd_integration/reg2_loc was not found in the design.
WARNING: Simulation object /fd_integration/uncondbranch was not found in the design.
WARNING: Simulation object /fd_integration/branch was not found in the design.
WARNING: Simulation object /fd_integration/mem_read was not found in the design.
WARNING: Simulation object /fd_integration/mem_to_reg was not found in the design.
WARNING: Simulation object /fd_integration/alu_op was not found in the design.
WARNING: Simulation object /fd_integration/mem_write was not found in the design.
WARNING: Simulation object /fd_integration/alu_src was not found in the design.
WARNING: Simulation object /fd_integration/reg_write was not found in the design.
WARNING: Simulation object /fd_integration/read_data1 was not found in the design.
WARNING: Simulation object /fd_integration/read_data2 was not found in the design.
WARNING: Simulation object /fd_integration/opcode was not found in the design.
WARNING: Simulation object /fd_integration/er_uncondbranch was not found in the design.
WARNING: Simulation object /fd_integration/er_reg2_loc was not found in the design.
WARNING: Simulation object /fd_integration/er_branch was not found in the design.
WARNING: Simulation object /fd_integration/er_mem_read was not found in the design.
WARNING: Simulation object /fd_integration/er_mem_to_reg was not found in the design.
WARNING: Simulation object /fd_integration/er_alu_op was not found in the design.
WARNING: Simulation object /fd_integration/er_mem_write was not found in the design.
WARNING: Simulation object /fd_integration/er_alu_src was not found in the design.
WARNING: Simulation object /fd_integration/er_reg_write was not found in the design.
WARNING: Simulation object /fd_integration/er_sign_extended_output was not found in the design.
WARNING: Simulation object /fd_integration/er_read_data1 was not found in the design.
WARNING: Simulation object /fd_integration/er_read_data2 was not found in the design.
WARNING: Simulation object /fd_integration/er_opcode was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/alu_test_behav.wcfg
WARNING: Simulation object /alu_test/tc was not found in the design.
WARNING: Simulation object /alu_test/ts was not found in the design.
WARNING: Simulation object /alu_test/a was not found in the design.
WARNING: Simulation object /alu_test/b was not found in the design.
WARNING: Simulation object /alu_test/alu_control was not found in the design.
WARNING: Simulation object /alu_test/alu_result was not found in the design.
WARNING: Simulation object /alu_test/zero was not found in the design.
WARNING: Simulation object /alu_test/er_alu_result was not found in the design.
WARNING: Simulation object /alu_test/er_zero was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/alu_control_test_behav.wcfg
WARNING: Simulation object /alu_control_test/tc was not found in the design.
WARNING: Simulation object /alu_control_test/ts was not found in the design.
WARNING: Simulation object /alu_control_test/alu_op was not found in the design.
WARNING: Simulation object /alu_control_test/opcode was not found in the design.
WARNING: Simulation object /alu_control_test/alu_control was not found in the design.
WARNING: Simulation object /alu_control_test/er_alu_control was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iExecute_test_behav.wcfg
WARNING: Simulation object /iExecute_test/tc was not found in the design.
WARNING: Simulation object /iExecute_test/ts was not found in the design.
WARNING: Simulation object /iExecute_test/cur_pc was not found in the design.
WARNING: Simulation object /iExecute_test/read_data1 was not found in the design.
WARNING: Simulation object /iExecute_test/read_data2 was not found in the design.
WARNING: Simulation object /iExecute_test/sign_extended_output was not found in the design.
WARNING: Simulation object /iExecute_test/branch_target was not found in the design.
WARNING: Simulation object /iExecute_test/alu_result was not found in the design.
WARNING: Simulation object /iExecute_test/zero was not found in the design.
WARNING: Simulation object /iExecute_test/alu_op was not found in the design.
WARNING: Simulation object /iExecute_test/opcode was not found in the design.
WARNING: Simulation object /iExecute_test/alu_src was not found in the design.
WARNING: Simulation object /iExecute_test/er_branch_target was not found in the design.
WARNING: Simulation object /iExecute_test/er_alu_result was not found in the design.
WARNING: Simulation object /iExecute_test/er_zero was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/fde_integration_behav.wcfg
WARNING: Simulation object /fde_integration/tc was not found in the design.
WARNING: Simulation object /fde_integration/ts was not found in the design.
WARNING: Simulation object /fde_integration/clk was not found in the design.
WARNING: Simulation object /fde_integration/reset was not found in the design.
WARNING: Simulation object /fde_integration/pc_src was not found in the design.
WARNING: Simulation object /fde_integration/branch_target was not found in the design.
WARNING: Simulation object /fde_integration/cur_pc was not found in the design.
WARNING: Simulation object /fde_integration/instruction was not found in the design.
WARNING: Simulation object /fde_integration/er_instruction was not found in the design.
WARNING: Simulation object /fde_integration/er_cur_pc was not found in the design.
WARNING: Simulation object /fde_integration/decode_clk was not found in the design.
WARNING: Simulation object /fde_integration/read_clk was not found in the design.
WARNING: Simulation object /fde_integration/write_clk was not found in the design.
WARNING: Simulation object /fde_integration/write_data was not found in the design.
WARNING: Simulation object /fde_integration/sign_extended_output was not found in the design.
WARNING: Simulation object /fde_integration/reg2_loc was not found in the design.
WARNING: Simulation object /fde_integration/uncondbranch was not found in the design.
WARNING: Simulation object /fde_integration/branch was not found in the design.
WARNING: Simulation object /fde_integration/mem_read was not found in the design.
WARNING: Simulation object /fde_integration/mem_to_reg was not found in the design.
WARNING: Simulation object /fde_integration/alu_op was not found in the design.
WARNING: Simulation object /fde_integration/mem_write was not found in the design.
WARNING: Simulation object /fde_integration/alu_src was not found in the design.
WARNING: Simulation object /fde_integration/reg_write was not found in the design.
WARNING: Simulation object /fde_integration/read_data1 was not found in the design.
WARNING: Simulation object /fde_integration/read_data2 was not found in the design.
WARNING: Simulation object /fde_integration/iD/X_REG/read_register2 was not found in the design.
WARNING: Simulation object /fde_integration/opcode was not found in the design.
WARNING: Simulation object /fde_integration/er_uncondbranch was not found in the design.
WARNING: Simulation object /fde_integration/er_reg2_loc was not found in the design.
WARNING: Simulation object /fde_integration/er_branch was not found in the design.
WARNING: Simulation object /fde_integration/er_mem_read was not found in the design.
WARNING: Simulation object /fde_integration/er_mem_to_reg was not found in the design.
WARNING: Simulation object /fde_integration/er_alu_op was not found in the design.
WARNING: Simulation object /fde_integration/er_mem_write was not found in the design.
WARNING: Simulation object /fde_integration/er_alu_src was not found in the design.
WARNING: Simulation object /fde_integration/er_reg_write was not found in the design.
WARNING: Simulation object /fde_integration/er_sign_extended_output was not found in the design.
WARNING: Simulation object /fde_integration/er_read_data1 was not found in the design.
WARNING: Simulation object /fde_integration/er_read_data2 was not found in the design.
WARNING: Simulation object /fde_integration/er_opcode was not found in the design.
WARNING: Simulation object /fde_integration/alu_result was not found in the design.
WARNING: Simulation object /fde_integration/zero was not found in the design.
WARNING: Simulation object /fde_integration/er_branch_target was not found in the design.
WARNING: Simulation object /fde_integration/er_alu_result was not found in the design.
WARNING: Simulation object /fde_integration/er_zero was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iMemory_test_behav.wcfg
WARNING: Simulation object /iMemory_test/tc was not found in the design.
WARNING: Simulation object /iMemory_test/ts was not found in the design.
WARNING: Simulation object /iMemory_test/uncondbranch was not found in the design.
WARNING: Simulation object /iMemory_test/branch was not found in the design.
WARNING: Simulation object /iMemory_test/clk was not found in the design.
WARNING: Simulation object /iMemory_test/zero was not found in the design.
WARNING: Simulation object /iMemory_test/mem_read was not found in the design.
WARNING: Simulation object /iMemory_test/mem_write was not found in the design.
WARNING: Simulation object /iMemory_test/mem_write_data was not found in the design.
WARNING: Simulation object /iMemory_test/pc_src was not found in the design.
WARNING: Simulation object /iMemory_test/mem_read_data was not found in the design.
WARNING: Simulation object /iMemory_test/address was not found in the design.
WARNING: Simulation object /iMemory_test/er_mem_read_data was not found in the design.
WARNING: Simulation object /iMemory_test/er_pc_src was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/datapath_behav.wcfg
WARNING: Simulation object /datapath/tc was not found in the design.
WARNING: Simulation object /datapath/ts was not found in the design.
WARNING: Simulation object /datapath/clk was not found in the design.
WARNING: Simulation object /datapath/reset was not found in the design.
WARNING: Simulation object /datapath/pc_src was not found in the design.
WARNING: Simulation object /datapath/pc_src_tmp was not found in the design.
WARNING: Simulation object /datapath/branch_target was not found in the design.
WARNING: Simulation object /datapath/cur_pc was not found in the design.
WARNING: Simulation object /datapath/instruction was not found in the design.
WARNING: Simulation object /datapath/er_instruction was not found in the design.
WARNING: Simulation object /datapath/er_cur_pc was not found in the design.
WARNING: Simulation object /datapath/decode_clk was not found in the design.
WARNING: Simulation object /datapath/read_clk was not found in the design.
WARNING: Simulation object /datapath/write_clk was not found in the design.
WARNING: Simulation object /datapath/write_data was not found in the design.
WARNING: Simulation object /datapath/sign_extended_output was not found in the design.
WARNING: Simulation object /datapath/reg2_loc was not found in the design.
WARNING: Simulation object /datapath/uncondbranch was not found in the design.
WARNING: Simulation object /datapath/branch was not found in the design.
WARNING: Simulation object /datapath/mem_read was not found in the design.
WARNING: Simulation object /datapath/mem_to_reg was not found in the design.
WARNING: Simulation object /datapath/alu_op was not found in the design.
WARNING: Simulation object /datapath/mem_write was not found in the design.
WARNING: Simulation object /datapath/alu_src was not found in the design.
WARNING: Simulation object /datapath/reg_write was not found in the design.
WARNING: Simulation object /datapath/read_data1 was not found in the design.
WARNING: Simulation object /datapath/read_data2 was not found in the design.
WARNING: Simulation object /datapath/opcode was not found in the design.
WARNING: Simulation object /datapath/er_uncondbranch was not found in the design.
WARNING: Simulation object /datapath/er_reg2_loc was not found in the design.
WARNING: Simulation object /datapath/er_branch was not found in the design.
WARNING: Simulation object /datapath/er_mem_read was not found in the design.
WARNING: Simulation object /datapath/er_mem_to_reg was not found in the design.
WARNING: Simulation object /datapath/er_alu_op was not found in the design.
WARNING: Simulation object /datapath/er_mem_write was not found in the design.
WARNING: Simulation object /datapath/er_alu_src was not found in the design.
WARNING: Simulation object /datapath/er_reg_write was not found in the design.
WARNING: Simulation object /datapath/er_sign_extended_output was not found in the design.
WARNING: Simulation object /datapath/er_read_data1 was not found in the design.
WARNING: Simulation object /datapath/er_read_data2 was not found in the design.
WARNING: Simulation object /datapath/er_opcode was not found in the design.
WARNING: Simulation object /datapath/alu_result was not found in the design.
WARNING: Simulation object /datapath/zero was not found in the design.
WARNING: Simulation object /datapath/er_branch_target was not found in the design.
WARNING: Simulation object /datapath/er_alu_result was not found in the design.
WARNING: Simulation object /datapath/er_zero was not found in the design.
WARNING: Simulation object /datapath/data_clk was not found in the design.
WARNING: Simulation object /datapath/mem_read_data was not found in the design.
WARNING: Simulation object /datapath/er_mem_read_data was not found in the design.
WARNING: Simulation object /datapath/er_pc_src was not found in the design.
WARNING: Simulation object /datapath/er_write_data was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/division_behav.wcfg
source division.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

******* BEGIN TEST RESULTS *******

Stopped at time : 6 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v" Line 17
INFO: [USF-XSim-96] XSim completed. Design snapshot 'division_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1660.699 ; gain = 0.000
remove_bps -all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iExecute
INFO: [VRFC 10-2458] undeclared symbol ALU_Cont_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:62]
WARNING: [VRFC 10-2938] 'ALU_Cont_wire' is already implicitly declared on line 62 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iFetch
INFO: [VRFC 10-2458] undeclared symbol add_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:37]
INFO: [VRFC 10-2458] undeclared symbol mux_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:40]
INFO: [VRFC 10-2458] undeclared symbol pc_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:47]
WARNING: [VRFC 10-2938] 'add_out_wire' is already implicitly declared on line 37 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:64]
WARNING: [VRFC 10-2938] 'pc_out_wire' is already implicitly declared on line 47 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:65]
WARNING: [VRFC 10-2938] 'mux_out_wire' is already implicitly declared on line 40 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/iWriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iWriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=6)
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.glbl
Built simulation snapshot division_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 57/8
--- Step 1: Fail: |read_data2| time = 345 ns | er = 7 | ar = 0 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 0
Fail Count = 1

******* END TEST RESULTS *******

$finish called at time : 345 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" Line 242
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1660.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iExecute
INFO: [VRFC 10-2458] undeclared symbol ALU_Cont_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:62]
WARNING: [VRFC 10-2938] 'ALU_Cont_wire' is already implicitly declared on line 62 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iFetch
INFO: [VRFC 10-2458] undeclared symbol add_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:37]
INFO: [VRFC 10-2458] undeclared symbol mux_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:40]
INFO: [VRFC 10-2458] undeclared symbol pc_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:47]
WARNING: [VRFC 10-2938] 'add_out_wire' is already implicitly declared on line 37 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:64]
WARNING: [VRFC 10-2938] 'pc_out_wire' is already implicitly declared on line 47 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:65]
WARNING: [VRFC 10-2938] 'mux_out_wire' is already implicitly declared on line 40 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/iWriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iWriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=6)
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.glbl
Built simulation snapshot division_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 57/8
--- Step 1: Fail: |read_data2| time = 345 ns | er = 7 | ar = 0 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 0
Fail Count = 1

******* END TEST RESULTS *******

$finish called at time : 345 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" Line 242
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1662.270 ; gain = 0.344
save_wave_config {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/division_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iExecute
INFO: [VRFC 10-2458] undeclared symbol ALU_Cont_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:62]
WARNING: [VRFC 10-2938] 'ALU_Cont_wire' is already implicitly declared on line 62 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iFetch
INFO: [VRFC 10-2458] undeclared symbol add_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:37]
INFO: [VRFC 10-2458] undeclared symbol mux_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:40]
INFO: [VRFC 10-2458] undeclared symbol pc_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:47]
WARNING: [VRFC 10-2938] 'add_out_wire' is already implicitly declared on line 37 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:64]
WARNING: [VRFC 10-2938] 'pc_out_wire' is already implicitly declared on line 47 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:65]
WARNING: [VRFC 10-2938] 'mux_out_wire' is already implicitly declared on line 40 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/iWriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iWriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=6)
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.glbl
Built simulation snapshot division_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 57/8
--- Step 1: Fail: |read_data2| time = 345 ns | er = 7 | ar = 0 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 0
Fail Count = 1

******* END TEST RESULTS *******

$finish called at time : 345 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" Line 242
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1664.770 ; gain = 0.129
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iExecute
INFO: [VRFC 10-2458] undeclared symbol ALU_Cont_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:62]
WARNING: [VRFC 10-2938] 'ALU_Cont_wire' is already implicitly declared on line 62 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iFetch
INFO: [VRFC 10-2458] undeclared symbol add_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:37]
INFO: [VRFC 10-2458] undeclared symbol mux_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:40]
INFO: [VRFC 10-2458] undeclared symbol pc_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:47]
WARNING: [VRFC 10-2938] 'add_out_wire' is already implicitly declared on line 37 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:64]
WARNING: [VRFC 10-2938] 'pc_out_wire' is already implicitly declared on line 47 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:65]
WARNING: [VRFC 10-2938] 'mux_out_wire' is already implicitly declared on line 40 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/iWriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iWriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=6)
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.glbl
Built simulation snapshot division_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 57/8
--- Step 1: Fail: |read_data2| time = 345 ns | er = 7 | ar = 0 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 0
Fail Count = 1

******* END TEST RESULTS *******

$finish called at time : 345 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" Line 242
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1669.957 ; gain = 0.000
save_wave_config {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/division_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iExecute
INFO: [VRFC 10-2458] undeclared symbol ALU_Cont_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:62]
WARNING: [VRFC 10-2938] 'ALU_Cont_wire' is already implicitly declared on line 62 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iFetch
INFO: [VRFC 10-2458] undeclared symbol add_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:37]
INFO: [VRFC 10-2458] undeclared symbol mux_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:40]
INFO: [VRFC 10-2458] undeclared symbol pc_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:47]
WARNING: [VRFC 10-2938] 'add_out_wire' is already implicitly declared on line 37 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:64]
WARNING: [VRFC 10-2938] 'pc_out_wire' is already implicitly declared on line 47 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:65]
WARNING: [VRFC 10-2938] 'mux_out_wire' is already implicitly declared on line 40 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/iWriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iWriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:63]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 63 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:73]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.glbl
Built simulation snapshot division_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 57/8
--- Step 1: Fail: |read_data2| time = 345 ns | er = 7 | ar = 0 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 0
Fail Count = 1

******* END TEST RESULTS *******

$finish called at time : 345 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" Line 242
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1672.227 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iExecute
INFO: [VRFC 10-2458] undeclared symbol ALU_Cont_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:62]
WARNING: [VRFC 10-2938] 'ALU_Cont_wire' is already implicitly declared on line 62 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iFetch
INFO: [VRFC 10-2458] undeclared symbol add_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:37]
INFO: [VRFC 10-2458] undeclared symbol mux_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:40]
INFO: [VRFC 10-2458] undeclared symbol pc_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:47]
WARNING: [VRFC 10-2938] 'add_out_wire' is already implicitly declared on line 37 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:64]
WARNING: [VRFC 10-2938] 'pc_out_wire' is already implicitly declared on line 47 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:65]
WARNING: [VRFC 10-2938] 'mux_out_wire' is already implicitly declared on line 40 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/iWriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iWriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:63]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 63 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:73]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=2)
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.glbl
Built simulation snapshot division_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 57/8
--- Step 1: Fail: |read_data2| time = 345 ns | er = 7 | ar = 0 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 0
Fail Count = 1

******* END TEST RESULTS *******

$finish called at time : 345 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" Line 242
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1672.227 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iExecute
INFO: [VRFC 10-2458] undeclared symbol ALU_Cont_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:62]
WARNING: [VRFC 10-2938] 'ALU_Cont_wire' is already implicitly declared on line 62 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iFetch
INFO: [VRFC 10-2458] undeclared symbol add_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:37]
INFO: [VRFC 10-2458] undeclared symbol mux_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:40]
INFO: [VRFC 10-2458] undeclared symbol pc_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:47]
WARNING: [VRFC 10-2938] 'add_out_wire' is already implicitly declared on line 37 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:64]
WARNING: [VRFC 10-2938] 'pc_out_wire' is already implicitly declared on line 47 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:65]
WARNING: [VRFC 10-2938] 'mux_out_wire' is already implicitly declared on line 40 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/iWriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iWriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=2)
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.glbl
Built simulation snapshot division_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 57/8
--- Step 1: Fail: |read_data2| time = 345 ns | er = 7 | ar = 0 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 0
Fail Count = 1

******* END TEST RESULTS *******

$finish called at time : 345 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" Line 242
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1672.227 ; gain = 0.000
save_wave_config {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/division_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iExecute
INFO: [VRFC 10-2458] undeclared symbol ALU_Cont_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:62]
WARNING: [VRFC 10-2938] 'ALU_Cont_wire' is already implicitly declared on line 62 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iFetch
INFO: [VRFC 10-2458] undeclared symbol add_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:37]
INFO: [VRFC 10-2458] undeclared symbol mux_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:40]
INFO: [VRFC 10-2458] undeclared symbol pc_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:47]
WARNING: [VRFC 10-2938] 'add_out_wire' is already implicitly declared on line 37 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:64]
WARNING: [VRFC 10-2938] 'pc_out_wire' is already implicitly declared on line 47 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:65]
WARNING: [VRFC 10-2938] 'mux_out_wire' is already implicitly declared on line 40 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/iWriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iWriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=2)
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.glbl
Built simulation snapshot division_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 57/8
--- Step 1: Fail: |read_data2| time = 345 ns | er = 7 | ar = 0 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 0
Fail Count = 1

******* END TEST RESULTS *******

$finish called at time : 345 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" Line 242
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1672.227 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iExecute
INFO: [VRFC 10-2458] undeclared symbol ALU_Cont_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:62]
WARNING: [VRFC 10-2938] 'ALU_Cont_wire' is already implicitly declared on line 62 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iFetch
INFO: [VRFC 10-2458] undeclared symbol add_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:37]
INFO: [VRFC 10-2458] undeclared symbol mux_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:40]
INFO: [VRFC 10-2458] undeclared symbol pc_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:47]
WARNING: [VRFC 10-2938] 'add_out_wire' is already implicitly declared on line 37 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:64]
WARNING: [VRFC 10-2938] 'pc_out_wire' is already implicitly declared on line 47 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:65]
WARNING: [VRFC 10-2938] 'mux_out_wire' is already implicitly declared on line 40 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/iWriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iWriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:63]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 63 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:73]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=2)
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.glbl
Built simulation snapshot division_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 57/8
--- Step 1: Fail: |read_data2| time = 345 ns | er = 7 | ar = 0 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 0
Fail Count = 1

******* END TEST RESULTS *******

$finish called at time : 345 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" Line 242
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1672.227 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iExecute
INFO: [VRFC 10-2458] undeclared symbol ALU_Cont_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:62]
WARNING: [VRFC 10-2938] 'ALU_Cont_wire' is already implicitly declared on line 62 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iFetch
INFO: [VRFC 10-2458] undeclared symbol add_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:37]
INFO: [VRFC 10-2458] undeclared symbol mux_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:40]
INFO: [VRFC 10-2458] undeclared symbol pc_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:47]
WARNING: [VRFC 10-2938] 'add_out_wire' is already implicitly declared on line 37 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:64]
WARNING: [VRFC 10-2938] 'pc_out_wire' is already implicitly declared on line 47 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:65]
WARNING: [VRFC 10-2938] 'mux_out_wire' is already implicitly declared on line 40 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/iWriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iWriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=2)
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.glbl
Built simulation snapshot division_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 57/8
--- Step 1: Fail: |read_data2| time = 345 ns | er = 7 | ar = 0 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 0
Fail Count = 1

******* END TEST RESULTS *******

$finish called at time : 345 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" Line 242
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1672.227 ; gain = 0.000
add_bp {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v} 48
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iExecute
INFO: [VRFC 10-2458] undeclared symbol ALU_Cont_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:62]
WARNING: [VRFC 10-2938] 'ALU_Cont_wire' is already implicitly declared on line 62 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/3_execute/iExecute.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iFetch
INFO: [VRFC 10-2458] undeclared symbol add_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:37]
INFO: [VRFC 10-2458] undeclared symbol mux_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:40]
INFO: [VRFC 10-2458] undeclared symbol pc_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:47]
WARNING: [VRFC 10-2938] 'add_out_wire' is already implicitly declared on line 37 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:64]
WARNING: [VRFC 10-2938] 'pc_out_wire' is already implicitly declared on line 47 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:65]
WARNING: [VRFC 10-2938] 'mux_out_wire' is already implicitly declared on line 40 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/5_writeback/iWriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iWriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=2)
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.glbl
Built simulation snapshot division_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Stopped at time : 9 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1672.227 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Stopped at time : 9 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1672.227 ; gain = 0.000
step
Stopped at time : 9 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" Line 50
run all
Test Case 1: | DIVIDE 57/8
Stopped at time : 19 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/4_memory/iMemory.v" Line 48
remove_bps -all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 57/8
--- Step 1: Fail: |read_data2| time = 345 ns | er = 7 | ar = 0 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 0
Fail Count = 1

******* END TEST RESULTS *******

$finish called at time : 345 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" Line 242
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1672.227 ; gain = 0.000
save_wave_config {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/division_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 57/8
--- Step 1: Fail: |read_data2| time = 345 ns | er = 7 | ar = 0 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 0
Fail Count = 1

******* END TEST RESULTS *******

$finish called at time : 345 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" Line 242
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1672.535 ; gain = 0.059
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:63]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 63 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:73]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=2)
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.glbl
Built simulation snapshot division_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 57/8
--- Step 1: Fail: |read_data2| time = 345 ns | er = 7 | ar = 0 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 0
Fail Count = 1

******* END TEST RESULTS *******

$finish called at time : 345 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" Line 242
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1672.559 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:63]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 63 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:73]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=0)
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.glbl
Built simulation snapshot division_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 57/8
--- Step 1: Fail: |read_data2| time = 345 ns | er = 7 | ar = 0 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 0
Fail Count = 1

******* END TEST RESULTS *******

$finish called at time : 345 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" Line 242
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1672.797 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:63]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 63 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:73]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
INFO: [VRFC 10-2458] undeclared symbol ckl, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:198]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=2)
Compiling module xil_defaultlib.delay(DELAYAMT=4)
Compiling module xil_defaultlib.delay(DELAYAMT=3)
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.glbl
Built simulation snapshot division_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 57/8
--- Step 1: Fail: |read_data2| time = 345 ns | er = 7 | ar = 0 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 0
Fail Count = 1

******* END TEST RESULTS *******

$finish called at time : 345 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" Line 242
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1688.043 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:63]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 63 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:73]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=2)
Compiling module xil_defaultlib.delay(DELAYAMT=4)
Compiling module xil_defaultlib.delay(DELAYAMT=3)
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.glbl
Built simulation snapshot division_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 57/8
--- Step 1: Fail: |read_data2| time = 345 ns | er = 7 | ar = 1 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 0
Fail Count = 1

******* END TEST RESULTS *******

$finish called at time : 345 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" Line 242
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1688.043 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 57/8
+++ Step 1: Pass: |read_data2| time = 345 ns | er = 7 | ar = 7 | er_bits = 64 | ar_bits = 64 +++

Pass Count = 1
Fail Count = 0

******* END TEST RESULTS *******

$finish called at time : 345 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" Line 242
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1688.043 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 57/8
--- Step 1: Fail: |read_data2| time = 345 ns | er = 7 | ar = 4 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 0
Fail Count = 1

******* END TEST RESULTS *******

$finish called at time : 345 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" Line 242
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1688.043 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:63]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 63 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:73]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=2)
Compiling module xil_defaultlib.delay(DELAYAMT=4)
Compiling module xil_defaultlib.delay(DELAYAMT=3)
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.glbl
Built simulation snapshot division_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 57/8
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1688.043 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:63]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 63 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:73]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=2)
Compiling module xil_defaultlib.delay(DELAYAMT=4)
Compiling module xil_defaultlib.delay(DELAYAMT=3)
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.glbl
Built simulation snapshot division_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 57/8
--- Step 1: Fail: |read_data2| time = 910 ns | er = 7 | ar = 1 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 0
Fail Count = 1

******* END TEST RESULTS *******

$finish called at time : 910 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" Line 242
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1688.043 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 57/8
--- Step 1: Fail: |read_data2| time = 910 ns | er = 7 | ar = 0 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 0
Fail Count = 1

******* END TEST RESULTS *******

$finish called at time : 910 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" Line 242
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1688.043 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:63]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 63 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:73]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:128]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=2)
Compiling module xil_defaultlib.delay(DELAYAMT=4)
Compiling module xil_defaultlib.delay(DELAYAMT=3)
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.glbl
Built simulation snapshot division_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 57/8
+++ Step 1: Pass: |read_data2| time = 345 ns | er = 7 | ar = 7 | er_bits = 64 | ar_bits = 64 +++

Pass Count = 1
Fail Count = 0

******* END TEST RESULTS *******

$finish called at time : 345 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" Line 242
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1688.043 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj division_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2458] undeclared symbol decode_clk, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:64]
WARNING: [VRFC 10-2938] 'decode_clk' is already implicitly declared on line 64 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:74]
WARNING: [VRFC 10-3248] data object 'branch_target' is already declared [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:129]
WARNING: [VRFC 10-3703] second declaration of 'branch_target' ignored [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv:129]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'division'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot division_behav xil_defaultlib.division xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.mux(SIZE=64)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instr_mem(SIZE=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.iFetch(SIZE=16)
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.iExecute
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.iWriteBack
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=2)
Compiling module xil_defaultlib.delay(DELAYAMT=4)
Compiling module xil_defaultlib.delay(DELAYAMT=3)
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.glbl
Built simulation snapshot division_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | DIVIDE 56/8
+++ Step 1: Pass: |read_data2| time = 345 ns | er = 7 | ar = 7 | er_bits = 64 | ar_bits = 64 +++

Pass Count = 1
Fail Count = 0

******* END TEST RESULTS *******

$finish called at time : 345 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/division.sv" Line 244
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1694.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 16:31:37 2024...
