verilog xil_defaultlib --include "../../../../counter_PS_REAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../counter_PS_REAL.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../counter_PS_REAL.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ipshared/2355/hdl/custom_counter_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/2355/src/adder.v" \
"../../../bd/design_1/ipshared/2355/src/counter.v" \
"../../../bd/design_1/ipshared/2355/src/full_adder.v" \
"../../../bd/design_1/ipshared/2355/src/half_adder.v" \
"../../../bd/design_1/ipshared/2355/hdl/custom_counter_v1_0.v" \
"../../../bd/design_1/ip/design_1_custom_counter_0_0/sim/design_1_custom_counter_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
