
../compcert-repos/prog2/CMakeFiles/0.10.dir/Aula00_Conceitos_base/10.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <nova_tarefa>:
   0:	push	{fp, lr}
   4:	add	fp, sp, #4
   8:	sub	sp, sp, #16
   c:	str	r0, [fp, #-8]
  10:	ldr	r1, [fp, #-8]
  14:	ldr	r3, [fp, #-8]
  18:	add	r2, r3, #30
  1c:	ldr	r3, [fp, #-8]
  20:	add	r0, r3, #60	; 0x3c
  24:	ldr	r3, [fp, #-8]
  28:	add	r3, r3, #64	; 0x40
  2c:	str	r3, [sp]
  30:	mov	r3, r0
  34:	ldr	r0, [pc, #36]	; 60 <nova_tarefa+0x60>
  38:	bl	0 <__isoc99_scanf>
  3c:	mov	r3, r0
  40:	cmp	r3, #4
  44:	bne	50 <nova_tarefa+0x50>
  48:	mov	r3, #1
  4c:	b	54 <nova_tarefa+0x54>
  50:	mov	r3, #0
  54:	mov	r0, r3
  58:	sub	sp, fp, #4
  5c:	pop	{fp, pc}
  60:	.word	0x00000000

00000064 <ler_tarefas>:
  64:	push	{fp, lr}
  68:	add	fp, sp, #4
  6c:	sub	sp, sp, #16
  70:	str	r0, [fp, #-16]
  74:	mov	r3, #0
  78:	str	r3, [fp, #-8]
  7c:	b	8c <ler_tarefas+0x28>
  80:	ldr	r3, [fp, #-8]
  84:	add	r3, r3, #1
  88:	str	r3, [fp, #-8]
  8c:	ldr	r2, [fp, #-8]
  90:	mov	r3, r2
  94:	lsl	r3, r3, #4
  98:	add	r3, r3, r2
  9c:	lsl	r3, r3, #2
  a0:	mov	r2, r3
  a4:	ldr	r3, [fp, #-16]
  a8:	add	r3, r3, r2
  ac:	mov	r0, r3
  b0:	bl	0 <nova_tarefa>
  b4:	mov	r3, r0
  b8:	cmp	r3, #0
  bc:	beq	cc <ler_tarefas+0x68>
  c0:	ldr	r3, [fp, #-8]
  c4:	cmp	r3, #99	; 0x63
  c8:	ble	80 <ler_tarefas+0x1c>
  cc:	ldr	r3, [fp, #-8]
  d0:	mov	r0, r3
  d4:	sub	sp, fp, #4
  d8:	pop	{fp, pc}

000000dc <lista_tarefas>:
  dc:	push	{fp, lr}
  e0:	add	fp, sp, #4
  e4:	sub	sp, sp, #24
  e8:	str	r0, [fp, #-16]
  ec:	str	r1, [fp, #-20]	; 0xffffffec
  f0:	mov	r3, #0
  f4:	str	r3, [fp, #-8]
  f8:	b	1b0 <lista_tarefas+0xd4>
  fc:	ldr	r2, [fp, #-8]
 100:	mov	r3, r2
 104:	lsl	r3, r3, #4
 108:	add	r3, r3, r2
 10c:	lsl	r3, r3, #2
 110:	mov	r2, r3
 114:	ldr	r3, [fp, #-16]
 118:	add	r3, r3, r2
 11c:	mov	ip, r3
 120:	ldr	r2, [fp, #-8]
 124:	mov	r3, r2
 128:	lsl	r3, r3, #4
 12c:	add	r3, r3, r2
 130:	lsl	r3, r3, #2
 134:	mov	r2, r3
 138:	ldr	r3, [fp, #-16]
 13c:	add	r3, r3, r2
 140:	add	r1, r3, #30
 144:	ldr	r2, [fp, #-8]
 148:	mov	r3, r2
 14c:	lsl	r3, r3, #4
 150:	add	r3, r3, r2
 154:	lsl	r3, r3, #2
 158:	mov	r2, r3
 15c:	ldr	r3, [fp, #-16]
 160:	add	r3, r3, r2
 164:	ldr	r0, [r3, #60]	; 0x3c
 168:	ldr	r2, [fp, #-8]
 16c:	mov	r3, r2
 170:	lsl	r3, r3, #4
 174:	add	r3, r3, r2
 178:	lsl	r3, r3, #2
 17c:	mov	r2, r3
 180:	ldr	r3, [fp, #-16]
 184:	add	r3, r3, r2
 188:	ldr	r3, [r3, #64]	; 0x40
 18c:	str	r3, [sp]
 190:	mov	r3, r0
 194:	mov	r2, r1
 198:	mov	r1, ip
 19c:	ldr	r0, [pc, #40]	; 1cc <lista_tarefas+0xf0>
 1a0:	bl	0 <printf>
 1a4:	ldr	r3, [fp, #-8]
 1a8:	add	r3, r3, #1
 1ac:	str	r3, [fp, #-8]
 1b0:	ldr	r2, [fp, #-8]
 1b4:	ldr	r3, [fp, #-20]	; 0xffffffec
 1b8:	cmp	r2, r3
 1bc:	blt	fc <lista_tarefas+0x20>
 1c0:	nop			; (mov r0, r0)
 1c4:	sub	sp, fp, #4
 1c8:	pop	{fp, pc}
 1cc:	.word	0x0000000c

000001d0 <analisa_tarefas>:
 1d0:	push	{fp, lr}
 1d4:	add	fp, sp, #4
 1d8:	sub	sp, sp, #32
 1dc:	str	r0, [fp, #-24]	; 0xffffffe8
 1e0:	str	r1, [fp, #-28]	; 0xffffffe4
 1e4:	str	r2, [fp, #-32]	; 0xffffffe0
 1e8:	mov	r3, #0
 1ec:	str	r3, [fp, #-12]
 1f0:	mov	r3, #0
 1f4:	str	r3, [fp, #-16]
 1f8:	mov	r3, #0
 1fc:	str	r3, [fp, #-8]
 200:	b	2d0 <analisa_tarefas+0x100>
 204:	ldr	r2, [fp, #-8]
 208:	mov	r3, r2
 20c:	lsl	r3, r3, #4
 210:	add	r3, r3, r2
 214:	lsl	r3, r3, #2
 218:	mov	r2, r3
 21c:	ldr	r3, [fp, #-24]	; 0xffffffe8
 220:	add	r3, r3, r2
 224:	ldr	r3, [r3, #60]	; 0x3c
 228:	ldr	r2, [fp, #-12]
 22c:	add	r3, r2, r3
 230:	str	r3, [fp, #-12]
 234:	ldr	r2, [fp, #-8]
 238:	mov	r3, r2
 23c:	lsl	r3, r3, #4
 240:	add	r3, r3, r2
 244:	lsl	r3, r3, #2
 248:	mov	r2, r3
 24c:	ldr	r3, [fp, #-24]	; 0xffffffe8
 250:	add	r3, r3, r2
 254:	ldr	r2, [r3, #60]	; 0x3c
 258:	ldr	r3, [fp, #-16]
 25c:	cmp	r2, r3
 260:	ble	2c4 <analisa_tarefas+0xf4>
 264:	ldr	r2, [fp, #-8]
 268:	mov	r3, r2
 26c:	lsl	r3, r3, #4
 270:	add	r3, r3, r2
 274:	lsl	r3, r3, #2
 278:	mov	r2, r3
 27c:	ldr	r3, [fp, #-24]	; 0xffffffe8
 280:	add	r3, r3, r2
 284:	ldr	r3, [r3, #60]	; 0x3c
 288:	str	r3, [fp, #-16]
 28c:	ldr	r2, [fp, #-8]
 290:	mov	r3, r2
 294:	lsl	r3, r3, #4
 298:	add	r3, r3, r2
 29c:	lsl	r3, r3, #2
 2a0:	mov	r2, r3
 2a4:	ldr	r3, [fp, #-24]	; 0xffffffe8
 2a8:	add	r3, r3, r2
 2ac:	ldr	r2, [fp, #-32]	; 0xffffffe0
 2b0:	mov	r0, r2
 2b4:	mov	r1, r3
 2b8:	mov	r3, #68	; 0x44
 2bc:	mov	r2, r3
 2c0:	bl	0 <memcpy>
 2c4:	ldr	r3, [fp, #-8]
 2c8:	add	r3, r3, #1
 2cc:	str	r3, [fp, #-8]
 2d0:	ldr	r2, [fp, #-8]
 2d4:	ldr	r3, [fp, #-28]	; 0xffffffe4
 2d8:	cmp	r2, r3
 2dc:	blt	204 <analisa_tarefas+0x34>
 2e0:	ldr	r3, [fp, #-12]
 2e4:	vmov	s15, r3
 2e8:	vcvt.f32.s32	s14, s15
 2ec:	ldr	r3, [fp, #-8]
 2f0:	vmov	s15, r3
 2f4:	vcvt.f32.s32	s15, s15
 2f8:	vdiv.f32	s13, s14, s15
 2fc:	vmov.f32	s15, s13
 300:	vmov.f32	s0, s15
 304:	sub	sp, fp, #4
 308:	pop	{fp, pc}

0000030c <main>:
 30c:	push	{fp, lr}
 310:	add	fp, sp, #4
 314:	sub	sp, sp, #6848	; 0x1ac0
 318:	sub	sp, sp, #24
 31c:	sub	r3, fp, #6784	; 0x1a80
 320:	sub	r3, r3, #4
 324:	sub	r3, r3, #20
 328:	mov	r0, r3
 32c:	bl	64 <ler_tarefas>
 330:	str	r0, [fp, #-8]
 334:	sub	r3, fp, #6784	; 0x1a80
 338:	sub	r3, r3, #4
 33c:	sub	r3, r3, #20
 340:	ldr	r1, [fp, #-8]
 344:	mov	r0, r3
 348:	bl	dc <lista_tarefas>
 34c:	ldr	r1, [fp, #-8]
 350:	ldr	r0, [pc, #96]	; 3b8 <main+0xac>
 354:	bl	0 <printf>
 358:	sub	r2, fp, #6848	; 0x1ac0
 35c:	sub	r2, r2, #4
 360:	sub	r2, r2, #24
 364:	sub	r3, fp, #6784	; 0x1a80
 368:	sub	r3, r3, #4
 36c:	sub	r3, r3, #20
 370:	ldr	r1, [fp, #-8]
 374:	mov	r0, r3
 378:	bl	1d0 <analisa_tarefas>
 37c:	vmov.f32	s15, s0
 380:	vcvt.f64.f32	d7, s15
 384:	vmov	r2, r3, d7
 388:	ldr	r0, [pc, #44]	; 3bc <main+0xb0>
 38c:	bl	0 <printf>
 390:	sub	r3, fp, #6848	; 0x1ac0
 394:	sub	r3, r3, #4
 398:	sub	r3, r3, #24
 39c:	mov	r1, r3
 3a0:	ldr	r0, [pc, #24]	; 3c0 <main+0xb4>
 3a4:	bl	0 <printf>
 3a8:	mov	r3, #0
 3ac:	mov	r0, r3
 3b0:	sub	sp, fp, #4
 3b4:	pop	{fp, pc}
 3b8:	.word	0x0000001c
 3bc:	.word	0x0000003c
 3c0:	.word	0x00000060
