(S (NP (NP (DT The) (NN design)) (PP (IN of) (NP (NP (NNS systems)) (VP (VBG implementing) (NP (ADJP (JJ low) (NN precision)) (JJ neural) (NNS networks)) (PP (IN with) (NP (NP (VBG emerging) (NNS memories)) (PP (JJ such) (IN as) (NP (NP (JJ resistive) (JJ random) (NN access) (NN memory)) (PRN (-LRB- -LRB-) (NP (NNP RRAM)) (-RRB- -RRB-)))))))))) (VP (VBZ is) (NP (NP (DT a) (JJ significant) (NN lead)) (PP (IN for) (S (VP (VBG reducing) (NP (NP (DT the) (NN energy) (NN consumption)) (PP (IN of) (NP (JJ artificial) (NN intelligence))))))))) (. .))
(S (S (VP (TO To) (VP (VB achieve) (NP (JJ maximum) (NN energy) (NN efficiency)) (PP (IN in) (NP (JJ such) (NNS systems)))))) (, ,) (NP (JJ logic) (CC and) (NN memory)) (VP (MD should) (VP (VB be) (VP (VBN integrated) (ADVP (ADVP (RB as) (RB tightly)) (PP (IN as) (ADJP (JJ possible))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN work))) (, ,) (NP (PRP we)) (VP (VBP focus) (PP (IN on) (NP (NP (DT the) (NN case)) (PP (IN of) (NP (NP (JJ ternary) (JJ neural) (NNS networks)) (, ,) (SBAR (WHADVP (WRB where)) (S (NP (JJ synaptic) (NNS weights)) (VP (VBP assume) (NP (JJ ternary) (NNS values)))))))))) (. .))
(S (NP (PRP We)) (VP (VBP propose) (NP (NP (DT a) (JJ two-transistor/two-resistor) (NN memory) (NN architecture)) (VP (VBG employing) (NP (DT a) (NN precharge) (NN sense) (NN amplifier))) (, ,) (SBAR (WHADVP (WRB where)) (S (NP (DT the) (NN weight) (NN value)) (VP (MD can) (VP (VB be) (VP (VBN extracted) (PP (IN in) (NP (DT a) (JJ single) (NN sense) (NN operation)))))))))) (. .))
(S (PP (VBN Based) (PP (IN on) (NP (NP (JJ experimental) (NNS measurements)) (PP (IN on) (NP (NP (DT a) (JJ hybrid) (CD 130) (JJ nm) (NNP CMOS/RRAM) (NN chip)) (VP (VBG featuring) (NP (DT this) (NN sense) (NN amplifier)))))))) (, ,) (NP (PRP we)) (VP (VBP show) (SBAR (SBAR (IN that) (S (NP (DT this) (NN technique)) (VP (VBZ is) (ADJP (RB particularly) (JJ appropriate) (PP (IN at) (NP (JJ low) (NN supply) (NN voltage))))))) (, ,) (CC and) (SBAR (IN that) (S (NP (PRP it)) (VP (VBZ is) (ADJP (JJ resilient) (PP (TO to) (NP (VB process) (, ,) (NN voltage) (, ,) (CC and) (NN temperature) (NNS variations))))))))) (. .))
(S (NP (PRP We)) (VP (VBP characterize) (NP (DT the) (NN bit) (JJ error) (NN rate)) (PP (IN in) (NP (PRP$ our) (NN scheme)))) (. .))
(S (NP (PRP We)) (VP (VBP show) (PP (VBN based) (PP (IN on) (NP (NP (JJ neural) (NN network) (NN simulation)) (PP (IN on) (NP (DT the) (NNP CIFAR-10) (NN image) (NN recognition) (NN task)))))) (SBAR (IN that) (S (NP (NP (DT the) (NN use)) (PP (IN of) (NP (JJ ternary) (JJ neural) (NNS networks)))) (VP (ADVP (RB significantly)) (VBZ increases) (NP (JJ neural) (NN network) (NN performance)) (, ,) (PP (IN with) (NP (NP (NNS regards)) (PP (TO to) (NP (NP (JJ binary) (NNS ones)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBP are) (ADVP (RB often)) (VP (VBN preferred) (PP (IN for) (NP (NN inference) (NN hardware))))))))))))))) (. .))
(S (NP (PRP We)) (ADVP (RB finally)) (VP (NN evidence) (SBAR (IN that) (S (NP (DT the) (JJ neural) (NN network)) (VP (VBZ is) (ADJP (JJ immune) (PP (TO to) (NP (NP (DT the) (NN type)) (PP (IN of) (NP (NN bit) (NNS errors))) (VP (VBD observed) (PP (IN in) (NP (NP (PRP$ our) (NN scheme)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (MD can) (ADVP (RB therefore)) (VP (VB be) (VP (VBN used) (PP (IN without) (NP (NN error) (NN correction)))))))))))))))))) (. .))
