|singleCycleProcessor
GClock => eightBitRegister:pcRegister.i_clock
GClock => instrMem:insMemory.clock
GClock => registerFile:regFile.i_clk
GClock => dataMem:dataMemory.clock
GReset => eightBitRegister:pcRegister.i_resetBar
GReset => registerFile:regFile.i_resetBar
ValueSelect[0] => eightBit6to1Mux:outputMux.select_in[0]
ValueSelect[1] => eightBit6to1Mux:outputMux.select_in[1]
ValueSelect[2] => eightBit6to1Mux:outputMux.select_in[2]
MuxOut[0] <= eightBit6to1Mux:outputMux.mux_out[0]
MuxOut[1] <= eightBit6to1Mux:outputMux.mux_out[1]
MuxOut[2] <= eightBit6to1Mux:outputMux.mux_out[2]
MuxOut[3] <= eightBit6to1Mux:outputMux.mux_out[3]
MuxOut[4] <= eightBit6to1Mux:outputMux.mux_out[4]
MuxOut[5] <= eightBit6to1Mux:outputMux.mux_out[5]
MuxOut[6] <= eightBit6to1Mux:outputMux.mux_out[6]
MuxOut[7] <= eightBit6to1Mux:outputMux.mux_out[7]
InstructionOut[0] <= instrMem:insMemory.q[0]
InstructionOut[1] <= instrMem:insMemory.q[1]
InstructionOut[2] <= instrMem:insMemory.q[2]
InstructionOut[3] <= instrMem:insMemory.q[3]
InstructionOut[4] <= instrMem:insMemory.q[4]
InstructionOut[5] <= instrMem:insMemory.q[5]
InstructionOut[6] <= instrMem:insMemory.q[6]
InstructionOut[7] <= instrMem:insMemory.q[7]
InstructionOut[8] <= instrMem:insMemory.q[8]
InstructionOut[9] <= instrMem:insMemory.q[9]
InstructionOut[10] <= instrMem:insMemory.q[10]
InstructionOut[11] <= instrMem:insMemory.q[11]
InstructionOut[12] <= instrMem:insMemory.q[12]
InstructionOut[13] <= instrMem:insMemory.q[13]
InstructionOut[14] <= instrMem:insMemory.q[14]
InstructionOut[15] <= instrMem:insMemory.q[15]
InstructionOut[16] <= instrMem:insMemory.q[16]
InstructionOut[17] <= instrMem:insMemory.q[17]
InstructionOut[18] <= instrMem:insMemory.q[18]
InstructionOut[19] <= instrMem:insMemory.q[19]
InstructionOut[20] <= instrMem:insMemory.q[20]
InstructionOut[21] <= instrMem:insMemory.q[21]
InstructionOut[22] <= instrMem:insMemory.q[22]
InstructionOut[23] <= instrMem:insMemory.q[23]
InstructionOut[24] <= instrMem:insMemory.q[24]
InstructionOut[25] <= instrMem:insMemory.q[25]
InstructionOut[26] <= instrMem:insMemory.q[26]
InstructionOut[27] <= instrMem:insMemory.q[27]
InstructionOut[28] <= instrMem:insMemory.q[28]
InstructionOut[29] <= instrMem:insMemory.q[29]
InstructionOut[30] <= instrMem:insMemory.q[30]
InstructionOut[31] <= instrMem:insMemory.q[31]
BranchOut <= controlLogicUnit:control.Branch
ZeroOut <= alu:arithmeticUnit.Zero
MemWriteOut <= controlLogicUnit:control.MemWrite
RegWriteOut <= controlLogicUnit:control.RegWrite


|singleCycleProcessor|eightBitRegister:pcRegister
i_resetBar => enARdFF_2:b7.i_resetBar
i_resetBar => enARdFF_2:b6.i_resetBar
i_resetBar => enARdFF_2:b5.i_resetBar
i_resetBar => enARdFF_2:b4.i_resetBar
i_resetBar => enARdFF_2:b3.i_resetBar
i_resetBar => enARdFF_2:b2.i_resetBar
i_resetBar => enARdFF_2:b1.i_resetBar
i_resetBar => enARdFF_2:b0.i_resetBar
i_load => enARdFF_2:b7.i_enable
i_load => enARdFF_2:b6.i_enable
i_load => enARdFF_2:b5.i_enable
i_load => enARdFF_2:b4.i_enable
i_load => enARdFF_2:b3.i_enable
i_load => enARdFF_2:b2.i_enable
i_load => enARdFF_2:b1.i_enable
i_load => enARdFF_2:b0.i_enable
i_clock => enARdFF_2:b7.i_clock
i_clock => enARdFF_2:b6.i_clock
i_clock => enARdFF_2:b5.i_clock
i_clock => enARdFF_2:b4.i_clock
i_clock => enARdFF_2:b3.i_clock
i_clock => enARdFF_2:b2.i_clock
i_clock => enARdFF_2:b1.i_clock
i_clock => enARdFF_2:b0.i_clock
i_Value[0] => enARdFF_2:b0.i_d
i_Value[1] => enARdFF_2:b1.i_d
i_Value[2] => enARdFF_2:b2.i_d
i_Value[3] => enARdFF_2:b3.i_d
i_Value[4] => enARdFF_2:b4.i_d
i_Value[5] => enARdFF_2:b5.i_d
i_Value[6] => enARdFF_2:b6.i_d
i_Value[7] => enARdFF_2:b7.i_d
o_Value[0] <= enARdFF_2:b0.o_q
o_Value[1] <= enARdFF_2:b1.o_q
o_Value[2] <= enARdFF_2:b2.o_q
o_Value[3] <= enARdFF_2:b3.o_q
o_Value[4] <= enARdFF_2:b4.o_q
o_Value[5] <= enARdFF_2:b5.o_q
o_Value[6] <= enARdFF_2:b6.o_q
o_Value[7] <= enARdFF_2:b7.o_q


|singleCycleProcessor|eightBitRegister:pcRegister|enARdFF_2:b7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBitRegister:pcRegister|enARdFF_2:b6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBitRegister:pcRegister|enARdFF_2:b5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBitRegister:pcRegister|enARdFF_2:b4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBitRegister:pcRegister|enARdFF_2:b3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBitRegister:pcRegister|enARdFF_2:b2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBitRegister:pcRegister|enARdFF_2:b1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBitRegister:pcRegister|enARdFF_2:b0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBitAddSub:pcPlus4
i_Ai[0] => oneBitAdder:add0.i_Ai
i_Ai[1] => oneBitAdder:add1.i_Ai
i_Ai[2] => oneBitAdder:add2.i_Ai
i_Ai[3] => oneBitAdder:add3.i_Ai
i_Ai[4] => oneBitAdder:add4.i_Ai
i_Ai[5] => oneBitAdder:add5.i_Ai
i_Ai[6] => oneBitAdder:add6.i_Ai
i_Ai[7] => oneBitAdder:add7.i_Ai
i_Bi[0] => b_Comp[0].IN0
i_Bi[1] => b_Comp[1].IN0
i_Bi[2] => b_Comp[2].IN0
i_Bi[3] => b_Comp[3].IN0
i_Bi[4] => b_Comp[4].IN0
i_Bi[5] => b_Comp[5].IN0
i_Bi[6] => b_Comp[6].IN0
i_Bi[7] => b_Comp[7].IN0
i_Op => b_Comp[7].IN1
i_Op => b_Comp[6].IN1
i_Op => b_Comp[5].IN1
i_Op => b_Comp[4].IN1
i_Op => b_Comp[3].IN1
i_Op => b_Comp[2].IN1
i_Op => b_Comp[1].IN1
i_Op => b_Comp[0].IN1
i_Op => oneBitAdder:add0.i_CarryIn
o_Zero <= o_Zero.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= oneBitAdder:add7.o_CarryOut
o_Diff[0] <= oneBitAdder:add0.o_Sum
o_Diff[1] <= oneBitAdder:add1.o_Sum
o_Diff[2] <= oneBitAdder:add2.o_Sum
o_Diff[3] <= oneBitAdder:add3.o_Sum
o_Diff[4] <= oneBitAdder:add4.o_Sum
o_Diff[5] <= oneBitAdder:add5.o_Sum
o_Diff[6] <= oneBitAdder:add6.o_Sum
o_Diff[7] <= oneBitAdder:add7.o_Sum


|singleCycleProcessor|eightBitAddSub:pcPlus4|oneBitAdder:add7
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBitAddSub:pcPlus4|oneBitAdder:add6
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBitAddSub:pcPlus4|oneBitAdder:add5
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBitAddSub:pcPlus4|oneBitAdder:add4
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBitAddSub:pcPlus4|oneBitAdder:add3
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBitAddSub:pcPlus4|oneBitAdder:add2
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBitAddSub:pcPlus4|oneBitAdder:add1
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBitAddSub:pcPlus4|oneBitAdder:add0
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|instrMem:insMemory
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|singleCycleProcessor|instrMem:insMemory|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pua1:auto_generated.address_a[0]
address_a[1] => altsyncram_pua1:auto_generated.address_a[1]
address_a[2] => altsyncram_pua1:auto_generated.address_a[2]
address_a[3] => altsyncram_pua1:auto_generated.address_a[3]
address_a[4] => altsyncram_pua1:auto_generated.address_a[4]
address_a[5] => altsyncram_pua1:auto_generated.address_a[5]
address_a[6] => altsyncram_pua1:auto_generated.address_a[6]
address_a[7] => altsyncram_pua1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pua1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pua1:auto_generated.q_a[0]
q_a[1] <= altsyncram_pua1:auto_generated.q_a[1]
q_a[2] <= altsyncram_pua1:auto_generated.q_a[2]
q_a[3] <= altsyncram_pua1:auto_generated.q_a[3]
q_a[4] <= altsyncram_pua1:auto_generated.q_a[4]
q_a[5] <= altsyncram_pua1:auto_generated.q_a[5]
q_a[6] <= altsyncram_pua1:auto_generated.q_a[6]
q_a[7] <= altsyncram_pua1:auto_generated.q_a[7]
q_a[8] <= altsyncram_pua1:auto_generated.q_a[8]
q_a[9] <= altsyncram_pua1:auto_generated.q_a[9]
q_a[10] <= altsyncram_pua1:auto_generated.q_a[10]
q_a[11] <= altsyncram_pua1:auto_generated.q_a[11]
q_a[12] <= altsyncram_pua1:auto_generated.q_a[12]
q_a[13] <= altsyncram_pua1:auto_generated.q_a[13]
q_a[14] <= altsyncram_pua1:auto_generated.q_a[14]
q_a[15] <= altsyncram_pua1:auto_generated.q_a[15]
q_a[16] <= altsyncram_pua1:auto_generated.q_a[16]
q_a[17] <= altsyncram_pua1:auto_generated.q_a[17]
q_a[18] <= altsyncram_pua1:auto_generated.q_a[18]
q_a[19] <= altsyncram_pua1:auto_generated.q_a[19]
q_a[20] <= altsyncram_pua1:auto_generated.q_a[20]
q_a[21] <= altsyncram_pua1:auto_generated.q_a[21]
q_a[22] <= altsyncram_pua1:auto_generated.q_a[22]
q_a[23] <= altsyncram_pua1:auto_generated.q_a[23]
q_a[24] <= altsyncram_pua1:auto_generated.q_a[24]
q_a[25] <= altsyncram_pua1:auto_generated.q_a[25]
q_a[26] <= altsyncram_pua1:auto_generated.q_a[26]
q_a[27] <= altsyncram_pua1:auto_generated.q_a[27]
q_a[28] <= altsyncram_pua1:auto_generated.q_a[28]
q_a[29] <= altsyncram_pua1:auto_generated.q_a[29]
q_a[30] <= altsyncram_pua1:auto_generated.q_a[30]
q_a[31] <= altsyncram_pua1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|singleCycleProcessor|instrMem:insMemory|altsyncram:altsyncram_component|altsyncram_pua1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|singleCycleProcessor|shiftLeft2:lShift2J
input_instr[0] => output[2].DATAIN
input_instr[1] => output[3].DATAIN
output[0] <= <GND>
output[1] <= <GND>
output[2] <= input_instr[0].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input_instr[1].DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|controlLogicUnit:control
op[0] => lw.IN1
op[0] => sw.IN1
op[0] => bne.IN1
op[0] => rFormat.IN1
op[0] => beq.IN1
op[0] => j.IN1
op[1] => lw.IN1
op[1] => sw.IN1
op[1] => j.IN1
op[1] => rFormat.IN1
op[1] => beq.IN1
op[2] => beq.IN1
op[2] => rFormat.IN1
op[2] => lw.IN1
op[2] => sw.IN1
op[3] => sw.IN1
op[3] => rFormat.IN1
op[3] => lw.IN1
op[4] => rFormat.IN0
op[4] => lw.IN0
op[5] => lw.IN1
op[5] => rFormat.IN1
RegDst <= rFormat.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= o_ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= lw.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= o_RegWrite.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= lw.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= sw.DB_MAX_OUTPUT_PORT_TYPE
Branch <= beq.DB_MAX_OUTPUT_PORT_TYPE
BranchNotEqual <= bne.DB_MAX_OUTPUT_PORT_TYPE
Jump <= j.DB_MAX_OUTPUT_PORT_TYPE
ALUOp1 <= rFormat.DB_MAX_OUTPUT_PORT_TYPE
ALUOp0 <= beq.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|threeBit2to1Mux:regFileMux
input0[0] => oneBit2to1Mux:mux0.input0
input0[1] => oneBit2to1Mux:mux1.input0
input0[2] => oneBit2to1Mux:mux2.input0
input1[0] => oneBit2to1Mux:mux0.input1
input1[1] => oneBit2to1Mux:mux1.input1
input1[2] => oneBit2to1Mux:mux2.input1
sel => oneBit2to1Mux:mux2.sel
sel => oneBit2to1Mux:mux1.sel
sel => oneBit2to1Mux:mux0.sel
mux_out[0] <= oneBit2to1Mux:mux0.mux_out
mux_out[1] <= oneBit2to1Mux:mux1.mux_out
mux_out[2] <= oneBit2to1Mux:mux2.mux_out


|singleCycleProcessor|threeBit2to1Mux:regFileMux|oneBit2to1Mux:mux2
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|threeBit2to1Mux:regFileMux|oneBit2to1Mux:mux1
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|threeBit2to1Mux:regFileMux|oneBit2to1Mux:mux0
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile
i_clk => eightBitRegister:row7.i_clock
i_clk => eightBitRegister:row6.i_clock
i_clk => eightBitRegister:row5.i_clock
i_clk => eightBitRegister:row4.i_clock
i_clk => eightBitRegister:row3.i_clock
i_clk => eightBitRegister:row2.i_clock
i_clk => eightBitRegister:row1.i_clock
i_clk => eightBitRegister:row0.i_clock
i_resetBar => eightBitRegister:row7.i_resetBar
i_resetBar => eightBitRegister:row6.i_resetBar
i_resetBar => eightBitRegister:row5.i_resetBar
i_resetBar => eightBitRegister:row4.i_resetBar
i_resetBar => eightBitRegister:row3.i_resetBar
i_resetBar => eightBitRegister:row2.i_resetBar
i_resetBar => eightBitRegister:row1.i_resetBar
i_resetBar => eightBitRegister:row0.i_resetBar
i_load => sig_regWrite[7].IN1
i_load => sig_regWrite[6].IN1
i_load => sig_regWrite[5].IN1
i_load => sig_regWrite[4].IN1
i_load => sig_regWrite[3].IN1
i_load => sig_regWrite[2].IN1
i_load => sig_regWrite[1].IN1
i_load => sig_regWrite[0].IN1
i_readReg1[0] => eightBit8to1Mux:mux_readData1.select_in[0]
i_readReg1[1] => eightBit8to1Mux:mux_readData1.select_in[1]
i_readReg1[2] => eightBit8to1Mux:mux_readData1.select_in[2]
i_readReg2[0] => eightBit8to1Mux:mux_readData2.select_in[0]
i_readReg2[1] => eightBit8to1Mux:mux_readData2.select_in[1]
i_readReg2[2] => eightBit8to1Mux:mux_readData2.select_in[2]
i_writeRegAddr[0] => three_to_eight_decoder:decoder.A[0]
i_writeRegAddr[1] => three_to_eight_decoder:decoder.A[1]
i_writeRegAddr[2] => three_to_eight_decoder:decoder.A[2]
i_writeData[0] => eightBitRegister:row7.i_Value[0]
i_writeData[0] => eightBitRegister:row6.i_Value[0]
i_writeData[0] => eightBitRegister:row5.i_Value[0]
i_writeData[0] => eightBitRegister:row4.i_Value[0]
i_writeData[0] => eightBitRegister:row3.i_Value[0]
i_writeData[0] => eightBitRegister:row2.i_Value[0]
i_writeData[0] => eightBitRegister:row1.i_Value[0]
i_writeData[0] => eightBitRegister:row0.i_Value[0]
i_writeData[1] => eightBitRegister:row7.i_Value[1]
i_writeData[1] => eightBitRegister:row6.i_Value[1]
i_writeData[1] => eightBitRegister:row5.i_Value[1]
i_writeData[1] => eightBitRegister:row4.i_Value[1]
i_writeData[1] => eightBitRegister:row3.i_Value[1]
i_writeData[1] => eightBitRegister:row2.i_Value[1]
i_writeData[1] => eightBitRegister:row1.i_Value[1]
i_writeData[1] => eightBitRegister:row0.i_Value[1]
i_writeData[2] => eightBitRegister:row7.i_Value[2]
i_writeData[2] => eightBitRegister:row6.i_Value[2]
i_writeData[2] => eightBitRegister:row5.i_Value[2]
i_writeData[2] => eightBitRegister:row4.i_Value[2]
i_writeData[2] => eightBitRegister:row3.i_Value[2]
i_writeData[2] => eightBitRegister:row2.i_Value[2]
i_writeData[2] => eightBitRegister:row1.i_Value[2]
i_writeData[2] => eightBitRegister:row0.i_Value[2]
i_writeData[3] => eightBitRegister:row7.i_Value[3]
i_writeData[3] => eightBitRegister:row6.i_Value[3]
i_writeData[3] => eightBitRegister:row5.i_Value[3]
i_writeData[3] => eightBitRegister:row4.i_Value[3]
i_writeData[3] => eightBitRegister:row3.i_Value[3]
i_writeData[3] => eightBitRegister:row2.i_Value[3]
i_writeData[3] => eightBitRegister:row1.i_Value[3]
i_writeData[3] => eightBitRegister:row0.i_Value[3]
i_writeData[4] => eightBitRegister:row7.i_Value[4]
i_writeData[4] => eightBitRegister:row6.i_Value[4]
i_writeData[4] => eightBitRegister:row5.i_Value[4]
i_writeData[4] => eightBitRegister:row4.i_Value[4]
i_writeData[4] => eightBitRegister:row3.i_Value[4]
i_writeData[4] => eightBitRegister:row2.i_Value[4]
i_writeData[4] => eightBitRegister:row1.i_Value[4]
i_writeData[4] => eightBitRegister:row0.i_Value[4]
i_writeData[5] => eightBitRegister:row7.i_Value[5]
i_writeData[5] => eightBitRegister:row6.i_Value[5]
i_writeData[5] => eightBitRegister:row5.i_Value[5]
i_writeData[5] => eightBitRegister:row4.i_Value[5]
i_writeData[5] => eightBitRegister:row3.i_Value[5]
i_writeData[5] => eightBitRegister:row2.i_Value[5]
i_writeData[5] => eightBitRegister:row1.i_Value[5]
i_writeData[5] => eightBitRegister:row0.i_Value[5]
i_writeData[6] => eightBitRegister:row7.i_Value[6]
i_writeData[6] => eightBitRegister:row6.i_Value[6]
i_writeData[6] => eightBitRegister:row5.i_Value[6]
i_writeData[6] => eightBitRegister:row4.i_Value[6]
i_writeData[6] => eightBitRegister:row3.i_Value[6]
i_writeData[6] => eightBitRegister:row2.i_Value[6]
i_writeData[6] => eightBitRegister:row1.i_Value[6]
i_writeData[6] => eightBitRegister:row0.i_Value[6]
i_writeData[7] => eightBitRegister:row7.i_Value[7]
i_writeData[7] => eightBitRegister:row6.i_Value[7]
i_writeData[7] => eightBitRegister:row5.i_Value[7]
i_writeData[7] => eightBitRegister:row4.i_Value[7]
i_writeData[7] => eightBitRegister:row3.i_Value[7]
i_writeData[7] => eightBitRegister:row2.i_Value[7]
i_writeData[7] => eightBitRegister:row1.i_Value[7]
i_writeData[7] => eightBitRegister:row0.i_Value[7]
o_readData1[0] <= eightBit8to1Mux:mux_readData1.mux_out[0]
o_readData1[1] <= eightBit8to1Mux:mux_readData1.mux_out[1]
o_readData1[2] <= eightBit8to1Mux:mux_readData1.mux_out[2]
o_readData1[3] <= eightBit8to1Mux:mux_readData1.mux_out[3]
o_readData1[4] <= eightBit8to1Mux:mux_readData1.mux_out[4]
o_readData1[5] <= eightBit8to1Mux:mux_readData1.mux_out[5]
o_readData1[6] <= eightBit8to1Mux:mux_readData1.mux_out[6]
o_readData1[7] <= eightBit8to1Mux:mux_readData1.mux_out[7]
o_readData2[0] <= eightBit8to1Mux:mux_readData2.mux_out[0]
o_readData2[1] <= eightBit8to1Mux:mux_readData2.mux_out[1]
o_readData2[2] <= eightBit8to1Mux:mux_readData2.mux_out[2]
o_readData2[3] <= eightBit8to1Mux:mux_readData2.mux_out[3]
o_readData2[4] <= eightBit8to1Mux:mux_readData2.mux_out[4]
o_readData2[5] <= eightBit8to1Mux:mux_readData2.mux_out[5]
o_readData2[6] <= eightBit8to1Mux:mux_readData2.mux_out[6]
o_readData2[7] <= eightBit8to1Mux:mux_readData2.mux_out[7]


|singleCycleProcessor|registerFile:regFile|three_to_eight_decoder:decoder
A[0] => Y.IN1
A[0] => Y.IN1
A[0] => Y.IN1
A[0] => Y.IN1
A[0] => Y.IN1
A[0] => Y.IN1
A[0] => Y.IN1
A[0] => Y.IN1
A[1] => Y.IN0
A[1] => Y.IN0
A[1] => Y.IN0
A[1] => Y.IN0
A[2] => Y.IN1
A[2] => Y.IN1
A[2] => Y.IN1
A[2] => Y.IN1
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBit8to1Mux:mux_readData1
data_in0[0] => oneBit8to1Mux:mux0.i_0
data_in0[1] => oneBit8to1Mux:mux1.i_0
data_in0[2] => oneBit8to1Mux:mux2.i_0
data_in0[3] => oneBit8to1Mux:mux3.i_0
data_in0[4] => oneBit8to1Mux:mux4.i_0
data_in0[5] => oneBit8to1Mux:mux5.i_0
data_in0[6] => oneBit8to1Mux:mux6.i_0
data_in0[7] => oneBit8to1Mux:mux7.i_0
data_in1[0] => oneBit8to1Mux:mux0.i_1
data_in1[1] => oneBit8to1Mux:mux1.i_1
data_in1[2] => oneBit8to1Mux:mux2.i_1
data_in1[3] => oneBit8to1Mux:mux3.i_1
data_in1[4] => oneBit8to1Mux:mux4.i_1
data_in1[5] => oneBit8to1Mux:mux5.i_1
data_in1[6] => oneBit8to1Mux:mux6.i_1
data_in1[7] => oneBit8to1Mux:mux7.i_1
data_in2[0] => oneBit8to1Mux:mux0.i_2
data_in2[1] => oneBit8to1Mux:mux1.i_2
data_in2[2] => oneBit8to1Mux:mux2.i_2
data_in2[3] => oneBit8to1Mux:mux3.i_2
data_in2[4] => oneBit8to1Mux:mux4.i_2
data_in2[5] => oneBit8to1Mux:mux5.i_2
data_in2[6] => oneBit8to1Mux:mux6.i_2
data_in2[7] => oneBit8to1Mux:mux7.i_2
data_in3[0] => oneBit8to1Mux:mux0.i_3
data_in3[1] => oneBit8to1Mux:mux1.i_3
data_in3[2] => oneBit8to1Mux:mux2.i_3
data_in3[3] => oneBit8to1Mux:mux3.i_3
data_in3[4] => oneBit8to1Mux:mux4.i_3
data_in3[5] => oneBit8to1Mux:mux5.i_3
data_in3[6] => oneBit8to1Mux:mux6.i_3
data_in3[7] => oneBit8to1Mux:mux7.i_3
data_in4[0] => oneBit8to1Mux:mux0.i_4
data_in4[1] => oneBit8to1Mux:mux1.i_4
data_in4[2] => oneBit8to1Mux:mux2.i_4
data_in4[3] => oneBit8to1Mux:mux3.i_4
data_in4[4] => oneBit8to1Mux:mux4.i_4
data_in4[5] => oneBit8to1Mux:mux5.i_4
data_in4[6] => oneBit8to1Mux:mux6.i_4
data_in4[7] => oneBit8to1Mux:mux7.i_4
data_in5[0] => oneBit8to1Mux:mux0.i_5
data_in5[1] => oneBit8to1Mux:mux1.i_5
data_in5[2] => oneBit8to1Mux:mux2.i_5
data_in5[3] => oneBit8to1Mux:mux3.i_5
data_in5[4] => oneBit8to1Mux:mux4.i_5
data_in5[5] => oneBit8to1Mux:mux5.i_5
data_in5[6] => oneBit8to1Mux:mux6.i_5
data_in5[7] => oneBit8to1Mux:mux7.i_5
data_in6[0] => oneBit8to1Mux:mux0.i_6
data_in6[1] => oneBit8to1Mux:mux1.i_6
data_in6[2] => oneBit8to1Mux:mux2.i_6
data_in6[3] => oneBit8to1Mux:mux3.i_6
data_in6[4] => oneBit8to1Mux:mux4.i_6
data_in6[5] => oneBit8to1Mux:mux5.i_6
data_in6[6] => oneBit8to1Mux:mux6.i_6
data_in6[7] => oneBit8to1Mux:mux7.i_6
data_in7[0] => oneBit8to1Mux:mux0.i_7
data_in7[1] => oneBit8to1Mux:mux1.i_7
data_in7[2] => oneBit8to1Mux:mux2.i_7
data_in7[3] => oneBit8to1Mux:mux3.i_7
data_in7[4] => oneBit8to1Mux:mux4.i_7
data_in7[5] => oneBit8to1Mux:mux5.i_7
data_in7[6] => oneBit8to1Mux:mux6.i_7
data_in7[7] => oneBit8to1Mux:mux7.i_7
select_in[0] => oneBit8to1Mux:mux7.i_sel[0]
select_in[0] => oneBit8to1Mux:mux6.i_sel[0]
select_in[0] => oneBit8to1Mux:mux5.i_sel[0]
select_in[0] => oneBit8to1Mux:mux4.i_sel[0]
select_in[0] => oneBit8to1Mux:mux3.i_sel[0]
select_in[0] => oneBit8to1Mux:mux2.i_sel[0]
select_in[0] => oneBit8to1Mux:mux1.i_sel[0]
select_in[0] => oneBit8to1Mux:mux0.i_sel[0]
select_in[1] => oneBit8to1Mux:mux7.i_sel[1]
select_in[1] => oneBit8to1Mux:mux6.i_sel[1]
select_in[1] => oneBit8to1Mux:mux5.i_sel[1]
select_in[1] => oneBit8to1Mux:mux4.i_sel[1]
select_in[1] => oneBit8to1Mux:mux3.i_sel[1]
select_in[1] => oneBit8to1Mux:mux2.i_sel[1]
select_in[1] => oneBit8to1Mux:mux1.i_sel[1]
select_in[1] => oneBit8to1Mux:mux0.i_sel[1]
select_in[2] => oneBit8to1Mux:mux7.i_sel[2]
select_in[2] => oneBit8to1Mux:mux6.i_sel[2]
select_in[2] => oneBit8to1Mux:mux5.i_sel[2]
select_in[2] => oneBit8to1Mux:mux4.i_sel[2]
select_in[2] => oneBit8to1Mux:mux3.i_sel[2]
select_in[2] => oneBit8to1Mux:mux2.i_sel[2]
select_in[2] => oneBit8to1Mux:mux1.i_sel[2]
select_in[2] => oneBit8to1Mux:mux0.i_sel[2]
mux_out[0] <= oneBit8to1Mux:mux0.i_out
mux_out[1] <= oneBit8to1Mux:mux1.i_out
mux_out[2] <= oneBit8to1Mux:mux2.i_out
mux_out[3] <= oneBit8to1Mux:mux3.i_out
mux_out[4] <= oneBit8to1Mux:mux4.i_out
mux_out[5] <= oneBit8to1Mux:mux5.i_out
mux_out[6] <= oneBit8to1Mux:mux6.i_out
mux_out[7] <= oneBit8to1Mux:mux7.i_out


|singleCycleProcessor|registerFile:regFile|eightBit8to1Mux:mux_readData1|oneBit8to1Mux:mux7
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_5 => choice.IN1
i_6 => choice.IN1
i_7 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBit8to1Mux:mux_readData1|oneBit8to1Mux:mux6
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_5 => choice.IN1
i_6 => choice.IN1
i_7 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBit8to1Mux:mux_readData1|oneBit8to1Mux:mux5
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_5 => choice.IN1
i_6 => choice.IN1
i_7 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBit8to1Mux:mux_readData1|oneBit8to1Mux:mux4
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_5 => choice.IN1
i_6 => choice.IN1
i_7 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBit8to1Mux:mux_readData1|oneBit8to1Mux:mux3
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_5 => choice.IN1
i_6 => choice.IN1
i_7 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBit8to1Mux:mux_readData1|oneBit8to1Mux:mux2
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_5 => choice.IN1
i_6 => choice.IN1
i_7 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBit8to1Mux:mux_readData1|oneBit8to1Mux:mux1
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_5 => choice.IN1
i_6 => choice.IN1
i_7 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBit8to1Mux:mux_readData1|oneBit8to1Mux:mux0
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_5 => choice.IN1
i_6 => choice.IN1
i_7 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBit8to1Mux:mux_readData2
data_in0[0] => oneBit8to1Mux:mux0.i_0
data_in0[1] => oneBit8to1Mux:mux1.i_0
data_in0[2] => oneBit8to1Mux:mux2.i_0
data_in0[3] => oneBit8to1Mux:mux3.i_0
data_in0[4] => oneBit8to1Mux:mux4.i_0
data_in0[5] => oneBit8to1Mux:mux5.i_0
data_in0[6] => oneBit8to1Mux:mux6.i_0
data_in0[7] => oneBit8to1Mux:mux7.i_0
data_in1[0] => oneBit8to1Mux:mux0.i_1
data_in1[1] => oneBit8to1Mux:mux1.i_1
data_in1[2] => oneBit8to1Mux:mux2.i_1
data_in1[3] => oneBit8to1Mux:mux3.i_1
data_in1[4] => oneBit8to1Mux:mux4.i_1
data_in1[5] => oneBit8to1Mux:mux5.i_1
data_in1[6] => oneBit8to1Mux:mux6.i_1
data_in1[7] => oneBit8to1Mux:mux7.i_1
data_in2[0] => oneBit8to1Mux:mux0.i_2
data_in2[1] => oneBit8to1Mux:mux1.i_2
data_in2[2] => oneBit8to1Mux:mux2.i_2
data_in2[3] => oneBit8to1Mux:mux3.i_2
data_in2[4] => oneBit8to1Mux:mux4.i_2
data_in2[5] => oneBit8to1Mux:mux5.i_2
data_in2[6] => oneBit8to1Mux:mux6.i_2
data_in2[7] => oneBit8to1Mux:mux7.i_2
data_in3[0] => oneBit8to1Mux:mux0.i_3
data_in3[1] => oneBit8to1Mux:mux1.i_3
data_in3[2] => oneBit8to1Mux:mux2.i_3
data_in3[3] => oneBit8to1Mux:mux3.i_3
data_in3[4] => oneBit8to1Mux:mux4.i_3
data_in3[5] => oneBit8to1Mux:mux5.i_3
data_in3[6] => oneBit8to1Mux:mux6.i_3
data_in3[7] => oneBit8to1Mux:mux7.i_3
data_in4[0] => oneBit8to1Mux:mux0.i_4
data_in4[1] => oneBit8to1Mux:mux1.i_4
data_in4[2] => oneBit8to1Mux:mux2.i_4
data_in4[3] => oneBit8to1Mux:mux3.i_4
data_in4[4] => oneBit8to1Mux:mux4.i_4
data_in4[5] => oneBit8to1Mux:mux5.i_4
data_in4[6] => oneBit8to1Mux:mux6.i_4
data_in4[7] => oneBit8to1Mux:mux7.i_4
data_in5[0] => oneBit8to1Mux:mux0.i_5
data_in5[1] => oneBit8to1Mux:mux1.i_5
data_in5[2] => oneBit8to1Mux:mux2.i_5
data_in5[3] => oneBit8to1Mux:mux3.i_5
data_in5[4] => oneBit8to1Mux:mux4.i_5
data_in5[5] => oneBit8to1Mux:mux5.i_5
data_in5[6] => oneBit8to1Mux:mux6.i_5
data_in5[7] => oneBit8to1Mux:mux7.i_5
data_in6[0] => oneBit8to1Mux:mux0.i_6
data_in6[1] => oneBit8to1Mux:mux1.i_6
data_in6[2] => oneBit8to1Mux:mux2.i_6
data_in6[3] => oneBit8to1Mux:mux3.i_6
data_in6[4] => oneBit8to1Mux:mux4.i_6
data_in6[5] => oneBit8to1Mux:mux5.i_6
data_in6[6] => oneBit8to1Mux:mux6.i_6
data_in6[7] => oneBit8to1Mux:mux7.i_6
data_in7[0] => oneBit8to1Mux:mux0.i_7
data_in7[1] => oneBit8to1Mux:mux1.i_7
data_in7[2] => oneBit8to1Mux:mux2.i_7
data_in7[3] => oneBit8to1Mux:mux3.i_7
data_in7[4] => oneBit8to1Mux:mux4.i_7
data_in7[5] => oneBit8to1Mux:mux5.i_7
data_in7[6] => oneBit8to1Mux:mux6.i_7
data_in7[7] => oneBit8to1Mux:mux7.i_7
select_in[0] => oneBit8to1Mux:mux7.i_sel[0]
select_in[0] => oneBit8to1Mux:mux6.i_sel[0]
select_in[0] => oneBit8to1Mux:mux5.i_sel[0]
select_in[0] => oneBit8to1Mux:mux4.i_sel[0]
select_in[0] => oneBit8to1Mux:mux3.i_sel[0]
select_in[0] => oneBit8to1Mux:mux2.i_sel[0]
select_in[0] => oneBit8to1Mux:mux1.i_sel[0]
select_in[0] => oneBit8to1Mux:mux0.i_sel[0]
select_in[1] => oneBit8to1Mux:mux7.i_sel[1]
select_in[1] => oneBit8to1Mux:mux6.i_sel[1]
select_in[1] => oneBit8to1Mux:mux5.i_sel[1]
select_in[1] => oneBit8to1Mux:mux4.i_sel[1]
select_in[1] => oneBit8to1Mux:mux3.i_sel[1]
select_in[1] => oneBit8to1Mux:mux2.i_sel[1]
select_in[1] => oneBit8to1Mux:mux1.i_sel[1]
select_in[1] => oneBit8to1Mux:mux0.i_sel[1]
select_in[2] => oneBit8to1Mux:mux7.i_sel[2]
select_in[2] => oneBit8to1Mux:mux6.i_sel[2]
select_in[2] => oneBit8to1Mux:mux5.i_sel[2]
select_in[2] => oneBit8to1Mux:mux4.i_sel[2]
select_in[2] => oneBit8to1Mux:mux3.i_sel[2]
select_in[2] => oneBit8to1Mux:mux2.i_sel[2]
select_in[2] => oneBit8to1Mux:mux1.i_sel[2]
select_in[2] => oneBit8to1Mux:mux0.i_sel[2]
mux_out[0] <= oneBit8to1Mux:mux0.i_out
mux_out[1] <= oneBit8to1Mux:mux1.i_out
mux_out[2] <= oneBit8to1Mux:mux2.i_out
mux_out[3] <= oneBit8to1Mux:mux3.i_out
mux_out[4] <= oneBit8to1Mux:mux4.i_out
mux_out[5] <= oneBit8to1Mux:mux5.i_out
mux_out[6] <= oneBit8to1Mux:mux6.i_out
mux_out[7] <= oneBit8to1Mux:mux7.i_out


|singleCycleProcessor|registerFile:regFile|eightBit8to1Mux:mux_readData2|oneBit8to1Mux:mux7
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_5 => choice.IN1
i_6 => choice.IN1
i_7 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBit8to1Mux:mux_readData2|oneBit8to1Mux:mux6
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_5 => choice.IN1
i_6 => choice.IN1
i_7 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBit8to1Mux:mux_readData2|oneBit8to1Mux:mux5
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_5 => choice.IN1
i_6 => choice.IN1
i_7 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBit8to1Mux:mux_readData2|oneBit8to1Mux:mux4
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_5 => choice.IN1
i_6 => choice.IN1
i_7 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBit8to1Mux:mux_readData2|oneBit8to1Mux:mux3
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_5 => choice.IN1
i_6 => choice.IN1
i_7 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBit8to1Mux:mux_readData2|oneBit8to1Mux:mux2
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_5 => choice.IN1
i_6 => choice.IN1
i_7 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBit8to1Mux:mux_readData2|oneBit8to1Mux:mux1
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_5 => choice.IN1
i_6 => choice.IN1
i_7 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBit8to1Mux:mux_readData2|oneBit8to1Mux:mux0
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_5 => choice.IN1
i_6 => choice.IN1
i_7 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row7
i_resetBar => enARdFF_2:b7.i_resetBar
i_resetBar => enARdFF_2:b6.i_resetBar
i_resetBar => enARdFF_2:b5.i_resetBar
i_resetBar => enARdFF_2:b4.i_resetBar
i_resetBar => enARdFF_2:b3.i_resetBar
i_resetBar => enARdFF_2:b2.i_resetBar
i_resetBar => enARdFF_2:b1.i_resetBar
i_resetBar => enARdFF_2:b0.i_resetBar
i_load => enARdFF_2:b7.i_enable
i_load => enARdFF_2:b6.i_enable
i_load => enARdFF_2:b5.i_enable
i_load => enARdFF_2:b4.i_enable
i_load => enARdFF_2:b3.i_enable
i_load => enARdFF_2:b2.i_enable
i_load => enARdFF_2:b1.i_enable
i_load => enARdFF_2:b0.i_enable
i_clock => enARdFF_2:b7.i_clock
i_clock => enARdFF_2:b6.i_clock
i_clock => enARdFF_2:b5.i_clock
i_clock => enARdFF_2:b4.i_clock
i_clock => enARdFF_2:b3.i_clock
i_clock => enARdFF_2:b2.i_clock
i_clock => enARdFF_2:b1.i_clock
i_clock => enARdFF_2:b0.i_clock
i_Value[0] => enARdFF_2:b0.i_d
i_Value[1] => enARdFF_2:b1.i_d
i_Value[2] => enARdFF_2:b2.i_d
i_Value[3] => enARdFF_2:b3.i_d
i_Value[4] => enARdFF_2:b4.i_d
i_Value[5] => enARdFF_2:b5.i_d
i_Value[6] => enARdFF_2:b6.i_d
i_Value[7] => enARdFF_2:b7.i_d
o_Value[0] <= enARdFF_2:b0.o_q
o_Value[1] <= enARdFF_2:b1.o_q
o_Value[2] <= enARdFF_2:b2.o_q
o_Value[3] <= enARdFF_2:b3.o_q
o_Value[4] <= enARdFF_2:b4.o_q
o_Value[5] <= enARdFF_2:b5.o_q
o_Value[6] <= enARdFF_2:b6.o_q
o_Value[7] <= enARdFF_2:b7.o_q


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row7|enARdFF_2:b7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row7|enARdFF_2:b6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row7|enARdFF_2:b5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row7|enARdFF_2:b4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row7|enARdFF_2:b3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row7|enARdFF_2:b2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row7|enARdFF_2:b1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row7|enARdFF_2:b0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row6
i_resetBar => enARdFF_2:b7.i_resetBar
i_resetBar => enARdFF_2:b6.i_resetBar
i_resetBar => enARdFF_2:b5.i_resetBar
i_resetBar => enARdFF_2:b4.i_resetBar
i_resetBar => enARdFF_2:b3.i_resetBar
i_resetBar => enARdFF_2:b2.i_resetBar
i_resetBar => enARdFF_2:b1.i_resetBar
i_resetBar => enARdFF_2:b0.i_resetBar
i_load => enARdFF_2:b7.i_enable
i_load => enARdFF_2:b6.i_enable
i_load => enARdFF_2:b5.i_enable
i_load => enARdFF_2:b4.i_enable
i_load => enARdFF_2:b3.i_enable
i_load => enARdFF_2:b2.i_enable
i_load => enARdFF_2:b1.i_enable
i_load => enARdFF_2:b0.i_enable
i_clock => enARdFF_2:b7.i_clock
i_clock => enARdFF_2:b6.i_clock
i_clock => enARdFF_2:b5.i_clock
i_clock => enARdFF_2:b4.i_clock
i_clock => enARdFF_2:b3.i_clock
i_clock => enARdFF_2:b2.i_clock
i_clock => enARdFF_2:b1.i_clock
i_clock => enARdFF_2:b0.i_clock
i_Value[0] => enARdFF_2:b0.i_d
i_Value[1] => enARdFF_2:b1.i_d
i_Value[2] => enARdFF_2:b2.i_d
i_Value[3] => enARdFF_2:b3.i_d
i_Value[4] => enARdFF_2:b4.i_d
i_Value[5] => enARdFF_2:b5.i_d
i_Value[6] => enARdFF_2:b6.i_d
i_Value[7] => enARdFF_2:b7.i_d
o_Value[0] <= enARdFF_2:b0.o_q
o_Value[1] <= enARdFF_2:b1.o_q
o_Value[2] <= enARdFF_2:b2.o_q
o_Value[3] <= enARdFF_2:b3.o_q
o_Value[4] <= enARdFF_2:b4.o_q
o_Value[5] <= enARdFF_2:b5.o_q
o_Value[6] <= enARdFF_2:b6.o_q
o_Value[7] <= enARdFF_2:b7.o_q


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row6|enARdFF_2:b7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row6|enARdFF_2:b6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row6|enARdFF_2:b5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row6|enARdFF_2:b4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row6|enARdFF_2:b3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row6|enARdFF_2:b2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row6|enARdFF_2:b1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row6|enARdFF_2:b0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row5
i_resetBar => enARdFF_2:b7.i_resetBar
i_resetBar => enARdFF_2:b6.i_resetBar
i_resetBar => enARdFF_2:b5.i_resetBar
i_resetBar => enARdFF_2:b4.i_resetBar
i_resetBar => enARdFF_2:b3.i_resetBar
i_resetBar => enARdFF_2:b2.i_resetBar
i_resetBar => enARdFF_2:b1.i_resetBar
i_resetBar => enARdFF_2:b0.i_resetBar
i_load => enARdFF_2:b7.i_enable
i_load => enARdFF_2:b6.i_enable
i_load => enARdFF_2:b5.i_enable
i_load => enARdFF_2:b4.i_enable
i_load => enARdFF_2:b3.i_enable
i_load => enARdFF_2:b2.i_enable
i_load => enARdFF_2:b1.i_enable
i_load => enARdFF_2:b0.i_enable
i_clock => enARdFF_2:b7.i_clock
i_clock => enARdFF_2:b6.i_clock
i_clock => enARdFF_2:b5.i_clock
i_clock => enARdFF_2:b4.i_clock
i_clock => enARdFF_2:b3.i_clock
i_clock => enARdFF_2:b2.i_clock
i_clock => enARdFF_2:b1.i_clock
i_clock => enARdFF_2:b0.i_clock
i_Value[0] => enARdFF_2:b0.i_d
i_Value[1] => enARdFF_2:b1.i_d
i_Value[2] => enARdFF_2:b2.i_d
i_Value[3] => enARdFF_2:b3.i_d
i_Value[4] => enARdFF_2:b4.i_d
i_Value[5] => enARdFF_2:b5.i_d
i_Value[6] => enARdFF_2:b6.i_d
i_Value[7] => enARdFF_2:b7.i_d
o_Value[0] <= enARdFF_2:b0.o_q
o_Value[1] <= enARdFF_2:b1.o_q
o_Value[2] <= enARdFF_2:b2.o_q
o_Value[3] <= enARdFF_2:b3.o_q
o_Value[4] <= enARdFF_2:b4.o_q
o_Value[5] <= enARdFF_2:b5.o_q
o_Value[6] <= enARdFF_2:b6.o_q
o_Value[7] <= enARdFF_2:b7.o_q


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row5|enARdFF_2:b7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row5|enARdFF_2:b6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row5|enARdFF_2:b5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row5|enARdFF_2:b4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row5|enARdFF_2:b3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row5|enARdFF_2:b2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row5|enARdFF_2:b1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row5|enARdFF_2:b0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row4
i_resetBar => enARdFF_2:b7.i_resetBar
i_resetBar => enARdFF_2:b6.i_resetBar
i_resetBar => enARdFF_2:b5.i_resetBar
i_resetBar => enARdFF_2:b4.i_resetBar
i_resetBar => enARdFF_2:b3.i_resetBar
i_resetBar => enARdFF_2:b2.i_resetBar
i_resetBar => enARdFF_2:b1.i_resetBar
i_resetBar => enARdFF_2:b0.i_resetBar
i_load => enARdFF_2:b7.i_enable
i_load => enARdFF_2:b6.i_enable
i_load => enARdFF_2:b5.i_enable
i_load => enARdFF_2:b4.i_enable
i_load => enARdFF_2:b3.i_enable
i_load => enARdFF_2:b2.i_enable
i_load => enARdFF_2:b1.i_enable
i_load => enARdFF_2:b0.i_enable
i_clock => enARdFF_2:b7.i_clock
i_clock => enARdFF_2:b6.i_clock
i_clock => enARdFF_2:b5.i_clock
i_clock => enARdFF_2:b4.i_clock
i_clock => enARdFF_2:b3.i_clock
i_clock => enARdFF_2:b2.i_clock
i_clock => enARdFF_2:b1.i_clock
i_clock => enARdFF_2:b0.i_clock
i_Value[0] => enARdFF_2:b0.i_d
i_Value[1] => enARdFF_2:b1.i_d
i_Value[2] => enARdFF_2:b2.i_d
i_Value[3] => enARdFF_2:b3.i_d
i_Value[4] => enARdFF_2:b4.i_d
i_Value[5] => enARdFF_2:b5.i_d
i_Value[6] => enARdFF_2:b6.i_d
i_Value[7] => enARdFF_2:b7.i_d
o_Value[0] <= enARdFF_2:b0.o_q
o_Value[1] <= enARdFF_2:b1.o_q
o_Value[2] <= enARdFF_2:b2.o_q
o_Value[3] <= enARdFF_2:b3.o_q
o_Value[4] <= enARdFF_2:b4.o_q
o_Value[5] <= enARdFF_2:b5.o_q
o_Value[6] <= enARdFF_2:b6.o_q
o_Value[7] <= enARdFF_2:b7.o_q


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row4|enARdFF_2:b7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row4|enARdFF_2:b6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row4|enARdFF_2:b5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row4|enARdFF_2:b4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row4|enARdFF_2:b3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row4|enARdFF_2:b2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row4|enARdFF_2:b1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row4|enARdFF_2:b0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row3
i_resetBar => enARdFF_2:b7.i_resetBar
i_resetBar => enARdFF_2:b6.i_resetBar
i_resetBar => enARdFF_2:b5.i_resetBar
i_resetBar => enARdFF_2:b4.i_resetBar
i_resetBar => enARdFF_2:b3.i_resetBar
i_resetBar => enARdFF_2:b2.i_resetBar
i_resetBar => enARdFF_2:b1.i_resetBar
i_resetBar => enARdFF_2:b0.i_resetBar
i_load => enARdFF_2:b7.i_enable
i_load => enARdFF_2:b6.i_enable
i_load => enARdFF_2:b5.i_enable
i_load => enARdFF_2:b4.i_enable
i_load => enARdFF_2:b3.i_enable
i_load => enARdFF_2:b2.i_enable
i_load => enARdFF_2:b1.i_enable
i_load => enARdFF_2:b0.i_enable
i_clock => enARdFF_2:b7.i_clock
i_clock => enARdFF_2:b6.i_clock
i_clock => enARdFF_2:b5.i_clock
i_clock => enARdFF_2:b4.i_clock
i_clock => enARdFF_2:b3.i_clock
i_clock => enARdFF_2:b2.i_clock
i_clock => enARdFF_2:b1.i_clock
i_clock => enARdFF_2:b0.i_clock
i_Value[0] => enARdFF_2:b0.i_d
i_Value[1] => enARdFF_2:b1.i_d
i_Value[2] => enARdFF_2:b2.i_d
i_Value[3] => enARdFF_2:b3.i_d
i_Value[4] => enARdFF_2:b4.i_d
i_Value[5] => enARdFF_2:b5.i_d
i_Value[6] => enARdFF_2:b6.i_d
i_Value[7] => enARdFF_2:b7.i_d
o_Value[0] <= enARdFF_2:b0.o_q
o_Value[1] <= enARdFF_2:b1.o_q
o_Value[2] <= enARdFF_2:b2.o_q
o_Value[3] <= enARdFF_2:b3.o_q
o_Value[4] <= enARdFF_2:b4.o_q
o_Value[5] <= enARdFF_2:b5.o_q
o_Value[6] <= enARdFF_2:b6.o_q
o_Value[7] <= enARdFF_2:b7.o_q


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row3|enARdFF_2:b7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row3|enARdFF_2:b6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row3|enARdFF_2:b5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row3|enARdFF_2:b4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row3|enARdFF_2:b3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row3|enARdFF_2:b2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row3|enARdFF_2:b1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row3|enARdFF_2:b0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row2
i_resetBar => enARdFF_2:b7.i_resetBar
i_resetBar => enARdFF_2:b6.i_resetBar
i_resetBar => enARdFF_2:b5.i_resetBar
i_resetBar => enARdFF_2:b4.i_resetBar
i_resetBar => enARdFF_2:b3.i_resetBar
i_resetBar => enARdFF_2:b2.i_resetBar
i_resetBar => enARdFF_2:b1.i_resetBar
i_resetBar => enARdFF_2:b0.i_resetBar
i_load => enARdFF_2:b7.i_enable
i_load => enARdFF_2:b6.i_enable
i_load => enARdFF_2:b5.i_enable
i_load => enARdFF_2:b4.i_enable
i_load => enARdFF_2:b3.i_enable
i_load => enARdFF_2:b2.i_enable
i_load => enARdFF_2:b1.i_enable
i_load => enARdFF_2:b0.i_enable
i_clock => enARdFF_2:b7.i_clock
i_clock => enARdFF_2:b6.i_clock
i_clock => enARdFF_2:b5.i_clock
i_clock => enARdFF_2:b4.i_clock
i_clock => enARdFF_2:b3.i_clock
i_clock => enARdFF_2:b2.i_clock
i_clock => enARdFF_2:b1.i_clock
i_clock => enARdFF_2:b0.i_clock
i_Value[0] => enARdFF_2:b0.i_d
i_Value[1] => enARdFF_2:b1.i_d
i_Value[2] => enARdFF_2:b2.i_d
i_Value[3] => enARdFF_2:b3.i_d
i_Value[4] => enARdFF_2:b4.i_d
i_Value[5] => enARdFF_2:b5.i_d
i_Value[6] => enARdFF_2:b6.i_d
i_Value[7] => enARdFF_2:b7.i_d
o_Value[0] <= enARdFF_2:b0.o_q
o_Value[1] <= enARdFF_2:b1.o_q
o_Value[2] <= enARdFF_2:b2.o_q
o_Value[3] <= enARdFF_2:b3.o_q
o_Value[4] <= enARdFF_2:b4.o_q
o_Value[5] <= enARdFF_2:b5.o_q
o_Value[6] <= enARdFF_2:b6.o_q
o_Value[7] <= enARdFF_2:b7.o_q


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row2|enARdFF_2:b7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row2|enARdFF_2:b6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row2|enARdFF_2:b5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row2|enARdFF_2:b4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row2|enARdFF_2:b3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row2|enARdFF_2:b2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row2|enARdFF_2:b1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row2|enARdFF_2:b0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row1
i_resetBar => enARdFF_2:b7.i_resetBar
i_resetBar => enARdFF_2:b6.i_resetBar
i_resetBar => enARdFF_2:b5.i_resetBar
i_resetBar => enARdFF_2:b4.i_resetBar
i_resetBar => enARdFF_2:b3.i_resetBar
i_resetBar => enARdFF_2:b2.i_resetBar
i_resetBar => enARdFF_2:b1.i_resetBar
i_resetBar => enARdFF_2:b0.i_resetBar
i_load => enARdFF_2:b7.i_enable
i_load => enARdFF_2:b6.i_enable
i_load => enARdFF_2:b5.i_enable
i_load => enARdFF_2:b4.i_enable
i_load => enARdFF_2:b3.i_enable
i_load => enARdFF_2:b2.i_enable
i_load => enARdFF_2:b1.i_enable
i_load => enARdFF_2:b0.i_enable
i_clock => enARdFF_2:b7.i_clock
i_clock => enARdFF_2:b6.i_clock
i_clock => enARdFF_2:b5.i_clock
i_clock => enARdFF_2:b4.i_clock
i_clock => enARdFF_2:b3.i_clock
i_clock => enARdFF_2:b2.i_clock
i_clock => enARdFF_2:b1.i_clock
i_clock => enARdFF_2:b0.i_clock
i_Value[0] => enARdFF_2:b0.i_d
i_Value[1] => enARdFF_2:b1.i_d
i_Value[2] => enARdFF_2:b2.i_d
i_Value[3] => enARdFF_2:b3.i_d
i_Value[4] => enARdFF_2:b4.i_d
i_Value[5] => enARdFF_2:b5.i_d
i_Value[6] => enARdFF_2:b6.i_d
i_Value[7] => enARdFF_2:b7.i_d
o_Value[0] <= enARdFF_2:b0.o_q
o_Value[1] <= enARdFF_2:b1.o_q
o_Value[2] <= enARdFF_2:b2.o_q
o_Value[3] <= enARdFF_2:b3.o_q
o_Value[4] <= enARdFF_2:b4.o_q
o_Value[5] <= enARdFF_2:b5.o_q
o_Value[6] <= enARdFF_2:b6.o_q
o_Value[7] <= enARdFF_2:b7.o_q


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row1|enARdFF_2:b7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row1|enARdFF_2:b6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row1|enARdFF_2:b5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row1|enARdFF_2:b4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row1|enARdFF_2:b3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row1|enARdFF_2:b2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row1|enARdFF_2:b1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row1|enARdFF_2:b0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row0
i_resetBar => enARdFF_2:b7.i_resetBar
i_resetBar => enARdFF_2:b6.i_resetBar
i_resetBar => enARdFF_2:b5.i_resetBar
i_resetBar => enARdFF_2:b4.i_resetBar
i_resetBar => enARdFF_2:b3.i_resetBar
i_resetBar => enARdFF_2:b2.i_resetBar
i_resetBar => enARdFF_2:b1.i_resetBar
i_resetBar => enARdFF_2:b0.i_resetBar
i_load => enARdFF_2:b7.i_enable
i_load => enARdFF_2:b6.i_enable
i_load => enARdFF_2:b5.i_enable
i_load => enARdFF_2:b4.i_enable
i_load => enARdFF_2:b3.i_enable
i_load => enARdFF_2:b2.i_enable
i_load => enARdFF_2:b1.i_enable
i_load => enARdFF_2:b0.i_enable
i_clock => enARdFF_2:b7.i_clock
i_clock => enARdFF_2:b6.i_clock
i_clock => enARdFF_2:b5.i_clock
i_clock => enARdFF_2:b4.i_clock
i_clock => enARdFF_2:b3.i_clock
i_clock => enARdFF_2:b2.i_clock
i_clock => enARdFF_2:b1.i_clock
i_clock => enARdFF_2:b0.i_clock
i_Value[0] => enARdFF_2:b0.i_d
i_Value[1] => enARdFF_2:b1.i_d
i_Value[2] => enARdFF_2:b2.i_d
i_Value[3] => enARdFF_2:b3.i_d
i_Value[4] => enARdFF_2:b4.i_d
i_Value[5] => enARdFF_2:b5.i_d
i_Value[6] => enARdFF_2:b6.i_d
i_Value[7] => enARdFF_2:b7.i_d
o_Value[0] <= enARdFF_2:b0.o_q
o_Value[1] <= enARdFF_2:b1.o_q
o_Value[2] <= enARdFF_2:b2.o_q
o_Value[3] <= enARdFF_2:b3.o_q
o_Value[4] <= enARdFF_2:b4.o_q
o_Value[5] <= enARdFF_2:b5.o_q
o_Value[6] <= enARdFF_2:b6.o_q
o_Value[7] <= enARdFF_2:b7.o_q


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row0|enARdFF_2:b7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row0|enARdFF_2:b6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row0|enARdFF_2:b5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row0|enARdFF_2:b4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row0|enARdFF_2:b3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row0|enARdFF_2:b2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row0|enARdFF_2:b1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|registerFile:regFile|eightBitRegister:row0|enARdFF_2:b0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|ALUControlUnit:aluCtrl
ALUOp[0] => sig_op1.IN1
ALUOp[0] => sig_op0.IN1
ALUOp[0] => sig_op1.IN0
ALUOp[1] => sig_op2.IN0
ALUOp[1] => sig_op1.IN1
ALUOp[1] => sig_op1.IN0
F[0] => sig_op2.IN1
F[0] => sig_op1.IN1
F[1] => sig_op2.IN1
F[2] => sig_op2.IN1
F[2] => sig_op1.IN1
F[3] => sig_op2.IN1
F[3] => sig_op1.IN1
F[4] => ~NO_FANOUT~
F[5] => ~NO_FANOUT~
Op[0] <= sig_op0.DB_MAX_OUTPUT_PORT_TYPE
Op[1] <= sig_op1.DB_MAX_OUTPUT_PORT_TYPE
Op[2] <= sig_op2.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:aluMux
input0[0] => oneBit2to1Mux:mux0.input0
input0[1] => oneBit2to1Mux:mux1.input0
input0[2] => oneBit2to1Mux:mux2.input0
input0[3] => oneBit2to1Mux:mux3.input0
input0[4] => oneBit2to1Mux:mux4.input0
input0[5] => oneBit2to1Mux:mux5.input0
input0[6] => oneBit2to1Mux:mux6.input0
input0[7] => oneBit2to1Mux:mux7.input0
input1[0] => oneBit2to1Mux:mux0.input1
input1[1] => oneBit2to1Mux:mux1.input1
input1[2] => oneBit2to1Mux:mux2.input1
input1[3] => oneBit2to1Mux:mux3.input1
input1[4] => oneBit2to1Mux:mux4.input1
input1[5] => oneBit2to1Mux:mux5.input1
input1[6] => oneBit2to1Mux:mux6.input1
input1[7] => oneBit2to1Mux:mux7.input1
sel => oneBit2to1Mux:mux0.sel
sel => oneBit2to1Mux:mux1.sel
sel => oneBit2to1Mux:mux2.sel
sel => oneBit2to1Mux:mux3.sel
sel => oneBit2to1Mux:mux4.sel
sel => oneBit2to1Mux:mux5.sel
sel => oneBit2to1Mux:mux6.sel
sel => oneBit2to1Mux:mux7.sel
mux_out[0] <= oneBit2to1Mux:mux0.mux_out
mux_out[1] <= oneBit2to1Mux:mux1.mux_out
mux_out[2] <= oneBit2to1Mux:mux2.mux_out
mux_out[3] <= oneBit2to1Mux:mux3.mux_out
mux_out[4] <= oneBit2to1Mux:mux4.mux_out
mux_out[5] <= oneBit2to1Mux:mux5.mux_out
mux_out[6] <= oneBit2to1Mux:mux6.mux_out
mux_out[7] <= oneBit2to1Mux:mux7.mux_out


|singleCycleProcessor|eightBit2to1Mux:aluMux|oneBit2to1Mux:mux0
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:aluMux|oneBit2to1Mux:mux1
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:aluMux|oneBit2to1Mux:mux2
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:aluMux|oneBit2to1Mux:mux3
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:aluMux|oneBit2to1Mux:mux4
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:aluMux|oneBit2to1Mux:mux5
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:aluMux|oneBit2to1Mux:mux6
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:aluMux|oneBit2to1Mux:mux7
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|alu:arithmeticUnit
rData1[0] => sig_andOut[0].IN0
rData1[0] => sig_orOut[0].IN0
rData1[0] => eightBitAddSub:addSub.i_Ai[0]
rData1[0] => eightBitComparator:comp.i_Ai[0]
rData1[1] => sig_andOut[1].IN0
rData1[1] => sig_orOut[1].IN0
rData1[1] => eightBitAddSub:addSub.i_Ai[1]
rData1[1] => eightBitComparator:comp.i_Ai[1]
rData1[2] => sig_andOut[2].IN0
rData1[2] => sig_orOut[2].IN0
rData1[2] => eightBitAddSub:addSub.i_Ai[2]
rData1[2] => eightBitComparator:comp.i_Ai[2]
rData1[3] => sig_andOut[3].IN0
rData1[3] => sig_orOut[3].IN0
rData1[3] => eightBitAddSub:addSub.i_Ai[3]
rData1[3] => eightBitComparator:comp.i_Ai[3]
rData1[4] => sig_andOut[4].IN0
rData1[4] => sig_orOut[4].IN0
rData1[4] => eightBitAddSub:addSub.i_Ai[4]
rData1[4] => eightBitComparator:comp.i_Ai[4]
rData1[5] => sig_andOut[5].IN0
rData1[5] => sig_orOut[5].IN0
rData1[5] => eightBitAddSub:addSub.i_Ai[5]
rData1[5] => eightBitComparator:comp.i_Ai[5]
rData1[6] => sig_andOut[6].IN0
rData1[6] => sig_orOut[6].IN0
rData1[6] => eightBitAddSub:addSub.i_Ai[6]
rData1[6] => eightBitComparator:comp.i_Ai[6]
rData1[7] => sig_andOut[7].IN0
rData1[7] => sig_orOut[7].IN0
rData1[7] => eightBitAddSub:addSub.i_Ai[7]
rData1[7] => eightBitComparator:comp.i_Ai[7]
rData2[0] => sig_andOut[0].IN1
rData2[0] => sig_orOut[0].IN1
rData2[0] => eightBitAddSub:addSub.i_Bi[0]
rData2[0] => eightBitComparator:comp.i_Bi[0]
rData2[1] => sig_andOut[1].IN1
rData2[1] => sig_orOut[1].IN1
rData2[1] => eightBitAddSub:addSub.i_Bi[1]
rData2[1] => eightBitComparator:comp.i_Bi[1]
rData2[2] => sig_andOut[2].IN1
rData2[2] => sig_orOut[2].IN1
rData2[2] => eightBitAddSub:addSub.i_Bi[2]
rData2[2] => eightBitComparator:comp.i_Bi[2]
rData2[3] => sig_andOut[3].IN1
rData2[3] => sig_orOut[3].IN1
rData2[3] => eightBitAddSub:addSub.i_Bi[3]
rData2[3] => eightBitComparator:comp.i_Bi[3]
rData2[4] => sig_andOut[4].IN1
rData2[4] => sig_orOut[4].IN1
rData2[4] => eightBitAddSub:addSub.i_Bi[4]
rData2[4] => eightBitComparator:comp.i_Bi[4]
rData2[5] => sig_andOut[5].IN1
rData2[5] => sig_orOut[5].IN1
rData2[5] => eightBitAddSub:addSub.i_Bi[5]
rData2[5] => eightBitComparator:comp.i_Bi[5]
rData2[6] => sig_andOut[6].IN1
rData2[6] => sig_orOut[6].IN1
rData2[6] => eightBitAddSub:addSub.i_Bi[6]
rData2[6] => eightBitComparator:comp.i_Bi[6]
rData2[7] => sig_andOut[7].IN1
rData2[7] => sig_orOut[7].IN1
rData2[7] => eightBitAddSub:addSub.i_Bi[7]
rData2[7] => eightBitComparator:comp.i_Bi[7]
Op[0] => eightBitAddSub:addSub.i_Op
Op[0] => eightBit5to1Mux:mux.select_in[0]
Op[1] => eightBit5to1Mux:mux.select_in[1]
Op[2] => eightBit5to1Mux:mux.select_in[2]
ALUResult[0] <= eightBit5to1Mux:mux.mux_out[0]
ALUResult[1] <= eightBit5to1Mux:mux.mux_out[1]
ALUResult[2] <= eightBit5to1Mux:mux.mux_out[2]
ALUResult[3] <= eightBit5to1Mux:mux.mux_out[3]
ALUResult[4] <= eightBit5to1Mux:mux.mux_out[4]
ALUResult[5] <= eightBit5to1Mux:mux.mux_out[5]
ALUResult[6] <= eightBit5to1Mux:mux.mux_out[6]
ALUResult[7] <= eightBit5to1Mux:mux.mux_out[7]
Zero <= eightBitAddSub:addSub.o_Zero


|singleCycleProcessor|alu:arithmeticUnit|eightBitAddSub:addSub
i_Ai[0] => oneBitAdder:add0.i_Ai
i_Ai[1] => oneBitAdder:add1.i_Ai
i_Ai[2] => oneBitAdder:add2.i_Ai
i_Ai[3] => oneBitAdder:add3.i_Ai
i_Ai[4] => oneBitAdder:add4.i_Ai
i_Ai[5] => oneBitAdder:add5.i_Ai
i_Ai[6] => oneBitAdder:add6.i_Ai
i_Ai[7] => oneBitAdder:add7.i_Ai
i_Bi[0] => b_Comp[0].IN0
i_Bi[1] => b_Comp[1].IN0
i_Bi[2] => b_Comp[2].IN0
i_Bi[3] => b_Comp[3].IN0
i_Bi[4] => b_Comp[4].IN0
i_Bi[5] => b_Comp[5].IN0
i_Bi[6] => b_Comp[6].IN0
i_Bi[7] => b_Comp[7].IN0
i_Op => b_Comp[7].IN1
i_Op => b_Comp[6].IN1
i_Op => b_Comp[5].IN1
i_Op => b_Comp[4].IN1
i_Op => b_Comp[3].IN1
i_Op => b_Comp[2].IN1
i_Op => b_Comp[1].IN1
i_Op => b_Comp[0].IN1
i_Op => oneBitAdder:add0.i_CarryIn
o_Zero <= o_Zero.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= oneBitAdder:add7.o_CarryOut
o_Diff[0] <= oneBitAdder:add0.o_Sum
o_Diff[1] <= oneBitAdder:add1.o_Sum
o_Diff[2] <= oneBitAdder:add2.o_Sum
o_Diff[3] <= oneBitAdder:add3.o_Sum
o_Diff[4] <= oneBitAdder:add4.o_Sum
o_Diff[5] <= oneBitAdder:add5.o_Sum
o_Diff[6] <= oneBitAdder:add6.o_Sum
o_Diff[7] <= oneBitAdder:add7.o_Sum


|singleCycleProcessor|alu:arithmeticUnit|eightBitAddSub:addSub|oneBitAdder:add7
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|alu:arithmeticUnit|eightBitAddSub:addSub|oneBitAdder:add6
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|alu:arithmeticUnit|eightBitAddSub:addSub|oneBitAdder:add5
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|alu:arithmeticUnit|eightBitAddSub:addSub|oneBitAdder:add4
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|alu:arithmeticUnit|eightBitAddSub:addSub|oneBitAdder:add3
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|alu:arithmeticUnit|eightBitAddSub:addSub|oneBitAdder:add2
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|alu:arithmeticUnit|eightBitAddSub:addSub|oneBitAdder:add1
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|alu:arithmeticUnit|eightBitAddSub:addSub|oneBitAdder:add0
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|alu:arithmeticUnit|eightBitComparator:comp
i_Ai[0] => oneBitComparator:comp0.i_Ai
i_Ai[1] => oneBitComparator:comp1.i_Ai
i_Ai[2] => oneBitComparator:comp2.i_Ai
i_Ai[3] => oneBitComparator:comp3.i_Ai
i_Ai[4] => oneBitComparator:comp4.i_Ai
i_Ai[5] => oneBitComparator:comp5.i_Ai
i_Ai[6] => oneBitComparator:comp6.i_Ai
i_Ai[7] => oneBitComparator:comp7.i_Ai
i_Bi[0] => oneBitComparator:comp0.i_Bi
i_Bi[1] => oneBitComparator:comp1.i_Bi
i_Bi[2] => oneBitComparator:comp2.i_Bi
i_Bi[3] => oneBitComparator:comp3.i_Bi
i_Bi[4] => oneBitComparator:comp4.i_Bi
i_Bi[5] => oneBitComparator:comp5.i_Bi
i_Bi[6] => oneBitComparator:comp6.i_Bi
i_Bi[7] => oneBitComparator:comp7.i_Bi
o_GT[0] <= oneBitComparator:comp0.o_GT
o_GT[1] <= <GND>
o_GT[2] <= <GND>
o_GT[3] <= <GND>
o_GT[4] <= <GND>
o_GT[5] <= <GND>
o_GT[6] <= <GND>
o_GT[7] <= <GND>
o_LT[0] <= oneBitComparator:comp0.o_LT
o_LT[1] <= <GND>
o_LT[2] <= <GND>
o_LT[3] <= <GND>
o_LT[4] <= <GND>
o_LT[5] <= <GND>
o_LT[6] <= <GND>
o_LT[7] <= <GND>
o_EQ[0] <= o_EQ.DB_MAX_OUTPUT_PORT_TYPE
o_EQ[1] <= <GND>
o_EQ[2] <= <GND>
o_EQ[3] <= <GND>
o_EQ[4] <= <GND>
o_EQ[5] <= <GND>
o_EQ[6] <= <GND>
o_EQ[7] <= <GND>


|singleCycleProcessor|alu:arithmeticUnit|eightBitComparator:comp|oneBitComparator:comp7
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|alu:arithmeticUnit|eightBitComparator:comp|oneBitComparator:comp6
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|alu:arithmeticUnit|eightBitComparator:comp|oneBitComparator:comp5
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|alu:arithmeticUnit|eightBitComparator:comp|oneBitComparator:comp4
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|alu:arithmeticUnit|eightBitComparator:comp|oneBitComparator:comp3
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|alu:arithmeticUnit|eightBitComparator:comp|oneBitComparator:comp2
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|alu:arithmeticUnit|eightBitComparator:comp|oneBitComparator:comp1
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|alu:arithmeticUnit|eightBitComparator:comp|oneBitComparator:comp0
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|alu:arithmeticUnit|eightBit5to1Mux:mux
data_in0[0] => oneBit5to1Mux:mux0.i_0
data_in0[1] => oneBit5to1Mux:mux1.i_0
data_in0[2] => oneBit5to1Mux:mux2.i_0
data_in0[3] => oneBit5to1Mux:mux3.i_0
data_in0[4] => oneBit5to1Mux:mux4.i_0
data_in0[5] => oneBit5to1Mux:mux5.i_0
data_in0[6] => oneBit5to1Mux:mux6.i_0
data_in0[7] => oneBit5to1Mux:mux7.i_0
data_in1[0] => oneBit5to1Mux:mux0.i_1
data_in1[1] => oneBit5to1Mux:mux1.i_1
data_in1[2] => oneBit5to1Mux:mux2.i_1
data_in1[3] => oneBit5to1Mux:mux3.i_1
data_in1[4] => oneBit5to1Mux:mux4.i_1
data_in1[5] => oneBit5to1Mux:mux5.i_1
data_in1[6] => oneBit5to1Mux:mux6.i_1
data_in1[7] => oneBit5to1Mux:mux7.i_1
data_in2[0] => oneBit5to1Mux:mux0.i_2
data_in2[1] => oneBit5to1Mux:mux1.i_2
data_in2[2] => oneBit5to1Mux:mux2.i_2
data_in2[3] => oneBit5to1Mux:mux3.i_2
data_in2[4] => oneBit5to1Mux:mux4.i_2
data_in2[5] => oneBit5to1Mux:mux5.i_2
data_in2[6] => oneBit5to1Mux:mux6.i_2
data_in2[7] => oneBit5to1Mux:mux7.i_2
data_in3[0] => oneBit5to1Mux:mux0.i_3
data_in3[1] => oneBit5to1Mux:mux1.i_3
data_in3[2] => oneBit5to1Mux:mux2.i_3
data_in3[3] => oneBit5to1Mux:mux3.i_3
data_in3[4] => oneBit5to1Mux:mux4.i_3
data_in3[5] => oneBit5to1Mux:mux5.i_3
data_in3[6] => oneBit5to1Mux:mux6.i_3
data_in3[7] => oneBit5to1Mux:mux7.i_3
data_in4[0] => oneBit5to1Mux:mux0.i_4
data_in4[1] => oneBit5to1Mux:mux1.i_4
data_in4[2] => oneBit5to1Mux:mux2.i_4
data_in4[3] => oneBit5to1Mux:mux3.i_4
data_in4[4] => oneBit5to1Mux:mux4.i_4
data_in4[5] => oneBit5to1Mux:mux5.i_4
data_in4[6] => oneBit5to1Mux:mux6.i_4
data_in4[7] => oneBit5to1Mux:mux7.i_4
select_in[0] => oneBit5to1Mux:mux7.i_sel[0]
select_in[0] => oneBit5to1Mux:mux6.i_sel[0]
select_in[0] => oneBit5to1Mux:mux5.i_sel[0]
select_in[0] => oneBit5to1Mux:mux4.i_sel[0]
select_in[0] => oneBit5to1Mux:mux3.i_sel[0]
select_in[0] => oneBit5to1Mux:mux2.i_sel[0]
select_in[0] => oneBit5to1Mux:mux1.i_sel[0]
select_in[0] => oneBit5to1Mux:mux0.i_sel[0]
select_in[1] => oneBit5to1Mux:mux7.i_sel[1]
select_in[1] => oneBit5to1Mux:mux6.i_sel[1]
select_in[1] => oneBit5to1Mux:mux5.i_sel[1]
select_in[1] => oneBit5to1Mux:mux4.i_sel[1]
select_in[1] => oneBit5to1Mux:mux3.i_sel[1]
select_in[1] => oneBit5to1Mux:mux2.i_sel[1]
select_in[1] => oneBit5to1Mux:mux1.i_sel[1]
select_in[1] => oneBit5to1Mux:mux0.i_sel[1]
select_in[2] => oneBit5to1Mux:mux7.i_sel[2]
select_in[2] => oneBit5to1Mux:mux6.i_sel[2]
select_in[2] => oneBit5to1Mux:mux5.i_sel[2]
select_in[2] => oneBit5to1Mux:mux4.i_sel[2]
select_in[2] => oneBit5to1Mux:mux3.i_sel[2]
select_in[2] => oneBit5to1Mux:mux2.i_sel[2]
select_in[2] => oneBit5to1Mux:mux1.i_sel[2]
select_in[2] => oneBit5to1Mux:mux0.i_sel[2]
mux_out[0] <= oneBit5to1Mux:mux0.i_out
mux_out[1] <= oneBit5to1Mux:mux1.i_out
mux_out[2] <= oneBit5to1Mux:mux2.i_out
mux_out[3] <= oneBit5to1Mux:mux3.i_out
mux_out[4] <= oneBit5to1Mux:mux4.i_out
mux_out[5] <= oneBit5to1Mux:mux5.i_out
mux_out[6] <= oneBit5to1Mux:mux6.i_out
mux_out[7] <= oneBit5to1Mux:mux7.i_out


|singleCycleProcessor|alu:arithmeticUnit|eightBit5to1Mux:mux|oneBit5to1Mux:mux7
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|alu:arithmeticUnit|eightBit5to1Mux:mux|oneBit5to1Mux:mux6
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|alu:arithmeticUnit|eightBit5to1Mux:mux|oneBit5to1Mux:mux5
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|alu:arithmeticUnit|eightBit5to1Mux:mux|oneBit5to1Mux:mux4
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|alu:arithmeticUnit|eightBit5to1Mux:mux|oneBit5to1Mux:mux3
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|alu:arithmeticUnit|eightBit5to1Mux:mux|oneBit5to1Mux:mux2
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|alu:arithmeticUnit|eightBit5to1Mux:mux|oneBit5to1Mux:mux1
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|alu:arithmeticUnit|eightBit5to1Mux:mux|oneBit5to1Mux:mux0
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|shiftLeft2_eightBits:branchShift
input_instr[0] => output[2].DATAIN
input_instr[1] => output[3].DATAIN
input_instr[2] => output[4].DATAIN
input_instr[3] => output[5].DATAIN
input_instr[4] => output[6].DATAIN
input_instr[5] => output[7].DATAIN
input_instr[6] => ~NO_FANOUT~
input_instr[7] => ~NO_FANOUT~
output[0] <= <GND>
output[1] <= <GND>
output[2] <= input_instr[0].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input_instr[1].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input_instr[2].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input_instr[3].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input_instr[4].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input_instr[5].DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBitAddSub:branchALU
i_Ai[0] => oneBitAdder:add0.i_Ai
i_Ai[1] => oneBitAdder:add1.i_Ai
i_Ai[2] => oneBitAdder:add2.i_Ai
i_Ai[3] => oneBitAdder:add3.i_Ai
i_Ai[4] => oneBitAdder:add4.i_Ai
i_Ai[5] => oneBitAdder:add5.i_Ai
i_Ai[6] => oneBitAdder:add6.i_Ai
i_Ai[7] => oneBitAdder:add7.i_Ai
i_Bi[0] => b_Comp[0].IN0
i_Bi[1] => b_Comp[1].IN0
i_Bi[2] => b_Comp[2].IN0
i_Bi[3] => b_Comp[3].IN0
i_Bi[4] => b_Comp[4].IN0
i_Bi[5] => b_Comp[5].IN0
i_Bi[6] => b_Comp[6].IN0
i_Bi[7] => b_Comp[7].IN0
i_Op => b_Comp[7].IN1
i_Op => b_Comp[6].IN1
i_Op => b_Comp[5].IN1
i_Op => b_Comp[4].IN1
i_Op => b_Comp[3].IN1
i_Op => b_Comp[2].IN1
i_Op => b_Comp[1].IN1
i_Op => b_Comp[0].IN1
i_Op => oneBitAdder:add0.i_CarryIn
o_Zero <= o_Zero.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= oneBitAdder:add7.o_CarryOut
o_Diff[0] <= oneBitAdder:add0.o_Sum
o_Diff[1] <= oneBitAdder:add1.o_Sum
o_Diff[2] <= oneBitAdder:add2.o_Sum
o_Diff[3] <= oneBitAdder:add3.o_Sum
o_Diff[4] <= oneBitAdder:add4.o_Sum
o_Diff[5] <= oneBitAdder:add5.o_Sum
o_Diff[6] <= oneBitAdder:add6.o_Sum
o_Diff[7] <= oneBitAdder:add7.o_Sum


|singleCycleProcessor|eightBitAddSub:branchALU|oneBitAdder:add7
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBitAddSub:branchALU|oneBitAdder:add6
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBitAddSub:branchALU|oneBitAdder:add5
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBitAddSub:branchALU|oneBitAdder:add4
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBitAddSub:branchALU|oneBitAdder:add3
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBitAddSub:branchALU|oneBitAdder:add2
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBitAddSub:branchALU|oneBitAdder:add1
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBitAddSub:branchALU|oneBitAdder:add0
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:branchMux
input0[0] => oneBit2to1Mux:mux0.input0
input0[1] => oneBit2to1Mux:mux1.input0
input0[2] => oneBit2to1Mux:mux2.input0
input0[3] => oneBit2to1Mux:mux3.input0
input0[4] => oneBit2to1Mux:mux4.input0
input0[5] => oneBit2to1Mux:mux5.input0
input0[6] => oneBit2to1Mux:mux6.input0
input0[7] => oneBit2to1Mux:mux7.input0
input1[0] => oneBit2to1Mux:mux0.input1
input1[1] => oneBit2to1Mux:mux1.input1
input1[2] => oneBit2to1Mux:mux2.input1
input1[3] => oneBit2to1Mux:mux3.input1
input1[4] => oneBit2to1Mux:mux4.input1
input1[5] => oneBit2to1Mux:mux5.input1
input1[6] => oneBit2to1Mux:mux6.input1
input1[7] => oneBit2to1Mux:mux7.input1
sel => oneBit2to1Mux:mux0.sel
sel => oneBit2to1Mux:mux1.sel
sel => oneBit2to1Mux:mux2.sel
sel => oneBit2to1Mux:mux3.sel
sel => oneBit2to1Mux:mux4.sel
sel => oneBit2to1Mux:mux5.sel
sel => oneBit2to1Mux:mux6.sel
sel => oneBit2to1Mux:mux7.sel
mux_out[0] <= oneBit2to1Mux:mux0.mux_out
mux_out[1] <= oneBit2to1Mux:mux1.mux_out
mux_out[2] <= oneBit2to1Mux:mux2.mux_out
mux_out[3] <= oneBit2to1Mux:mux3.mux_out
mux_out[4] <= oneBit2to1Mux:mux4.mux_out
mux_out[5] <= oneBit2to1Mux:mux5.mux_out
mux_out[6] <= oneBit2to1Mux:mux6.mux_out
mux_out[7] <= oneBit2to1Mux:mux7.mux_out


|singleCycleProcessor|eightBit2to1Mux:branchMux|oneBit2to1Mux:mux0
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:branchMux|oneBit2to1Mux:mux1
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:branchMux|oneBit2to1Mux:mux2
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:branchMux|oneBit2to1Mux:mux3
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:branchMux|oneBit2to1Mux:mux4
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:branchMux|oneBit2to1Mux:mux5
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:branchMux|oneBit2to1Mux:mux6
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:branchMux|oneBit2to1Mux:mux7
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:jumpMux
input0[0] => oneBit2to1Mux:mux0.input0
input0[1] => oneBit2to1Mux:mux1.input0
input0[2] => oneBit2to1Mux:mux2.input0
input0[3] => oneBit2to1Mux:mux3.input0
input0[4] => oneBit2to1Mux:mux4.input0
input0[5] => oneBit2to1Mux:mux5.input0
input0[6] => oneBit2to1Mux:mux6.input0
input0[7] => oneBit2to1Mux:mux7.input0
input1[0] => oneBit2to1Mux:mux0.input1
input1[1] => oneBit2to1Mux:mux1.input1
input1[2] => oneBit2to1Mux:mux2.input1
input1[3] => oneBit2to1Mux:mux3.input1
input1[4] => oneBit2to1Mux:mux4.input1
input1[5] => oneBit2to1Mux:mux5.input1
input1[6] => oneBit2to1Mux:mux6.input1
input1[7] => oneBit2to1Mux:mux7.input1
sel => oneBit2to1Mux:mux0.sel
sel => oneBit2to1Mux:mux1.sel
sel => oneBit2to1Mux:mux2.sel
sel => oneBit2to1Mux:mux3.sel
sel => oneBit2to1Mux:mux4.sel
sel => oneBit2to1Mux:mux5.sel
sel => oneBit2to1Mux:mux6.sel
sel => oneBit2to1Mux:mux7.sel
mux_out[0] <= oneBit2to1Mux:mux0.mux_out
mux_out[1] <= oneBit2to1Mux:mux1.mux_out
mux_out[2] <= oneBit2to1Mux:mux2.mux_out
mux_out[3] <= oneBit2to1Mux:mux3.mux_out
mux_out[4] <= oneBit2to1Mux:mux4.mux_out
mux_out[5] <= oneBit2to1Mux:mux5.mux_out
mux_out[6] <= oneBit2to1Mux:mux6.mux_out
mux_out[7] <= oneBit2to1Mux:mux7.mux_out


|singleCycleProcessor|eightBit2to1Mux:jumpMux|oneBit2to1Mux:mux0
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:jumpMux|oneBit2to1Mux:mux1
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:jumpMux|oneBit2to1Mux:mux2
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:jumpMux|oneBit2to1Mux:mux3
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:jumpMux|oneBit2to1Mux:mux4
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:jumpMux|oneBit2to1Mux:mux5
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:jumpMux|oneBit2to1Mux:mux6
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:jumpMux|oneBit2to1Mux:mux7
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|dataMem:dataMemory
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rden => altsyncram:altsyncram_component.rden_b
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]


|singleCycleProcessor|dataMem:dataMemory|altsyncram:altsyncram_component
wren_a => altsyncram_gnt1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_gnt1:auto_generated.rden_b
data_a[0] => altsyncram_gnt1:auto_generated.data_a[0]
data_a[1] => altsyncram_gnt1:auto_generated.data_a[1]
data_a[2] => altsyncram_gnt1:auto_generated.data_a[2]
data_a[3] => altsyncram_gnt1:auto_generated.data_a[3]
data_a[4] => altsyncram_gnt1:auto_generated.data_a[4]
data_a[5] => altsyncram_gnt1:auto_generated.data_a[5]
data_a[6] => altsyncram_gnt1:auto_generated.data_a[6]
data_a[7] => altsyncram_gnt1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_gnt1:auto_generated.address_a[0]
address_a[1] => altsyncram_gnt1:auto_generated.address_a[1]
address_a[2] => altsyncram_gnt1:auto_generated.address_a[2]
address_a[3] => altsyncram_gnt1:auto_generated.address_a[3]
address_a[4] => altsyncram_gnt1:auto_generated.address_a[4]
address_a[5] => altsyncram_gnt1:auto_generated.address_a[5]
address_a[6] => altsyncram_gnt1:auto_generated.address_a[6]
address_a[7] => altsyncram_gnt1:auto_generated.address_a[7]
address_b[0] => altsyncram_gnt1:auto_generated.address_b[0]
address_b[1] => altsyncram_gnt1:auto_generated.address_b[1]
address_b[2] => altsyncram_gnt1:auto_generated.address_b[2]
address_b[3] => altsyncram_gnt1:auto_generated.address_b[3]
address_b[4] => altsyncram_gnt1:auto_generated.address_b[4]
address_b[5] => altsyncram_gnt1:auto_generated.address_b[5]
address_b[6] => altsyncram_gnt1:auto_generated.address_b[6]
address_b[7] => altsyncram_gnt1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gnt1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_gnt1:auto_generated.q_b[0]
q_b[1] <= altsyncram_gnt1:auto_generated.q_b[1]
q_b[2] <= altsyncram_gnt1:auto_generated.q_b[2]
q_b[3] <= altsyncram_gnt1:auto_generated.q_b[3]
q_b[4] <= altsyncram_gnt1:auto_generated.q_b[4]
q_b[5] <= altsyncram_gnt1:auto_generated.q_b[5]
q_b[6] <= altsyncram_gnt1:auto_generated.q_b[6]
q_b[7] <= altsyncram_gnt1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|singleCycleProcessor|dataMem:dataMemory|altsyncram:altsyncram_component|altsyncram_gnt1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|singleCycleProcessor|eightBit2to1Mux:dataMemMux
input0[0] => oneBit2to1Mux:mux0.input0
input0[1] => oneBit2to1Mux:mux1.input0
input0[2] => oneBit2to1Mux:mux2.input0
input0[3] => oneBit2to1Mux:mux3.input0
input0[4] => oneBit2to1Mux:mux4.input0
input0[5] => oneBit2to1Mux:mux5.input0
input0[6] => oneBit2to1Mux:mux6.input0
input0[7] => oneBit2to1Mux:mux7.input0
input1[0] => oneBit2to1Mux:mux0.input1
input1[1] => oneBit2to1Mux:mux1.input1
input1[2] => oneBit2to1Mux:mux2.input1
input1[3] => oneBit2to1Mux:mux3.input1
input1[4] => oneBit2to1Mux:mux4.input1
input1[5] => oneBit2to1Mux:mux5.input1
input1[6] => oneBit2to1Mux:mux6.input1
input1[7] => oneBit2to1Mux:mux7.input1
sel => oneBit2to1Mux:mux0.sel
sel => oneBit2to1Mux:mux1.sel
sel => oneBit2to1Mux:mux2.sel
sel => oneBit2to1Mux:mux3.sel
sel => oneBit2to1Mux:mux4.sel
sel => oneBit2to1Mux:mux5.sel
sel => oneBit2to1Mux:mux6.sel
sel => oneBit2to1Mux:mux7.sel
mux_out[0] <= oneBit2to1Mux:mux0.mux_out
mux_out[1] <= oneBit2to1Mux:mux1.mux_out
mux_out[2] <= oneBit2to1Mux:mux2.mux_out
mux_out[3] <= oneBit2to1Mux:mux3.mux_out
mux_out[4] <= oneBit2to1Mux:mux4.mux_out
mux_out[5] <= oneBit2to1Mux:mux5.mux_out
mux_out[6] <= oneBit2to1Mux:mux6.mux_out
mux_out[7] <= oneBit2to1Mux:mux7.mux_out


|singleCycleProcessor|eightBit2to1Mux:dataMemMux|oneBit2to1Mux:mux0
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:dataMemMux|oneBit2to1Mux:mux1
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:dataMemMux|oneBit2to1Mux:mux2
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:dataMemMux|oneBit2to1Mux:mux3
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:dataMemMux|oneBit2to1Mux:mux4
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:dataMemMux|oneBit2to1Mux:mux5
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:dataMemMux|oneBit2to1Mux:mux6
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit2to1Mux:dataMemMux|oneBit2to1Mux:mux7
input0 => sig_muxOut.IN0
input1 => sig_muxOut.IN0
sel => sig_muxOut.IN1
sel => sig_muxOut.IN1
mux_out <= sig_muxOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit6to1Mux:outputMux
data_in0[0] => oneBit6to1Mux:mux0.i_0
data_in0[1] => oneBit6to1Mux:mux1.i_0
data_in0[2] => oneBit6to1Mux:mux2.i_0
data_in0[3] => oneBit6to1Mux:mux3.i_0
data_in0[4] => oneBit6to1Mux:mux4.i_0
data_in0[5] => oneBit6to1Mux:mux5.i_0
data_in0[6] => oneBit6to1Mux:mux6.i_0
data_in0[7] => oneBit6to1Mux:mux7.i_0
data_in1[0] => oneBit6to1Mux:mux0.i_1
data_in1[1] => oneBit6to1Mux:mux1.i_1
data_in1[2] => oneBit6to1Mux:mux2.i_1
data_in1[3] => oneBit6to1Mux:mux3.i_1
data_in1[4] => oneBit6to1Mux:mux4.i_1
data_in1[5] => oneBit6to1Mux:mux5.i_1
data_in1[6] => oneBit6to1Mux:mux6.i_1
data_in1[7] => oneBit6to1Mux:mux7.i_1
data_in2[0] => oneBit6to1Mux:mux0.i_2
data_in2[1] => oneBit6to1Mux:mux1.i_2
data_in2[2] => oneBit6to1Mux:mux2.i_2
data_in2[3] => oneBit6to1Mux:mux3.i_2
data_in2[4] => oneBit6to1Mux:mux4.i_2
data_in2[5] => oneBit6to1Mux:mux5.i_2
data_in2[6] => oneBit6to1Mux:mux6.i_2
data_in2[7] => oneBit6to1Mux:mux7.i_2
data_in3[0] => oneBit6to1Mux:mux0.i_3
data_in3[1] => oneBit6to1Mux:mux1.i_3
data_in3[2] => oneBit6to1Mux:mux2.i_3
data_in3[3] => oneBit6to1Mux:mux3.i_3
data_in3[4] => oneBit6to1Mux:mux4.i_3
data_in3[5] => oneBit6to1Mux:mux5.i_3
data_in3[6] => oneBit6to1Mux:mux6.i_3
data_in3[7] => oneBit6to1Mux:mux7.i_3
data_in4[0] => oneBit6to1Mux:mux0.i_4
data_in4[1] => oneBit6to1Mux:mux1.i_4
data_in4[2] => oneBit6to1Mux:mux2.i_4
data_in4[3] => oneBit6to1Mux:mux3.i_4
data_in4[4] => oneBit6to1Mux:mux4.i_4
data_in4[5] => oneBit6to1Mux:mux5.i_4
data_in4[6] => oneBit6to1Mux:mux6.i_4
data_in4[7] => oneBit6to1Mux:mux7.i_4
data_in5[0] => oneBit6to1Mux:mux0.i_5
data_in5[1] => oneBit6to1Mux:mux1.i_5
data_in5[2] => oneBit6to1Mux:mux2.i_5
data_in5[3] => oneBit6to1Mux:mux3.i_5
data_in5[4] => oneBit6to1Mux:mux4.i_5
data_in5[5] => oneBit6to1Mux:mux5.i_5
data_in5[6] => oneBit6to1Mux:mux6.i_5
data_in5[7] => oneBit6to1Mux:mux7.i_5
select_in[0] => oneBit6to1Mux:mux7.i_sel[0]
select_in[0] => oneBit6to1Mux:mux6.i_sel[0]
select_in[0] => oneBit6to1Mux:mux5.i_sel[0]
select_in[0] => oneBit6to1Mux:mux4.i_sel[0]
select_in[0] => oneBit6to1Mux:mux3.i_sel[0]
select_in[0] => oneBit6to1Mux:mux2.i_sel[0]
select_in[0] => oneBit6to1Mux:mux1.i_sel[0]
select_in[0] => oneBit6to1Mux:mux0.i_sel[0]
select_in[1] => oneBit6to1Mux:mux7.i_sel[1]
select_in[1] => oneBit6to1Mux:mux6.i_sel[1]
select_in[1] => oneBit6to1Mux:mux5.i_sel[1]
select_in[1] => oneBit6to1Mux:mux4.i_sel[1]
select_in[1] => oneBit6to1Mux:mux3.i_sel[1]
select_in[1] => oneBit6to1Mux:mux2.i_sel[1]
select_in[1] => oneBit6to1Mux:mux1.i_sel[1]
select_in[1] => oneBit6to1Mux:mux0.i_sel[1]
select_in[2] => oneBit6to1Mux:mux7.i_sel[2]
select_in[2] => oneBit6to1Mux:mux6.i_sel[2]
select_in[2] => oneBit6to1Mux:mux5.i_sel[2]
select_in[2] => oneBit6to1Mux:mux4.i_sel[2]
select_in[2] => oneBit6to1Mux:mux3.i_sel[2]
select_in[2] => oneBit6to1Mux:mux2.i_sel[2]
select_in[2] => oneBit6to1Mux:mux1.i_sel[2]
select_in[2] => oneBit6to1Mux:mux0.i_sel[2]
mux_out[0] <= oneBit6to1Mux:mux0.i_out
mux_out[1] <= oneBit6to1Mux:mux1.i_out
mux_out[2] <= oneBit6to1Mux:mux2.i_out
mux_out[3] <= oneBit6to1Mux:mux3.i_out
mux_out[4] <= oneBit6to1Mux:mux4.i_out
mux_out[5] <= oneBit6to1Mux:mux5.i_out
mux_out[6] <= oneBit6to1Mux:mux6.i_out
mux_out[7] <= oneBit6to1Mux:mux7.i_out


|singleCycleProcessor|eightBit6to1Mux:outputMux|oneBit6to1Mux:mux7
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_5 => choice.IN1
i_5 => choice.IN1
i_5 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit6to1Mux:outputMux|oneBit6to1Mux:mux6
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_5 => choice.IN1
i_5 => choice.IN1
i_5 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit6to1Mux:outputMux|oneBit6to1Mux:mux5
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_5 => choice.IN1
i_5 => choice.IN1
i_5 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit6to1Mux:outputMux|oneBit6to1Mux:mux4
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_5 => choice.IN1
i_5 => choice.IN1
i_5 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit6to1Mux:outputMux|oneBit6to1Mux:mux3
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_5 => choice.IN1
i_5 => choice.IN1
i_5 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit6to1Mux:outputMux|oneBit6to1Mux:mux2
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_5 => choice.IN1
i_5 => choice.IN1
i_5 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit6to1Mux:outputMux|oneBit6to1Mux:mux1
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_5 => choice.IN1
i_5 => choice.IN1
i_5 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProcessor|eightBit6to1Mux:outputMux|oneBit6to1Mux:mux0
i_0 => choice.IN1
i_1 => choice.IN1
i_2 => choice.IN1
i_3 => choice.IN1
i_4 => choice.IN1
i_5 => choice.IN1
i_5 => choice.IN1
i_5 => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[0] => choice.IN1
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[1] => choice.IN0
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_sel[2] => choice.IN1
i_out <= choice.DB_MAX_OUTPUT_PORT_TYPE


