EES4725
---
## Module Organization and Materials

### Schedule

| Date   | Lecture                                                                                                                              | Lecture Materials  | Lab             | Lab Materials    | Deliverables   |
| ------ | ------------------------------------------------------------------------------------------------------------------------------------ | ------------------ | --------------- | ---------------- | --------------- |
| 11 Dec | Module Introduction <br> Review of number systems, binary arithmetic, 2's Complement <br> Introduction to Verilog                    | [Slides](#)        | --              |                   |  Vivado Software Installation  |
| 12 Dec | Review of boolean algebra, truth tables, logic gates, logic minimization and karnaugh maps. <br> Logic gates in Verilog               | [Slides](#)        | --              |                   |               |
| 13 Dec | --         | [Slides](#)        | Lab 1 - 5% <br> Introduction to Vivado <br> Simulation/ Implementation of combinational logic    | [Lab 1 Manual](#) <br> [Basys3.xdc](#)  | Lab Assignment 1  - 5%      |
| 14 Dec | Combinational logic in Verilog using dataflow, behavioural and structural modeling styles. <br> Exercise Problems          | [Slides](#)        |  | |    |
| 15 Dec | --         | [Slides](#)        | Lab 2 - 5%  <br> Structural and Dataflow modeling of combinational logic  | [Lab 2 Manual](#)   | Lab Assignment 2  - 5%      |




---

