#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Jun 19 12:23:31 2025
# Process ID: 6328
# Current directory: F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13868 F:\StudiaNoSync\SDUP\RadonTransformREPO\RadonProject\RadonFIN.xpr
# Log file: F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonProject/vivado.log
# Journal file: F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonProject\vivado.jou
# Running On: DESKTOP-OUATK8P, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 4, Host memory: 17110 MB
#-----------------------------------------------------------
start_gui
open_project F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonProject/RadonFIN.xpr
update_compile_order -fileset sources_1
close [ open F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonProject/RadonFIN.srcs/sources_1/new/projection_mem.sv w ]
add_files F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonProject/RadonFIN.srcs/sources_1/new/projection_mem.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source radon_top_tb.tcl
run 100000 us
relaunch_sim
run 100000 us
relaunch_sim
close_sim
launch_simulation
source radon_top_tb.tcl
close_sim
launch_simulation
source radon_top_tb.tcl
run 100000 us
run 100000 us
run 100000 us
relaunch_sim
run 100000 us
create_project RadonIP F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonIP -part xck26-sfvc784-2LV-c
set_property board_part xilinx.com:kv260_som:part0:1.3 [current_project]
create_peripheral xilinx.com user radon_ip 1.0 -dir F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonIP/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:radon_ip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:radon_ip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:radon_ip:1.0]
set_property  ip_repo_paths  F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonIP/../ip_repo/radon_ip_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_radon_ip_v1_0 -directory F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonIP/../ip_repo f:/StudiaNoSync/SDUP/RadonTransformREPO/ip_repo/radon_ip_1.0/component.xml
update_compile_order -fileset sources_1
current_project RadonFIN
current_project edit_radon_ip_v1_0
set_property file_type SystemVerilog [get_files  f:/StudiaNoSync/SDUP/RadonTransformREPO/ip_repo/radon_ip_1.0/hdl/radon_ip_v1_0_S00_AXI.v]
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/StudiaNoSync/SDUP/RadonTransformREPO/ip_repo/radon_ip_1.0
create_bd_design "radon_acc"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.4 zynq_ultra_ps_e_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:radon_ip:1.0 radon_ip_0
endgroup
set_property location {1 41 -132} [get_bd_cells radon_ip_0]
set_property location {1 87 -126} [get_bd_cells radon_ip_0]
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/radon_ip_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins radon_ip_0/S00_AXI]
set_property location {4.5 1609 -119} [get_bd_cells radon_ip_0]
set_property location {2 1000 -86} [get_bd_cells rst_ps8_0_99M]
set_property location {2 1003 -52} [get_bd_cells rst_ps8_0_99M]
set_property location {4 1602 -89} [get_bd_cells radon_ip_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD} Slave {/radon_ip_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]
save_bd_design
make_wrapper -files [get_files F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonIP/RadonIP.srcs/sources_1/bd/radon_acc/radon_acc.bd] -top
add_files -norecurse f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonIP/RadonIP.gen/sources_1/bd/radon_acc/hdl/radon_acc_wrapper.v
launch_runs synth_1 -jobs 8
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name radon_ip_v1_0_project -directory F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonIP/RadonIP.tmp/radon_ip_v1_0_project f:/StudiaNoSync/SDUP/RadonTransformREPO/ip_repo/radon_ip_1.0/component.xml
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name radon_ip_v1_0_project -directory F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonIP/RadonIP.tmp/radon_ip_v1_0_project f:/StudiaNoSync/SDUP/RadonTransformREPO/ip_repo/radon_ip_1.0/component.xml
update_compile_order -fileset sources_1
current_project RadonFIN
set_property file_type Verilog [get_files  F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonProject/RadonFIN.srcs/sources_1/new/cordic.sv]
set_property file_type Verilog [get_files  F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonProject/RadonFIN.srcs/sources_1/new/ray_sampler.sv]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property file_type Verilog [get_files  F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonProject/RadonFIN.srcs/sources_1/new/phantom_mem.sv]
update_compile_order -fileset sources_1
set_property file_type Verilog [get_files  F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonProject/RadonFIN.srcs/sources_1/new/top_radon_controller.sv]
set_property file_type Verilog [get_files  F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonProject/RadonFIN.srcs/sources_1/new/projection_mem.sv]
update_compile_order -fileset sources_1
close_sim
launch_simulation
launch_simulation
current_project radon_ip_v1_0_project
close_project
close_project
launch_simulation
source radon_top_tb.tcl
run 100000 us
create_project RadonKRIA F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA -part xck26-sfvc784-2LV-c
set_property board_part xilinx.com:kv260_som:part0:1.3 [current_project]
create_peripheral xilinx.com user radon_kria_ip 1.0 -dir F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:radon_kria_ip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:radon_kria_ip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:radon_kria_ip:1.0]
set_property  ip_repo_paths  F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/../ip_repo/radon_kria_ip_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_radon_kria_ip_v1_0 -directory F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/../ip_repo f:/StudiaNoSync/SDUP/RadonTransformREPO/ip_repo/radon_kria_ip_1.0/component.xml
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/StudiaNoSync/SDUP/RadonTransformREPO/ip_repo/radon_kria_ip_1.0
create_bd_design "radon_kria_acc"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.4 zynq_ultra_ps_e_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:radon_kria_ip:1.0 radon_kria_ip_0
endgroup
set_property location {2.5 906 -129} [get_bd_cells radon_kria_ip_0]
set_property location {1 440 -134} [get_bd_cells zynq_ultra_ps_e_0]
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/radon_kria_ip_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins radon_kria_ip_0/S00_AXI]
set_property location {3.5 1403 -303} [get_bd_cells radon_kria_ip_0]
set_property location {2 836 -119} [get_bd_cells rst_ps8_0_99M]
set_property location {2 803 -98} [get_bd_cells rst_ps8_0_99M]
set_property location {2 804 -100} [get_bd_cells rst_ps8_0_99M]
set_property location {2 801 -103} [get_bd_cells rst_ps8_0_99M]
set_property location {2 805 -105} [get_bd_cells rst_ps8_0_99M]
set_property location {2 809 -108} [get_bd_cells rst_ps8_0_99M]
set_property location {3 1117 -160} [get_bd_cells ps8_0_axi_periph]
set_property location {4 1401 -164} [get_bd_cells radon_kria_ip_0]
set_property location {4 1393 -146} [get_bd_cells radon_kria_ip_0]
set_property location {4 1393 -138} [get_bd_cells radon_kria_ip_0]
save_bd_design
startgroup
set_property -dict [list CONFIG.PSU__USE__M_AXI_GP1 {0}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
startgroup
set_property -dict [list CONFIG.PSU__USE__S_AXI_GP0 {0} CONFIG.PSU__USE__S_AXI_GP2 {1}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
make_wrapper -files [get_files F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.srcs/sources_1/bd/radon_kria_acc/radon_kria_acc.bd] -top
regenerate_bd_layout
startgroup
delete_bd_objs [get_bd_intf_nets ps8_0_axi_periph_M00_AXI] [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM0_FPD]
delete_bd_objs [get_bd_nets rst_ps8_0_99M_peripheral_aresetn] [get_bd_nets zynq_ultra_ps_e_0_pl_resetn0] [get_bd_nets zynq_ultra_ps_e_0_pl_clk0]
delete_bd_objs [get_bd_cells radon_kria_ip_0] [get_bd_cells zynq_ultra_ps_e_0] [get_bd_cells rst_ps8_0_99M]
delete_bd_objs [get_bd_cells ps8_0_axi_periph]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.4 zynq_ultra_ps_e_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:radon_kria_ip:1.0 radon_kria_ip_0
endgroup
set_property location {2.5 881 -135} [get_bd_cells radon_kria_ip_0]
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/radon_kria_ip_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins radon_kria_ip_0/S00_AXI]
make_wrapper -files [get_files F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.srcs/sources_1/bd/radon_kria_acc/radon_kria_acc.bd] -top
startgroup
delete_bd_objs [get_bd_intf_nets ps8_0_axi_periph_M00_AXI] [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM0_FPD]
delete_bd_objs [get_bd_nets rst_ps8_0_99M_peripheral_aresetn] [get_bd_nets zynq_ultra_ps_e_0_pl_resetn0] [get_bd_nets zynq_ultra_ps_e_0_pl_clk0]
delete_bd_objs [get_bd_cells radon_kria_ip_0] [get_bd_cells zynq_ultra_ps_e_0] [get_bd_cells rst_ps8_0_99M]
delete_bd_objs [get_bd_cells ps8_0_axi_periph]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.4 zynq_ultra_ps_e_0
endgroup
set_property -dict [list CONFIG.PSU__USE__M_AXI_GP0 {1} CONFIG.PSU__USE__M_AXI_GP2 {0} CONFIG.PSU__USE__S_AXI_GP2 {1}] [get_bd_cells zynq_ultra_ps_e_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property location {2.5 1000 -124} [get_bd_cells axi_interconnect_0]
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:radon_kria_ip:1.0 radon_kria_ip_0
endgroup
set_property location {3.5 1263 -123} [get_bd_cells radon_kria_ip_0]
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/radon_kria_ip_0/S00_AXI} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins radon_kria_ip_0/S00_AXI]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD} Slave {/radon_kria_ip_0/S00_AXI} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]
make_wrapper -files [get_files F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.srcs/sources_1/bd/radon_kria_acc/radon_kria_acc.bd] -top
startgroup
set_property -dict [list CONFIG.PSU__USE__M_AXI_GP1 {0} CONFIG.PSU__USE__S_AXI_GP2 {0}] [get_bd_cells zynq_ultra_ps_e_0]
delete_bd_objs [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM1_FPD]
endgroup
regenerate_bd_layout -routing
validate_bd_design
make_wrapper -files [get_files F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.srcs/sources_1/bd/radon_kria_acc/radon_kria_acc.bd] -top
add_files -norecurse f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/hdl/radon_kria_acc_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
