

================================================================
== Vivado HLS Report for 'c_sum'
================================================================
* Date:           Mon Dec 10 15:19:41 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8Bit16Quant
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.360|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  781|  2311|  781|  2311|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+------+----------+-----------+-----------+------+----------+
        |             |   Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  780|  2310|  26 ~ 77 |          -|          -|    30|    no    |
        | + Loop 1.1  |   12|    56|  3 ~ 14  |          -|          -|     4|    no    |
        +-------------+-----+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	26  / (!exitcond & b2)
	14  / (!exitcond & !b2 & tmp_83)
	25  / (!exitcond & !b2 & !tmp_83)
	46  / (exitcond & b1)
	38  / (exitcond & !b1 & tmp_79)
	45  / (exitcond & !b1 & !tmp_79)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	37  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	25  / true
37 --> 
	13  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	53  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	45  / true
53 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%i9 = alloca i32"   --->   Operation 54 'alloca' 'i9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.75ns)   --->   "store i32 0, i32* %i9"   --->   Operation 55 'store' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 56 [1/1] (1.66ns)   --->   "br label %1" [../Desktop/quantTest/sum.c:65]   --->   Operation 56 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.06>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%indvars_iv1 = phi i5 [ %indvars_iv_next2, %._crit_edge5 ], [ 0, %0 ]" [../Desktop/quantTest/sum.c:65]   --->   Operation 57 'phi' 'indvars_iv1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%indvars_iv = phi i8 [ %indvars_iv_next, %._crit_edge5 ], [ 4, %0 ]" [../Desktop/quantTest/sum.c:65]   --->   Operation 58 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%iy = phi i5 [ %i, %._crit_edge5 ], [ 0, %0 ]"   --->   Operation 59 'phi' 'iy' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%b1 = phi i1 [ false, %._crit_edge5 ], [ true, %0 ]"   --->   Operation 60 'phi' 'b1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ix = phi i9 [ %ix_10, %._crit_edge5 ], [ -1, %0 ]"   --->   Operation 61 'phi' 'ix' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.44ns)   --->   "%exitcond1 = icmp eq i5 %iy, -2" [../Desktop/quantTest/sum.c:65]   --->   Operation 62 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 63 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.86ns)   --->   "%indvars_iv_next2 = add i5 %indvars_iv1, 1" [../Desktop/quantTest/sum.c:65]   --->   Operation 64 'add' 'indvars_iv_next2' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %15, label %2" [../Desktop/quantTest/sum.c:65]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = trunc i9 %ix to i8" [../Desktop/quantTest/sum.c:66]   --->   Operation 66 'trunc' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 67 [9/9] (3.06ns)   --->   "%tmp_55 = urem i5 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:68]   --->   Operation 67 'urem' 'tmp_55' <Predicate = (!exitcond1)> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (2.11ns)   --->   "%ix_10 = add i9 5, %ix" [../Desktop/quantTest/sum.c:67]   --->   Operation 68 'add' 'ix_10' <Predicate = (!exitcond1)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "ret void" [../Desktop/quantTest/sum.c:123]   --->   Operation 69 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.06>
ST_3 : Operation 70 [8/9] (3.06ns)   --->   "%tmp_55 = urem i5 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:68]   --->   Operation 70 'urem' 'tmp_55' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.06>
ST_4 : Operation 71 [7/9] (3.06ns)   --->   "%tmp_55 = urem i5 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:68]   --->   Operation 71 'urem' 'tmp_55' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.06>
ST_5 : Operation 72 [6/9] (3.06ns)   --->   "%tmp_55 = urem i5 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:68]   --->   Operation 72 'urem' 'tmp_55' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.06>
ST_6 : Operation 73 [5/9] (3.06ns)   --->   "%tmp_55 = urem i5 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:68]   --->   Operation 73 'urem' 'tmp_55' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.06>
ST_7 : Operation 74 [4/9] (3.06ns)   --->   "%tmp_55 = urem i5 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:68]   --->   Operation 74 'urem' 'tmp_55' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.06>
ST_8 : Operation 75 [3/9] (3.06ns)   --->   "%tmp_55 = urem i5 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:68]   --->   Operation 75 'urem' 'tmp_55' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.06>
ST_9 : Operation 76 [1/1] (2.11ns)   --->   "%ixstart_cast = add i8 1, %tmp" [../Desktop/quantTest/sum.c:66]   --->   Operation 76 'add' 'ixstart_cast' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [2/9] (3.06ns)   --->   "%tmp_55 = urem i5 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:68]   --->   Operation 77 'urem' 'tmp_55' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.27>
ST_10 : Operation 78 [1/9] (3.06ns)   --->   "%tmp_55 = urem i5 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:68]   --->   Operation 78 'urem' 'tmp_55' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_105 = trunc i5 %tmp_55 to i3" [../Desktop/quantTest/sum.c:68]   --->   Operation 79 'trunc' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_105, i3 0)" [../Desktop/quantTest/sum.c:68]   --->   Operation 80 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i6 %p_shl to i7" [../Desktop/quantTest/sum.c:68]   --->   Operation 81 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl7 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_105, i1 false)" [../Desktop/quantTest/sum.c:68]   --->   Operation 82 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i4 %p_shl7 to i7" [../Desktop/quantTest/sum.c:68]   --->   Operation 83 'zext' 'p_shl7_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_s = sub i7 %p_shl_cast, %p_shl7_cast" [../Desktop/quantTest/sum.c:68]   --->   Operation 84 'sub' 'tmp_s' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%zext_cast = zext i8 %ixstart_cast to i18" [../Desktop/quantTest/sum.c:68]   --->   Operation 85 'zext' 'zext_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (4.73ns)   --->   "%mul = mul i18 328, %zext_cast" [../Desktop/quantTest/sum.c:68]   --->   Operation 86 'mul' 'mul' <Predicate = true> <Delay = 4.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_120 = call i5 @_ssdm_op_PartSelect.i5.i18.i32.i32(i18 %mul, i32 13, i32 17)" [../Desktop/quantTest/sum.c:68]   --->   Operation 87 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_156_cast = sext i5 %tmp_120 to i7" [../Desktop/quantTest/sum.c:68]   --->   Operation 88 'sext' 'tmp_156_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (3.54ns) (root node of TernaryAdder)   --->   "%tmp_75 = add i7 %tmp_156_cast, %tmp_s" [../Desktop/quantTest/sum.c:68]   --->   Operation 89 'add' 'tmp_75' <Predicate = true> <Delay = 3.54> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.28>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_157_cast = sext i7 %tmp_75 to i32" [../Desktop/quantTest/sum.c:68]   --->   Operation 90 'sext' 'tmp_157_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_76 = zext i32 %tmp_157_cast to i64" [../Desktop/quantTest/sum.c:68]   --->   Operation 91 'zext' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%X_addr = getelementptr [150 x i1]* %X, i64 0, i64 %tmp_76" [../Desktop/quantTest/sum.c:68]   --->   Operation 92 'getelementptr' 'X_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [2/2] (2.28ns)   --->   "%s = load i1* %X_addr, align 1" [../Desktop/quantTest/sum.c:68]   --->   Operation 93 'load' 's' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>

State 12 <SV = 11> <Delay = 2.28>
ST_12 : Operation 94 [1/2] (2.28ns)   --->   "%s = load i1* %X_addr, align 1" [../Desktop/quantTest/sum.c:68]   --->   Operation 94 'load' 's' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%s23_cast = zext i1 %s to i64" [../Desktop/quantTest/sum.c:69]   --->   Operation 95 'zext' 's23_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (1.66ns)   --->   "br label %3" [../Desktop/quantTest/sum.c:77]   --->   Operation 96 'br' <Predicate = true> <Delay = 1.66>

State 13 <SV = 12> <Delay = 7.68>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%s_1 = phi i64 [ %s23_cast, %2 ], [ %s_2, %._crit_edge ]"   --->   Operation 97 'phi' 's_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%ixstart = phi i32 [ 0, %2 ], [ %ixstart_5, %._crit_edge ]" [../Desktop/quantTest/sum.c:84]   --->   Operation 98 'phi' 'ixstart' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%ix_1 = phi i8 [ %ixstart_cast, %2 ], [ %ix_11, %._crit_edge ]"   --->   Operation 99 'phi' 'ix_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%b2 = phi i1 [ true, %2 ], [ false, %._crit_edge ]"   --->   Operation 100 'phi' 'b2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (1.47ns)   --->   "%exitcond = icmp eq i8 %ix_1, %indvars_iv" [../Desktop/quantTest/sum.c:77]   --->   Operation 101 'icmp' 'exitcond' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 102 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %10, label %4" [../Desktop/quantTest/sum.c:77]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (2.11ns)   --->   "%ix_11 = add i8 %ix_1, 1" [../Desktop/quantTest/sum.c:78]   --->   Operation 104 'add' 'ix_11' <Predicate = (!exitcond)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %b2, label %5, label %6" [../Desktop/quantTest/sum.c:82]   --->   Operation 105 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (2.43ns)   --->   "%tmp_83 = icmp sgt i32 %ixstart, 2147483617" [../Desktop/quantTest/sum.c:85]   --->   Operation 106 'icmp' 'tmp_83' <Predicate = (!exitcond & !b2)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %tmp_83, label %7, label %8" [../Desktop/quantTest/sum.c:85]   --->   Operation 107 'br' <Predicate = (!exitcond & !b2)> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (2.70ns)   --->   "%ixstart_20 = add nsw i32 %ixstart, 30" [../Desktop/quantTest/sum.c:88]   --->   Operation 108 'add' 'ixstart_20' <Predicate = (!exitcond & !b2 & !tmp_83)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [1/1] (2.43ns)   --->   "%tmp_90 = icmp sgt i32 %ixstart_20, 149" [../Desktop/quantTest/sum.c:89]   --->   Operation 109 'icmp' 'tmp_90' <Predicate = (!exitcond & !b2 & !tmp_83)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (1.75ns)   --->   "br i1 %tmp_90, label %9, label %._crit_edge" [../Desktop/quantTest/sum.c:89]   --->   Operation 110 'br' <Predicate = (!exitcond & !b2 & !tmp_83)> <Delay = 1.75>
ST_13 : Operation 111 [1/1] (2.70ns)   --->   "%ixstart_21 = add nsw i32 %ixstart, -114" [../Desktop/quantTest/sum.c:90]   --->   Operation 111 'add' 'ixstart_21' <Predicate = (!exitcond & !b2 & !tmp_83 & tmp_90)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (2.43ns)   --->   "%tmp_92 = icmp sgt i32 %ixstart_21, 29" [../Desktop/quantTest/sum.c:91]   --->   Operation 112 'icmp' 'tmp_92' <Predicate = (!exitcond & !b2 & !tmp_83 & tmp_90)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (2.70ns)   --->   "%ixstart_22 = add nsw i32 %ixstart, -143" [../Desktop/quantTest/sum.c:92]   --->   Operation 113 'add' 'ixstart_22' <Predicate = (!exitcond & !b2 & !tmp_83 & tmp_90)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (0.79ns)   --->   "%p_s = select i1 %tmp_92, i32 %ixstart_22, i32 %ixstart_21" [../Desktop/quantTest/sum.c:91]   --->   Operation 114 'select' 'p_s' <Predicate = (!exitcond & !b2 & !tmp_83 & tmp_90)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (1.75ns)   --->   "br label %._crit_edge" [../Desktop/quantTest/sum.c:94]   --->   Operation 115 'br' <Predicate = (!exitcond & !b2 & !tmp_83 & tmp_90)> <Delay = 1.75>
ST_13 : Operation 116 [12/12] (3.42ns)   --->   "%tmp_87 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 116 'urem' 'tmp_87' <Predicate = (!exitcond & !b2 & tmp_83)> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [12/12] (3.42ns)   --->   "%tmp_80 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 117 'urem' 'tmp_80' <Predicate = (!exitcond & b2)> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %b1, label %11, label %12" [../Desktop/quantTest/sum.c:109]   --->   Operation 118 'br' <Predicate = (exitcond)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%i9_load = load i32* %i9" [../Desktop/quantTest/sum.c:112]   --->   Operation 119 'load' 'i9_load' <Predicate = (exitcond & !b1)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (2.43ns)   --->   "%tmp_79 = icmp sgt i32 %i9_load, 2147483641" [../Desktop/quantTest/sum.c:112]   --->   Operation 120 'icmp' 'tmp_79' <Predicate = (exitcond & !b1)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %tmp_79, label %13, label %14" [../Desktop/quantTest/sum.c:112]   --->   Operation 121 'br' <Predicate = (exitcond & !b1)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (2.70ns)   --->   "%i21_2 = add nsw i32 %i9_load, 6" [../Desktop/quantTest/sum.c:115]   --->   Operation 122 'add' 'i21_2' <Predicate = (exitcond & !b1 & !tmp_79)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (2.43ns)   --->   "%tmp_86 = icmp sgt i32 %i21_2, 29" [../Desktop/quantTest/sum.c:116]   --->   Operation 123 'icmp' 'tmp_86' <Predicate = (exitcond & !b1 & !tmp_79)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (2.70ns)   --->   "%i21_3 = add nsw i32 %i9_load, -23" [../Desktop/quantTest/sum.c:117]   --->   Operation 124 'add' 'i21_3' <Predicate = (exitcond & !b1 & !tmp_79)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (0.79ns)   --->   "%p_3 = select i1 %tmp_86, i32 %i21_3, i32 %i21_2" [../Desktop/quantTest/sum.c:116]   --->   Operation 125 'select' 'p_3' <Predicate = (exitcond & !b1 & !tmp_79)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (1.75ns)   --->   "store i32 %p_3, i32* %i9" [../Desktop/quantTest/sum.c:116]   --->   Operation 126 'store' <Predicate = (exitcond & !b1 & !tmp_79)> <Delay = 1.75>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "br label %._crit_edge5"   --->   Operation 127 'br' <Predicate = (exitcond & !b1 & !tmp_79)> <Delay = 0.00>
ST_13 : Operation 128 [9/9] (3.06ns)   --->   "%tmp_84 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:113]   --->   Operation 128 'urem' 'tmp_84' <Predicate = (exitcond & !b1 & tmp_79)> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [9/9] (3.06ns)   --->   "%tmp_77 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:111]   --->   Operation 129 'urem' 'tmp_77' <Predicate = (exitcond & b1)> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.42>
ST_14 : Operation 130 [11/12] (3.42ns)   --->   "%tmp_87 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 130 'urem' 'tmp_87' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.42>
ST_15 : Operation 131 [10/12] (3.42ns)   --->   "%tmp_87 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 131 'urem' 'tmp_87' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.79>
ST_16 : Operation 132 [9/12] (3.42ns)   --->   "%tmp_87 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 132 'urem' 'tmp_87' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%zext9_cast = zext i8 %ix_11 to i18" [../Desktop/quantTest/sum.c:86]   --->   Operation 133 'zext' 'zext9_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (4.73ns)   --->   "%mul8 = mul i18 410, %zext9_cast" [../Desktop/quantTest/sum.c:86]   --->   Operation 134 'mul' 'mul8' <Predicate = true> <Delay = 4.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_63_cast = call i5 @_ssdm_op_PartSelect.i5.i18.i32.i32(i18 %mul8, i32 11, i32 15)" [../Desktop/quantTest/sum.c:86]   --->   Operation 135 'partselect' 'tmp_63_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [9/9] (3.06ns)   --->   "%tmp_64 = urem i5 %tmp_63_cast, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 136 'urem' 'tmp_64' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 137 [1/1] (4.73ns)   --->   "%mul9 = mul i18 328, %zext9_cast" [../Desktop/quantTest/sum.c:86]   --->   Operation 137 'mul' 'mul9' <Predicate = true> <Delay = 4.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_132 = call i5 @_ssdm_op_PartSelect.i5.i18.i32.i32(i18 %mul9, i32 13, i32 17)" [../Desktop/quantTest/sum.c:86]   --->   Operation 138 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.42>
ST_17 : Operation 139 [8/12] (3.42ns)   --->   "%tmp_87 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 139 'urem' 'tmp_87' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [8/9] (3.06ns)   --->   "%tmp_64 = urem i5 %tmp_63_cast, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 140 'urem' 'tmp_64' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.42>
ST_18 : Operation 141 [7/12] (3.42ns)   --->   "%tmp_87 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 141 'urem' 'tmp_87' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 142 [7/9] (3.06ns)   --->   "%tmp_64 = urem i5 %tmp_63_cast, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 142 'urem' 'tmp_64' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.42>
ST_19 : Operation 143 [6/12] (3.42ns)   --->   "%tmp_87 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 143 'urem' 'tmp_87' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 144 [6/9] (3.06ns)   --->   "%tmp_64 = urem i5 %tmp_63_cast, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 144 'urem' 'tmp_64' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.42>
ST_20 : Operation 145 [5/12] (3.42ns)   --->   "%tmp_87 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 145 'urem' 'tmp_87' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 146 [5/9] (3.06ns)   --->   "%tmp_64 = urem i5 %tmp_63_cast, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 146 'urem' 'tmp_64' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.42>
ST_21 : Operation 147 [4/12] (3.42ns)   --->   "%tmp_87 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 147 'urem' 'tmp_87' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 148 [4/9] (3.06ns)   --->   "%tmp_64 = urem i5 %tmp_63_cast, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 148 'urem' 'tmp_64' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.42>
ST_22 : Operation 149 [3/12] (3.42ns)   --->   "%tmp_87 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 149 'urem' 'tmp_87' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 150 [3/9] (3.06ns)   --->   "%tmp_64 = urem i5 %tmp_63_cast, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 150 'urem' 'tmp_64' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.42>
ST_23 : Operation 151 [2/12] (3.42ns)   --->   "%tmp_87 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 151 'urem' 'tmp_87' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 152 [2/9] (3.06ns)   --->   "%tmp_64 = urem i5 %tmp_63_cast, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 152 'urem' 'tmp_64' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.06>
ST_24 : Operation 153 [1/12] (3.42ns)   --->   "%tmp_87 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 153 'urem' 'tmp_87' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_129 = trunc i8 %tmp_87 to i4" [../Desktop/quantTest/sum.c:86]   --->   Operation 154 'trunc' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_130 = trunc i8 %tmp_87 to i3" [../Desktop/quantTest/sum.c:86]   --->   Operation 155 'trunc' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 156 [1/1] (0.00ns)   --->   "%p_shl20 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_130, i2 0)" [../Desktop/quantTest/sum.c:86]   --->   Operation 156 'bitconcatenate' 'p_shl20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 157 [1/9] (3.06ns)   --->   "%tmp_64 = urem i5 %tmp_63_cast, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 157 'urem' 'tmp_64' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_131 = trunc i5 %tmp_64 to i4" [../Desktop/quantTest/sum.c:86]   --->   Operation 158 'trunc' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (1.77ns)   --->   "%tmp2 = add i4 %tmp_131, %tmp_129" [../Desktop/quantTest/sum.c:86]   --->   Operation 159 'add' 'tmp2' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 160 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i4 %tmp2 to i5" [../Desktop/quantTest/sum.c:86]   --->   Operation 160 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 161 [1/1] (1.86ns)   --->   "%tmp_88 = add i5 %p_shl20, %tmp2_cast" [../Desktop/quantTest/sum.c:86]   --->   Operation 161 'add' 'tmp_88' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.76>
ST_25 : Operation 162 [1/1] (0.00ns)   --->   "%p_shl17 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_88, i3 0)" [../Desktop/quantTest/sum.c:86]   --->   Operation 162 'bitconcatenate' 'p_shl17' <Predicate = (!b2 & tmp_83)> <Delay = 0.00>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "%p_shl17_cast = zext i8 %p_shl17 to i9" [../Desktop/quantTest/sum.c:86]   --->   Operation 163 'zext' 'p_shl17_cast' <Predicate = (!b2 & tmp_83)> <Delay = 0.00>
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "%p_shl18 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_88, i1 false)" [../Desktop/quantTest/sum.c:86]   --->   Operation 164 'bitconcatenate' 'p_shl18' <Predicate = (!b2 & tmp_83)> <Delay = 0.00>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%p_shl18_cast = zext i6 %p_shl18 to i9" [../Desktop/quantTest/sum.c:86]   --->   Operation 165 'zext' 'p_shl18_cast' <Predicate = (!b2 & tmp_83)> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_89 = sub i9 %p_shl17_cast, %p_shl18_cast" [../Desktop/quantTest/sum.c:86]   --->   Operation 166 'sub' 'tmp_89' <Predicate = (!b2 & tmp_83)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_65 = sext i5 %tmp_132 to i8" [../Desktop/quantTest/sum.c:86]   --->   Operation 167 'sext' 'tmp_65' <Predicate = (!b2 & tmp_83)> <Delay = 0.00>
ST_25 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_65_cast = zext i8 %tmp_65 to i9" [../Desktop/quantTest/sum.c:86]   --->   Operation 168 'zext' 'tmp_65_cast' <Predicate = (!b2 & tmp_83)> <Delay = 0.00>
ST_25 : Operation 169 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%ixstart_19 = add i9 %tmp_65_cast, %tmp_89" [../Desktop/quantTest/sum.c:86]   --->   Operation 169 'add' 'ixstart_19' <Predicate = (!b2 & tmp_83)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%ixstart_26_cast = sext i9 %ixstart_19 to i32" [../Desktop/quantTest/sum.c:86]   --->   Operation 170 'sext' 'ixstart_26_cast' <Predicate = (!b2 & tmp_83)> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (1.75ns)   --->   "br label %._crit_edge" [../Desktop/quantTest/sum.c:87]   --->   Operation 171 'br' <Predicate = (!b2 & tmp_83)> <Delay = 1.75>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%p_shl11 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_81, i3 0)" [../Desktop/quantTest/sum.c:84]   --->   Operation 172 'bitconcatenate' 'p_shl11' <Predicate = (b2)> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%p_shl11_cast = zext i8 %p_shl11 to i9" [../Desktop/quantTest/sum.c:84]   --->   Operation 173 'zext' 'p_shl11_cast' <Predicate = (b2)> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%p_shl12 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_81, i1 false)" [../Desktop/quantTest/sum.c:84]   --->   Operation 174 'bitconcatenate' 'p_shl12' <Predicate = (b2)> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%p_shl12_cast = zext i6 %p_shl12 to i9" [../Desktop/quantTest/sum.c:84]   --->   Operation 175 'zext' 'p_shl12_cast' <Predicate = (b2)> <Delay = 0.00>
ST_25 : Operation 176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_82 = sub i9 %p_shl11_cast, %p_shl12_cast" [../Desktop/quantTest/sum.c:84]   --->   Operation 176 'sub' 'tmp_82' <Predicate = (b2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_61 = sext i5 %tmp_126 to i8" [../Desktop/quantTest/sum.c:84]   --->   Operation 177 'sext' 'tmp_61' <Predicate = (b2)> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_61_cast = zext i8 %tmp_61 to i9" [../Desktop/quantTest/sum.c:84]   --->   Operation 178 'zext' 'tmp_61_cast' <Predicate = (b2)> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%ixstart_18 = add i9 %tmp_61_cast, %tmp_82" [../Desktop/quantTest/sum.c:84]   --->   Operation 179 'add' 'ixstart_18' <Predicate = (b2)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%ixstart_25_cast = sext i9 %ixstart_18 to i32" [../Desktop/quantTest/sum.c:84]   --->   Operation 180 'sext' 'ixstart_25_cast' <Predicate = (b2)> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (1.75ns)   --->   "br label %._crit_edge" [../Desktop/quantTest/sum.c:85]   --->   Operation 181 'br' <Predicate = (b2)> <Delay = 1.75>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%ixstart_5 = phi i32 [ %ixstart_25_cast, %5 ], [ %ixstart_26_cast, %7 ], [ %p_s, %9 ], [ %ixstart_20, %8 ]"   --->   Operation 182 'phi' 'ixstart_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_93 = sext i32 %ixstart_5 to i64" [../Desktop/quantTest/sum.c:97]   --->   Operation 183 'sext' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (0.00ns)   --->   "%X_addr_5 = getelementptr [150 x i1]* %X, i64 0, i64 %tmp_93" [../Desktop/quantTest/sum.c:97]   --->   Operation 184 'getelementptr' 'X_addr_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 185 [2/2] (2.28ns)   --->   "%X_load = load i1* %X_addr_5, align 1" [../Desktop/quantTest/sum.c:97]   --->   Operation 185 'load' 'X_load' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>

State 26 <SV = 13> <Delay = 3.42>
ST_26 : Operation 186 [11/12] (3.42ns)   --->   "%tmp_80 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 186 'urem' 'tmp_80' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 14> <Delay = 3.42>
ST_27 : Operation 187 [10/12] (3.42ns)   --->   "%tmp_80 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 187 'urem' 'tmp_80' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 15> <Delay = 7.79>
ST_28 : Operation 188 [9/12] (3.42ns)   --->   "%tmp_80 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 188 'urem' 'tmp_80' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 189 [1/1] (0.00ns)   --->   "%zext5_cast = zext i8 %ix_11 to i18" [../Desktop/quantTest/sum.c:84]   --->   Operation 189 'zext' 'zext5_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 190 [1/1] (4.73ns)   --->   "%mul6 = mul i18 410, %zext5_cast" [../Desktop/quantTest/sum.c:84]   --->   Operation 190 'mul' 'mul6' <Predicate = true> <Delay = 4.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_59_cast = call i5 @_ssdm_op_PartSelect.i5.i18.i32.i32(i18 %mul6, i32 11, i32 15)" [../Desktop/quantTest/sum.c:84]   --->   Operation 191 'partselect' 'tmp_59_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 192 [9/9] (3.06ns)   --->   "%tmp_60 = urem i5 %tmp_59_cast, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 192 'urem' 'tmp_60' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 193 [1/1] (4.73ns)   --->   "%mul4 = mul i18 328, %zext5_cast" [../Desktop/quantTest/sum.c:84]   --->   Operation 193 'mul' 'mul4' <Predicate = true> <Delay = 4.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_126 = call i5 @_ssdm_op_PartSelect.i5.i18.i32.i32(i18 %mul4, i32 13, i32 17)" [../Desktop/quantTest/sum.c:84]   --->   Operation 194 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>

State 29 <SV = 16> <Delay = 3.42>
ST_29 : Operation 195 [8/12] (3.42ns)   --->   "%tmp_80 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 195 'urem' 'tmp_80' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 196 [8/9] (3.06ns)   --->   "%tmp_60 = urem i5 %tmp_59_cast, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 196 'urem' 'tmp_60' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 17> <Delay = 3.42>
ST_30 : Operation 197 [7/12] (3.42ns)   --->   "%tmp_80 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 197 'urem' 'tmp_80' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 198 [7/9] (3.06ns)   --->   "%tmp_60 = urem i5 %tmp_59_cast, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 198 'urem' 'tmp_60' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 18> <Delay = 3.42>
ST_31 : Operation 199 [6/12] (3.42ns)   --->   "%tmp_80 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 199 'urem' 'tmp_80' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 200 [6/9] (3.06ns)   --->   "%tmp_60 = urem i5 %tmp_59_cast, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 200 'urem' 'tmp_60' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 19> <Delay = 3.42>
ST_32 : Operation 201 [5/12] (3.42ns)   --->   "%tmp_80 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 201 'urem' 'tmp_80' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 202 [5/9] (3.06ns)   --->   "%tmp_60 = urem i5 %tmp_59_cast, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 202 'urem' 'tmp_60' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 20> <Delay = 3.42>
ST_33 : Operation 203 [4/12] (3.42ns)   --->   "%tmp_80 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 203 'urem' 'tmp_80' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 204 [4/9] (3.06ns)   --->   "%tmp_60 = urem i5 %tmp_59_cast, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 204 'urem' 'tmp_60' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 21> <Delay = 3.42>
ST_34 : Operation 205 [3/12] (3.42ns)   --->   "%tmp_80 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 205 'urem' 'tmp_80' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 206 [3/9] (3.06ns)   --->   "%tmp_60 = urem i5 %tmp_59_cast, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 206 'urem' 'tmp_60' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 22> <Delay = 3.42>
ST_35 : Operation 207 [2/12] (3.42ns)   --->   "%tmp_80 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 207 'urem' 'tmp_80' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 208 [2/9] (3.06ns)   --->   "%tmp_60 = urem i5 %tmp_59_cast, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 208 'urem' 'tmp_60' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 23> <Delay = 7.06>
ST_36 : Operation 209 [1/12] (3.42ns)   --->   "%tmp_80 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 209 'urem' 'tmp_80' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_123 = trunc i8 %tmp_80 to i4" [../Desktop/quantTest/sum.c:84]   --->   Operation 210 'trunc' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_124 = trunc i8 %tmp_80 to i3" [../Desktop/quantTest/sum.c:84]   --->   Operation 211 'trunc' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 212 [1/1] (0.00ns)   --->   "%p_shl15 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_124, i2 0)" [../Desktop/quantTest/sum.c:84]   --->   Operation 212 'bitconcatenate' 'p_shl15' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 213 [1/9] (3.06ns)   --->   "%tmp_60 = urem i5 %tmp_59_cast, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 213 'urem' 'tmp_60' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_125 = trunc i5 %tmp_60 to i4" [../Desktop/quantTest/sum.c:84]   --->   Operation 214 'trunc' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 215 [1/1] (1.77ns)   --->   "%tmp1 = add i4 %tmp_125, %tmp_123" [../Desktop/quantTest/sum.c:84]   --->   Operation 215 'add' 'tmp1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 216 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i4 %tmp1 to i5" [../Desktop/quantTest/sum.c:84]   --->   Operation 216 'zext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 217 [1/1] (1.86ns)   --->   "%tmp_81 = add i5 %p_shl15, %tmp1_cast" [../Desktop/quantTest/sum.c:84]   --->   Operation 217 'add' 'tmp_81' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 25> <Delay = 6.83>
ST_37 : Operation 218 [1/2] (2.28ns)   --->   "%X_load = load i1* %X_addr_5, align 1" [../Desktop/quantTest/sum.c:97]   --->   Operation 218 'load' 'X_load' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_37 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_94 = zext i1 %X_load to i64" [../Desktop/quantTest/sum.c:97]   --->   Operation 219 'zext' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_95 = zext i1 %X_load to i35" [../Desktop/quantTest/sum.c:97]   --->   Operation 220 'zext' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_133 = trunc i64 %s_1 to i35" [../Desktop/quantTest/sum.c:69]   --->   Operation 221 'trunc' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_96 = zext i1 %X_load to i34" [../Desktop/quantTest/sum.c:97]   --->   Operation 222 'zext' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_134 = trunc i64 %s_1 to i34" [../Desktop/quantTest/sum.c:69]   --->   Operation 223 'trunc' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 224 [1/1] (3.56ns)   --->   "%s_15 = add nsw i64 %tmp_94, %s_1" [../Desktop/quantTest/sum.c:97]   --->   Operation 224 'add' 's_15' <Predicate = true> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 225 [1/1] (2.74ns)   --->   "%s_6 = add i34 %tmp_134, %tmp_96" [../Desktop/quantTest/sum.c:97]   --->   Operation 225 'add' 's_6' <Predicate = true> <Delay = 2.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 226 [1/1] (2.76ns)   --->   "%s_24_cast = add i35 %tmp_133, %tmp_95" [../Desktop/quantTest/sum.c:97]   --->   Operation 226 'add' 's_24_cast' <Predicate = true> <Delay = 2.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %s_24_cast, i32 34)" [../Desktop/quantTest/sum.c:98]   --->   Operation 227 'bitselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%s_16 = or i64 %s_15, -17179869184" [../Desktop/quantTest/sum.c:99]   --->   Operation 228 'or' 's_16' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%s_26_cast = zext i34 %s_6 to i64" [../Desktop/quantTest/sum.c:101]   --->   Operation 229 'zext' 's_26_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 230 [1/1] (0.98ns) (out node of the LUT)   --->   "%s_2 = select i1 %tmp_135, i64 %s_16, i64 %s_26_cast" [../Desktop/quantTest/sum.c:98]   --->   Operation 230 'select' 's_2' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 231 [1/1] (0.00ns)   --->   "br label %3" [../Desktop/quantTest/sum.c:77]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>

State 38 <SV = 13> <Delay = 3.06>
ST_38 : Operation 232 [8/9] (3.06ns)   --->   "%tmp_84 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:113]   --->   Operation 232 'urem' 'tmp_84' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 14> <Delay = 3.06>
ST_39 : Operation 233 [7/9] (3.06ns)   --->   "%tmp_84 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:113]   --->   Operation 233 'urem' 'tmp_84' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 15> <Delay = 3.06>
ST_40 : Operation 234 [6/9] (3.06ns)   --->   "%tmp_84 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:113]   --->   Operation 234 'urem' 'tmp_84' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 16> <Delay = 3.06>
ST_41 : Operation 235 [5/9] (3.06ns)   --->   "%tmp_84 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:113]   --->   Operation 235 'urem' 'tmp_84' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 17> <Delay = 3.06>
ST_42 : Operation 236 [4/9] (3.06ns)   --->   "%tmp_84 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:113]   --->   Operation 236 'urem' 'tmp_84' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 18> <Delay = 3.06>
ST_43 : Operation 237 [3/9] (3.06ns)   --->   "%tmp_84 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:113]   --->   Operation 237 'urem' 'tmp_84' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 19> <Delay = 3.69>
ST_44 : Operation 238 [2/9] (3.06ns)   --->   "%tmp_84 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:113]   --->   Operation 238 'urem' 'tmp_84' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 239 [1/1] (0.00ns)   --->   "%zext7_cast = zext i5 %iy to i12" [../Desktop/quantTest/sum.c:113]   --->   Operation 239 'zext' 'zext7_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 240 [1/1] (3.69ns)   --->   "%mul7 = mul i12 52, %zext7_cast" [../Desktop/quantTest/sum.c:113]   --->   Operation 240 'mul' 'mul7' <Predicate = true> <Delay = 3.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_128 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul7, i32 8, i32 11)" [../Desktop/quantTest/sum.c:113]   --->   Operation 241 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>

State 45 <SV = 20> <Delay = 8.36>
ST_45 : Operation 242 [1/9] (3.06ns)   --->   "%tmp_84 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:113]   --->   Operation 242 'urem' 'tmp_84' <Predicate = (!b1 & tmp_79)> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_127 = trunc i5 %tmp_84 to i3" [../Desktop/quantTest/sum.c:113]   --->   Operation 243 'trunc' 'tmp_127' <Predicate = (!b1 & tmp_79)> <Delay = 0.00>
ST_45 : Operation 244 [1/1] (0.00ns)   --->   "%p_shl16 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_127, i3 0)" [../Desktop/quantTest/sum.c:113]   --->   Operation 244 'bitconcatenate' 'p_shl16' <Predicate = (!b1 & tmp_79)> <Delay = 0.00>
ST_45 : Operation 245 [1/1] (0.00ns)   --->   "%p_shl20_cast = zext i6 %p_shl16 to i7" [../Desktop/quantTest/sum.c:113]   --->   Operation 245 'zext' 'p_shl20_cast' <Predicate = (!b1 & tmp_79)> <Delay = 0.00>
ST_45 : Operation 246 [1/1] (0.00ns)   --->   "%p_shl19 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_127, i1 false)" [../Desktop/quantTest/sum.c:113]   --->   Operation 246 'bitconcatenate' 'p_shl19' <Predicate = (!b1 & tmp_79)> <Delay = 0.00>
ST_45 : Operation 247 [1/1] (0.00ns)   --->   "%p_shl22_cast = zext i4 %p_shl19 to i7" [../Desktop/quantTest/sum.c:113]   --->   Operation 247 'zext' 'p_shl22_cast' <Predicate = (!b1 & tmp_79)> <Delay = 0.00>
ST_45 : Operation 248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_85 = sub i7 %p_shl20_cast, %p_shl22_cast" [../Desktop/quantTest/sum.c:113]   --->   Operation 248 'sub' 'tmp_85' <Predicate = (!b1 & tmp_79)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_62 = sext i4 %tmp_128 to i5" [../Desktop/quantTest/sum.c:113]   --->   Operation 249 'sext' 'tmp_62' <Predicate = (!b1 & tmp_79)> <Delay = 0.00>
ST_45 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_176_cast = zext i5 %tmp_62 to i7" [../Desktop/quantTest/sum.c:113]   --->   Operation 250 'zext' 'tmp_176_cast' <Predicate = (!b1 & tmp_79)> <Delay = 0.00>
ST_45 : Operation 251 [1/1] (3.54ns) (root node of TernaryAdder)   --->   "%i21_1 = add i7 %tmp_176_cast, %tmp_85" [../Desktop/quantTest/sum.c:113]   --->   Operation 251 'add' 'i21_1' <Predicate = (!b1 & tmp_79)> <Delay = 3.54> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 252 [1/1] (0.00ns)   --->   "%i21_1_cast = sext i7 %i21_1 to i32" [../Desktop/quantTest/sum.c:113]   --->   Operation 252 'sext' 'i21_1_cast' <Predicate = (!b1 & tmp_79)> <Delay = 0.00>
ST_45 : Operation 253 [1/1] (1.75ns)   --->   "store i32 %i21_1_cast, i32* %i9" [../Desktop/quantTest/sum.c:113]   --->   Operation 253 'store' <Predicate = (!b1 & tmp_79)> <Delay = 1.75>
ST_45 : Operation 254 [1/1] (0.00ns)   --->   "br label %._crit_edge5" [../Desktop/quantTest/sum.c:114]   --->   Operation 254 'br' <Predicate = (!b1 & tmp_79)> <Delay = 0.00>
ST_45 : Operation 255 [1/9] (3.06ns)   --->   "%tmp_77 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:111]   --->   Operation 255 'urem' 'tmp_77' <Predicate = (b1)> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_121 = trunc i5 %tmp_77 to i3" [../Desktop/quantTest/sum.c:111]   --->   Operation 256 'trunc' 'tmp_121' <Predicate = (b1)> <Delay = 0.00>
ST_45 : Operation 257 [1/1] (0.00ns)   --->   "%p_shl13 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_121, i3 0)" [../Desktop/quantTest/sum.c:111]   --->   Operation 257 'bitconcatenate' 'p_shl13' <Predicate = (b1)> <Delay = 0.00>
ST_45 : Operation 258 [1/1] (0.00ns)   --->   "%p_shl16_cast = zext i6 %p_shl13 to i7" [../Desktop/quantTest/sum.c:111]   --->   Operation 258 'zext' 'p_shl16_cast' <Predicate = (b1)> <Delay = 0.00>
ST_45 : Operation 259 [1/1] (0.00ns)   --->   "%p_shl14 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_121, i1 false)" [../Desktop/quantTest/sum.c:111]   --->   Operation 259 'bitconcatenate' 'p_shl14' <Predicate = (b1)> <Delay = 0.00>
ST_45 : Operation 260 [1/1] (0.00ns)   --->   "%p_shl19_cast = zext i4 %p_shl14 to i7" [../Desktop/quantTest/sum.c:111]   --->   Operation 260 'zext' 'p_shl19_cast' <Predicate = (b1)> <Delay = 0.00>
ST_45 : Operation 261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_78 = sub i7 %p_shl16_cast, %p_shl19_cast" [../Desktop/quantTest/sum.c:111]   --->   Operation 261 'sub' 'tmp_78' <Predicate = (b1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_58 = sext i4 %tmp_122 to i5" [../Desktop/quantTest/sum.c:111]   --->   Operation 262 'sext' 'tmp_58' <Predicate = (b1)> <Delay = 0.00>
ST_45 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_166_cast = zext i5 %tmp_58 to i7" [../Desktop/quantTest/sum.c:111]   --->   Operation 263 'zext' 'tmp_166_cast' <Predicate = (b1)> <Delay = 0.00>
ST_45 : Operation 264 [1/1] (3.54ns) (root node of TernaryAdder)   --->   "%i21 = add i7 %tmp_166_cast, %tmp_78" [../Desktop/quantTest/sum.c:111]   --->   Operation 264 'add' 'i21' <Predicate = (b1)> <Delay = 3.54> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 265 [1/1] (0.00ns)   --->   "%i21_cast = sext i7 %i21 to i32" [../Desktop/quantTest/sum.c:111]   --->   Operation 265 'sext' 'i21_cast' <Predicate = (b1)> <Delay = 0.00>
ST_45 : Operation 266 [1/1] (1.75ns)   --->   "store i32 %i21_cast, i32* %i9" [../Desktop/quantTest/sum.c:111]   --->   Operation 266 'store' <Predicate = (b1)> <Delay = 1.75>
ST_45 : Operation 267 [1/1] (0.00ns)   --->   "br label %._crit_edge5" [../Desktop/quantTest/sum.c:112]   --->   Operation 267 'br' <Predicate = (b1)> <Delay = 0.00>
ST_45 : Operation 268 [1/1] (1.86ns)   --->   "%i = add i5 %iy, 1" [../Desktop/quantTest/sum.c:65]   --->   Operation 268 'add' 'i' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 269 [1/1] (2.11ns)   --->   "%indvars_iv_next = add i8 %indvars_iv, 5" [../Desktop/quantTest/sum.c:65]   --->   Operation 269 'add' 'indvars_iv_next' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 13> <Delay = 3.06>
ST_46 : Operation 270 [8/9] (3.06ns)   --->   "%tmp_77 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:111]   --->   Operation 270 'urem' 'tmp_77' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 14> <Delay = 3.06>
ST_47 : Operation 271 [7/9] (3.06ns)   --->   "%tmp_77 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:111]   --->   Operation 271 'urem' 'tmp_77' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 15> <Delay = 3.06>
ST_48 : Operation 272 [6/9] (3.06ns)   --->   "%tmp_77 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:111]   --->   Operation 272 'urem' 'tmp_77' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 16> <Delay = 3.06>
ST_49 : Operation 273 [5/9] (3.06ns)   --->   "%tmp_77 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:111]   --->   Operation 273 'urem' 'tmp_77' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 17> <Delay = 3.06>
ST_50 : Operation 274 [4/9] (3.06ns)   --->   "%tmp_77 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:111]   --->   Operation 274 'urem' 'tmp_77' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 18> <Delay = 3.06>
ST_51 : Operation 275 [3/9] (3.06ns)   --->   "%tmp_77 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:111]   --->   Operation 275 'urem' 'tmp_77' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 19> <Delay = 3.69>
ST_52 : Operation 276 [2/9] (3.06ns)   --->   "%tmp_77 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:111]   --->   Operation 276 'urem' 'tmp_77' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 277 [1/1] (0.00ns)   --->   "%zext6_cast = zext i5 %iy to i12" [../Desktop/quantTest/sum.c:111]   --->   Operation 277 'zext' 'zext6_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 278 [1/1] (3.69ns)   --->   "%mul5 = mul i12 52, %zext6_cast" [../Desktop/quantTest/sum.c:111]   --->   Operation 278 'mul' 'mul5' <Predicate = true> <Delay = 3.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_122 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul5, i32 8, i32 11)" [../Desktop/quantTest/sum.c:111]   --->   Operation 279 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>

State 53 <SV = 21> <Delay = 3.25>
ST_53 : Operation 280 [1/1] (0.00ns)   --->   "%i9_load_1 = load i32* %i9" [../Desktop/quantTest/sum.c:121]   --->   Operation 280 'load' 'i9_load_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_91 = sext i32 %i9_load_1 to i64" [../Desktop/quantTest/sum.c:121]   --->   Operation 281 'sext' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 282 [1/1] (0.00ns)   --->   "%Y_addr = getelementptr [30 x i64]* %Y, i64 0, i64 %tmp_91" [../Desktop/quantTest/sum.c:121]   --->   Operation 282 'getelementptr' 'Y_addr' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 283 [1/1] (3.25ns)   --->   "store i64 %s_1, i64* %Y_addr, align 8" [../Desktop/quantTest/sum.c:121]   --->   Operation 283 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_53 : Operation 284 [1/1] (0.00ns)   --->   "br label %1" [../Desktop/quantTest/sum.c:65]   --->   Operation 284 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i9               (alloca           ) [ 011111111111111111111111111111111111111111111111111111]
StgValue_55      (store            ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_56      (br               ) [ 011111111111111111111111111111111111111111111111111111]
indvars_iv1      (phi              ) [ 001111111110000000000000000000000000000000000000000000]
indvars_iv       (phi              ) [ 001111111111111111111111111111111111111111111111111110]
iy               (phi              ) [ 001111111111111111111111111111111111111111111111111110]
b1               (phi              ) [ 001111111111111111111111111111111111111111111111111110]
ix               (phi              ) [ 001000000000000000000000000000000000000000000000000000]
exitcond1        (icmp             ) [ 001111111111111111111111111111111111111111111111111111]
empty            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
indvars_iv_next2 (add              ) [ 011111111111111111111111111111111111111111111111111111]
StgValue_65      (br               ) [ 000000000000000000000000000000000000000000000000000000]
tmp              (trunc            ) [ 000111111100000000000000000000000000000000000000000000]
ix_10            (add              ) [ 011111111111111111111111111111111111111111111111111111]
StgValue_69      (ret              ) [ 000000000000000000000000000000000000000000000000000000]
ixstart_cast     (add              ) [ 000000000011111111111111111111111111110000000000000000]
tmp_55           (urem             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_105          (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
p_shl            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000]
p_shl_cast       (zext             ) [ 000000000000000000000000000000000000000000000000000000]
p_shl7           (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000]
p_shl7_cast      (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_s            (sub              ) [ 000000000000000000000000000000000000000000000000000000]
zext_cast        (zext             ) [ 000000000000000000000000000000000000000000000000000000]
mul              (mul              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_120          (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
tmp_156_cast     (sext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_75           (add              ) [ 000000000001000000000000000000000000000000000000000000]
tmp_157_cast     (sext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_76           (zext             ) [ 000000000000000000000000000000000000000000000000000000]
X_addr           (getelementptr    ) [ 000000000000100000000000000000000000000000000000000000]
s                (load             ) [ 000000000000000000000000000000000000000000000000000000]
s23_cast         (zext             ) [ 001111111111111111111111111111111111111111111111111111]
StgValue_96      (br               ) [ 001111111111111111111111111111111111111111111111111111]
s_1              (phi              ) [ 000000000000011111111111111111111111111111111111111111]
ixstart          (phi              ) [ 000000000000010000000000000000000000000000000000000000]
ix_1             (phi              ) [ 000000000000010000000000000000000000000000000000000000]
b2               (phi              ) [ 001111111111111111111111111111111111111111111111111111]
exitcond         (icmp             ) [ 001111111111111111111111111111111111111111111111111111]
empty_42         (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
StgValue_103     (br               ) [ 000000000000000000000000000000000000000000000000000000]
ix_11            (add              ) [ 001111111111111111111111111111111111111111111111111111]
StgValue_105     (br               ) [ 000000000000000000000000000000000000000000000000000000]
tmp_83           (icmp             ) [ 001111111111111111111111111111111111111111111111111111]
StgValue_107     (br               ) [ 000000000000000000000000000000000000000000000000000000]
ixstart_20       (add              ) [ 001111111111111111111111111111111111111111111111111111]
tmp_90           (icmp             ) [ 001111111111111111111111111111111111111111111111111111]
StgValue_110     (br               ) [ 001111111111111111111111111111111111111111111111111111]
ixstart_21       (add              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_92           (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
ixstart_22       (add              ) [ 000000000000000000000000000000000000000000000000000000]
p_s              (select           ) [ 001111111111111111111111111111111111111111111111111111]
StgValue_115     (br               ) [ 001111111111111111111111111111111111111111111111111111]
StgValue_118     (br               ) [ 000000000000000000000000000000000000000000000000000000]
i9_load          (load             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_79           (icmp             ) [ 001111111111111111111111111111111111111111111111111111]
StgValue_121     (br               ) [ 000000000000000000000000000000000000000000000000000000]
i21_2            (add              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_86           (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
i21_3            (add              ) [ 000000000000000000000000000000000000000000000000000000]
p_3              (select           ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_126     (store            ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_127     (br               ) [ 000000000000000000000000000000000000000000000000000000]
zext9_cast       (zext             ) [ 000000000000000000000000000000000000000000000000000000]
mul8             (mul              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_63_cast      (partselect       ) [ 000000000000000001111111100000000000000000000000000000]
mul9             (mul              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_132          (partselect       ) [ 001111111111110001111111111111111111111111111111111111]
tmp_87           (urem             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_129          (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
tmp_130          (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
p_shl20          (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000]
tmp_64           (urem             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_131          (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
tmp2             (add              ) [ 000000000000000000000000000000000000000000000000000000]
tmp2_cast        (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_88           (add              ) [ 001111111111110000000000011111111111111111111111111111]
p_shl17          (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000]
p_shl17_cast     (zext             ) [ 000000000000000000000000000000000000000000000000000000]
p_shl18          (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000]
p_shl18_cast     (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_89           (sub              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_65           (sext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_65_cast      (zext             ) [ 000000000000000000000000000000000000000000000000000000]
ixstart_19       (add              ) [ 000000000000000000000000000000000000000000000000000000]
ixstart_26_cast  (sext             ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_171     (br               ) [ 000000000000000000000000000000000000000000000000000000]
p_shl11          (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000]
p_shl11_cast     (zext             ) [ 000000000000000000000000000000000000000000000000000000]
p_shl12          (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000]
p_shl12_cast     (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_82           (sub              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_61           (sext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_61_cast      (zext             ) [ 000000000000000000000000000000000000000000000000000000]
ixstart_18       (add              ) [ 000000000000000000000000000000000000000000000000000000]
ixstart_25_cast  (sext             ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_181     (br               ) [ 000000000000000000000000000000000000000000000000000000]
ixstart_5        (phi              ) [ 001111111111111111111111111111111111111111111111111111]
tmp_93           (sext             ) [ 000000000000000000000000000000000000000000000000000000]
X_addr_5         (getelementptr    ) [ 000000000000000000000000000000000000010000000000000000]
zext5_cast       (zext             ) [ 000000000000000000000000000000000000000000000000000000]
mul6             (mul              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_59_cast      (partselect       ) [ 000000000000000000000000000001111111100000000000000000]
mul4             (mul              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_126          (partselect       ) [ 001111111111111111111111110001111111111111111111111111]
tmp_80           (urem             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_123          (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
tmp_124          (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
p_shl15          (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000]
tmp_60           (urem             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_125          (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
tmp1             (add              ) [ 000000000000000000000000000000000000000000000000000000]
tmp1_cast        (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_81           (add              ) [ 001111111111111111111111110000000000011111111111111111]
X_load           (load             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_94           (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_95           (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_133          (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
tmp_96           (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_134          (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
s_15             (add              ) [ 000000000000000000000000000000000000000000000000000000]
s_6              (add              ) [ 000000000000000000000000000000000000000000000000000000]
s_24_cast        (add              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_135          (bitselect        ) [ 000000000000000000000000000000000000000000000000000000]
s_16             (or               ) [ 000000000000000000000000000000000000000000000000000000]
s_26_cast        (zext             ) [ 000000000000000000000000000000000000000000000000000000]
s_2              (select           ) [ 001111111111111111111111111111111111111111111111111111]
StgValue_231     (br               ) [ 001111111111111111111111111111111111111111111111111111]
zext7_cast       (zext             ) [ 000000000000000000000000000000000000000000000000000000]
mul7             (mul              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_128          (partselect       ) [ 001111111111111111111111111111111111110000000111111111]
tmp_84           (urem             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_127          (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
p_shl16          (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000]
p_shl20_cast     (zext             ) [ 000000000000000000000000000000000000000000000000000000]
p_shl19          (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000]
p_shl22_cast     (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_85           (sub              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_62           (sext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_176_cast     (zext             ) [ 000000000000000000000000000000000000000000000000000000]
i21_1            (add              ) [ 000000000000000000000000000000000000000000000000000000]
i21_1_cast       (sext             ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_253     (store            ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_254     (br               ) [ 000000000000000000000000000000000000000000000000000000]
tmp_77           (urem             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_121          (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
p_shl13          (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000]
p_shl16_cast     (zext             ) [ 000000000000000000000000000000000000000000000000000000]
p_shl14          (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000]
p_shl19_cast     (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_78           (sub              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_58           (sext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_166_cast     (zext             ) [ 000000000000000000000000000000000000000000000000000000]
i21              (add              ) [ 000000000000000000000000000000000000000000000000000000]
i21_cast         (sext             ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_266     (store            ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_267     (br               ) [ 000000000000000000000000000000000000000000000000000000]
i                (add              ) [ 011000000000000000000000000000000000000000000000000001]
indvars_iv_next  (add              ) [ 011000000000000000000000000000000000000000000000000001]
zext6_cast       (zext             ) [ 000000000000000000000000000000000000000000000000000000]
mul5             (mul              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_122          (partselect       ) [ 001111111111111111111111111111111111111111111100000001]
i9_load_1        (load             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_91           (sext             ) [ 000000000000000000000000000000000000000000000000000000]
Y_addr           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_283     (store            ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_284     (br               ) [ 011111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i35.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="i9_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i9/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="X_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr/11 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s/11 X_load/25 "/>
</bind>
</comp>

<comp id="113" class="1004" name="X_addr_5_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr_5/25 "/>
</bind>
</comp>

<comp id="121" class="1004" name="Y_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Y_addr/53 "/>
</bind>
</comp>

<comp id="128" class="1004" name="StgValue_283_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="9"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_283/53 "/>
</bind>
</comp>

<comp id="134" class="1005" name="indvars_iv1_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="1"/>
<pin id="136" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv1 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvars_iv1_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="1" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv1/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="indvars_iv_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="1"/>
<pin id="148" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="indvars_iv_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="4" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="iy_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="1"/>
<pin id="160" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="iy (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="iy_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="1" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iy/2 "/>
</bind>
</comp>

<comp id="170" class="1005" name="b1_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="b1 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="b1_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="1" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b1/2 "/>
</bind>
</comp>

<comp id="184" class="1005" name="ix_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="9" slack="1"/>
<pin id="186" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ix (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="ix_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="0"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix/2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="s_1_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="9"/>
<pin id="197" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="s_1 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="s_1_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="64" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_1/13 "/>
</bind>
</comp>

<comp id="206" class="1005" name="ixstart_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ixstart (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="ixstart_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="32" slack="1"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ixstart/13 "/>
</bind>
</comp>

<comp id="217" class="1005" name="ix_1_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="219" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="ix_1 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="ix_1_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="4"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="8" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_1/13 "/>
</bind>
</comp>

<comp id="226" class="1005" name="b2_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="b2 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="b2_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="1" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b2/13 "/>
</bind>
</comp>

<comp id="240" class="1005" name="ixstart_5_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ixstart_5 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="ixstart_5_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="9" slack="0"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="9" slack="0"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="4" bw="32" slack="12"/>
<pin id="250" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="6" bw="32" slack="12"/>
<pin id="252" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ixstart_5/25 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_87/13 tmp_80/13 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="12"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i9_load/13 i9_load_1/53 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="11"/>
<pin id="265" dir="0" index="1" bw="4" slack="0"/>
<pin id="266" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_84/13 tmp_77/13 "/>
</bind>
</comp>

<comp id="269" class="1004" name="StgValue_55_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_55/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="exitcond1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="0" index="1" bw="2" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="indvars_iv_next2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next2/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="9" slack="0"/>
<pin id="288" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="0" index="1" bw="4" slack="0"/>
<pin id="293" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_55/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="ix_10_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="0" index="1" bw="9" slack="0"/>
<pin id="299" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_10/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="ixstart_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="7"/>
<pin id="305" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ixstart_cast/9 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_105_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="0"/>
<pin id="309" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_105/10 "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_shl_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="0"/>
<pin id="313" dir="0" index="1" bw="3" slack="0"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/10 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_shl_cast_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="0"/>
<pin id="321" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/10 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_shl7_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="0" index="1" bw="3" slack="0"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/10 "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_shl7_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/10 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_s_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="6" slack="0"/>
<pin id="337" dir="0" index="1" bw="4" slack="0"/>
<pin id="338" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_cast_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="1"/>
<pin id="343" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/10 "/>
</bind>
</comp>

<comp id="344" class="1004" name="mul_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="10" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="0"/>
<pin id="347" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/10 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_120_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="0" index="1" bw="18" slack="0"/>
<pin id="353" dir="0" index="2" bw="5" slack="0"/>
<pin id="354" dir="0" index="3" bw="6" slack="0"/>
<pin id="355" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_120/10 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_156_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="0"/>
<pin id="362" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_156_cast/10 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_75_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="0"/>
<pin id="366" dir="0" index="1" bw="7" slack="0"/>
<pin id="367" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_75/10 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_157_cast_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_157_cast/11 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_76_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="7" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_76/11 "/>
</bind>
</comp>

<comp id="378" class="1004" name="s23_cast_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="s23_cast/12 "/>
</bind>
</comp>

<comp id="382" class="1004" name="exitcond_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="11"/>
<pin id="385" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/13 "/>
</bind>
</comp>

<comp id="388" class="1004" name="ix_11_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_11/13 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_83_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_83/13 "/>
</bind>
</comp>

<comp id="401" class="1004" name="ixstart_20_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="6" slack="0"/>
<pin id="404" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ixstart_20/13 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_90_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="9" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_90/13 "/>
</bind>
</comp>

<comp id="413" class="1004" name="ixstart_21_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="8" slack="0"/>
<pin id="416" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ixstart_21/13 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_92_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="6" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_92/13 "/>
</bind>
</comp>

<comp id="425" class="1004" name="ixstart_22_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="9" slack="0"/>
<pin id="428" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ixstart_22/13 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_s_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="0" index="2" bw="32" slack="0"/>
<pin id="435" dir="1" index="3" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/13 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_79_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_79/13 "/>
</bind>
</comp>

<comp id="445" class="1004" name="i21_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="4" slack="0"/>
<pin id="448" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i21_2/13 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_86_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="6" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_86/13 "/>
</bind>
</comp>

<comp id="457" class="1004" name="i21_3_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="6" slack="0"/>
<pin id="460" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i21_3/13 "/>
</bind>
</comp>

<comp id="463" class="1004" name="p_3_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="0" index="2" bw="32" slack="0"/>
<pin id="467" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_3/13 "/>
</bind>
</comp>

<comp id="471" class="1004" name="StgValue_126_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="12"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_126/13 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext9_cast_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="3"/>
<pin id="478" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext9_cast/16 "/>
</bind>
</comp>

<comp id="479" class="1004" name="mul8_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="10" slack="0"/>
<pin id="481" dir="0" index="1" bw="8" slack="0"/>
<pin id="482" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul8/16 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_63_cast_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="5" slack="0"/>
<pin id="487" dir="0" index="1" bw="18" slack="0"/>
<pin id="488" dir="0" index="2" bw="5" slack="0"/>
<pin id="489" dir="0" index="3" bw="5" slack="0"/>
<pin id="490" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_63_cast/16 "/>
</bind>
</comp>

<comp id="495" class="1004" name="grp_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="0" index="1" bw="4" slack="0"/>
<pin id="498" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_64/16 "/>
</bind>
</comp>

<comp id="501" class="1004" name="mul9_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="0"/>
<pin id="503" dir="0" index="1" bw="8" slack="0"/>
<pin id="504" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul9/16 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_132_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="5" slack="0"/>
<pin id="509" dir="0" index="1" bw="18" slack="0"/>
<pin id="510" dir="0" index="2" bw="5" slack="0"/>
<pin id="511" dir="0" index="3" bw="6" slack="0"/>
<pin id="512" dir="1" index="4" bw="5" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_132/16 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_129_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="0"/>
<pin id="519" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_129/24 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_130_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="4" slack="0"/>
<pin id="523" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_130/24 "/>
</bind>
</comp>

<comp id="525" class="1004" name="p_shl20_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="5" slack="0"/>
<pin id="527" dir="0" index="1" bw="3" slack="0"/>
<pin id="528" dir="0" index="2" bw="1" slack="0"/>
<pin id="529" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl20/24 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_131_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="4" slack="0"/>
<pin id="535" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_131/24 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="0"/>
<pin id="539" dir="0" index="1" bw="4" slack="0"/>
<pin id="540" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/24 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp2_cast_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="0"/>
<pin id="545" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/24 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_88_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="5" slack="0"/>
<pin id="549" dir="0" index="1" bw="4" slack="0"/>
<pin id="550" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_88/24 "/>
</bind>
</comp>

<comp id="553" class="1004" name="p_shl17_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="0"/>
<pin id="555" dir="0" index="1" bw="5" slack="1"/>
<pin id="556" dir="0" index="2" bw="1" slack="0"/>
<pin id="557" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl17/25 "/>
</bind>
</comp>

<comp id="560" class="1004" name="p_shl17_cast_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="0"/>
<pin id="562" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl17_cast/25 "/>
</bind>
</comp>

<comp id="564" class="1004" name="p_shl18_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="6" slack="0"/>
<pin id="566" dir="0" index="1" bw="5" slack="1"/>
<pin id="567" dir="0" index="2" bw="1" slack="0"/>
<pin id="568" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl18/25 "/>
</bind>
</comp>

<comp id="571" class="1004" name="p_shl18_cast_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="6" slack="0"/>
<pin id="573" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl18_cast/25 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_89_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="0" index="1" bw="6" slack="0"/>
<pin id="578" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_89/25 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_65_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="9"/>
<pin id="583" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_65/25 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_65_cast_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="5" slack="0"/>
<pin id="586" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_65_cast/25 "/>
</bind>
</comp>

<comp id="588" class="1004" name="ixstart_19_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="0"/>
<pin id="590" dir="0" index="1" bw="9" slack="0"/>
<pin id="591" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ixstart_19/25 "/>
</bind>
</comp>

<comp id="594" class="1004" name="ixstart_26_cast_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="9" slack="0"/>
<pin id="596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ixstart_26_cast/25 "/>
</bind>
</comp>

<comp id="599" class="1004" name="p_shl11_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="0"/>
<pin id="601" dir="0" index="1" bw="5" slack="1"/>
<pin id="602" dir="0" index="2" bw="1" slack="0"/>
<pin id="603" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl11/25 "/>
</bind>
</comp>

<comp id="606" class="1004" name="p_shl11_cast_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl11_cast/25 "/>
</bind>
</comp>

<comp id="610" class="1004" name="p_shl12_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="6" slack="0"/>
<pin id="612" dir="0" index="1" bw="5" slack="1"/>
<pin id="613" dir="0" index="2" bw="1" slack="0"/>
<pin id="614" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl12/25 "/>
</bind>
</comp>

<comp id="617" class="1004" name="p_shl12_cast_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="6" slack="0"/>
<pin id="619" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl12_cast/25 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_82_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="8" slack="0"/>
<pin id="623" dir="0" index="1" bw="6" slack="0"/>
<pin id="624" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_82/25 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_61_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="5" slack="9"/>
<pin id="629" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_61/25 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_61_cast_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="5" slack="0"/>
<pin id="632" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_61_cast/25 "/>
</bind>
</comp>

<comp id="634" class="1004" name="ixstart_18_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="0"/>
<pin id="636" dir="0" index="1" bw="9" slack="0"/>
<pin id="637" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ixstart_18/25 "/>
</bind>
</comp>

<comp id="640" class="1004" name="ixstart_25_cast_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="9" slack="0"/>
<pin id="642" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ixstart_25_cast/25 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_93_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="0"/>
<pin id="647" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_93/25 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext5_cast_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="3"/>
<pin id="652" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext5_cast/28 "/>
</bind>
</comp>

<comp id="653" class="1004" name="mul6_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="10" slack="0"/>
<pin id="655" dir="0" index="1" bw="8" slack="0"/>
<pin id="656" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul6/28 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_59_cast_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="5" slack="0"/>
<pin id="661" dir="0" index="1" bw="18" slack="0"/>
<pin id="662" dir="0" index="2" bw="5" slack="0"/>
<pin id="663" dir="0" index="3" bw="5" slack="0"/>
<pin id="664" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_59_cast/28 "/>
</bind>
</comp>

<comp id="669" class="1004" name="grp_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="5" slack="0"/>
<pin id="671" dir="0" index="1" bw="4" slack="0"/>
<pin id="672" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_60/28 "/>
</bind>
</comp>

<comp id="675" class="1004" name="mul4_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="10" slack="0"/>
<pin id="677" dir="0" index="1" bw="8" slack="0"/>
<pin id="678" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul4/28 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_126_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="5" slack="0"/>
<pin id="683" dir="0" index="1" bw="18" slack="0"/>
<pin id="684" dir="0" index="2" bw="5" slack="0"/>
<pin id="685" dir="0" index="3" bw="6" slack="0"/>
<pin id="686" dir="1" index="4" bw="5" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_126/28 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_123_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="4" slack="0"/>
<pin id="693" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_123/36 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp_124_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="4" slack="0"/>
<pin id="697" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_124/36 "/>
</bind>
</comp>

<comp id="699" class="1004" name="p_shl15_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="5" slack="0"/>
<pin id="701" dir="0" index="1" bw="3" slack="0"/>
<pin id="702" dir="0" index="2" bw="1" slack="0"/>
<pin id="703" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl15/36 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_125_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="4" slack="0"/>
<pin id="709" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_125/36 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="4" slack="0"/>
<pin id="713" dir="0" index="1" bw="4" slack="0"/>
<pin id="714" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/36 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp1_cast_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="4" slack="0"/>
<pin id="719" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/36 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_81_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="5" slack="0"/>
<pin id="723" dir="0" index="1" bw="4" slack="0"/>
<pin id="724" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_81/36 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_94_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_94/37 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_95_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_95/37 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_133_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="64" slack="13"/>
<pin id="737" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_133/37 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_96_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_96/37 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_134_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="64" slack="13"/>
<pin id="745" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_134/37 "/>
</bind>
</comp>

<comp id="747" class="1004" name="s_15_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="64" slack="13"/>
<pin id="750" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_15/37 "/>
</bind>
</comp>

<comp id="753" class="1004" name="s_6_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="34" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_6/37 "/>
</bind>
</comp>

<comp id="759" class="1004" name="s_24_cast_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="35" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_24_cast/37 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_135_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="35" slack="0"/>
<pin id="768" dir="0" index="2" bw="7" slack="0"/>
<pin id="769" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_135/37 "/>
</bind>
</comp>

<comp id="773" class="1004" name="s_16_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="64" slack="0"/>
<pin id="775" dir="0" index="1" bw="35" slack="0"/>
<pin id="776" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="s_16/37 "/>
</bind>
</comp>

<comp id="779" class="1004" name="s_26_cast_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="34" slack="0"/>
<pin id="781" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="s_26_cast/37 "/>
</bind>
</comp>

<comp id="783" class="1004" name="s_2_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="64" slack="0"/>
<pin id="786" dir="0" index="2" bw="34" slack="0"/>
<pin id="787" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_2/37 "/>
</bind>
</comp>

<comp id="791" class="1004" name="zext7_cast_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="5" slack="18"/>
<pin id="793" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext7_cast/44 "/>
</bind>
</comp>

<comp id="795" class="1004" name="mul7_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="7" slack="0"/>
<pin id="797" dir="0" index="1" bw="5" slack="0"/>
<pin id="798" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul7/44 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_128_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="4" slack="0"/>
<pin id="803" dir="0" index="1" bw="12" slack="0"/>
<pin id="804" dir="0" index="2" bw="5" slack="0"/>
<pin id="805" dir="0" index="3" bw="5" slack="0"/>
<pin id="806" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_128/44 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_127_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="3" slack="0"/>
<pin id="813" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_127/45 "/>
</bind>
</comp>

<comp id="815" class="1004" name="p_shl16_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="6" slack="0"/>
<pin id="817" dir="0" index="1" bw="3" slack="0"/>
<pin id="818" dir="0" index="2" bw="1" slack="0"/>
<pin id="819" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl16/45 "/>
</bind>
</comp>

<comp id="823" class="1004" name="p_shl20_cast_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="6" slack="0"/>
<pin id="825" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl20_cast/45 "/>
</bind>
</comp>

<comp id="827" class="1004" name="p_shl19_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="4" slack="0"/>
<pin id="829" dir="0" index="1" bw="3" slack="0"/>
<pin id="830" dir="0" index="2" bw="1" slack="0"/>
<pin id="831" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl19/45 "/>
</bind>
</comp>

<comp id="835" class="1004" name="p_shl22_cast_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="4" slack="0"/>
<pin id="837" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl22_cast/45 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_85_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="6" slack="0"/>
<pin id="841" dir="0" index="1" bw="4" slack="0"/>
<pin id="842" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_85/45 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_62_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="4" slack="1"/>
<pin id="847" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_62/45 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_176_cast_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="4" slack="0"/>
<pin id="850" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_176_cast/45 "/>
</bind>
</comp>

<comp id="852" class="1004" name="i21_1_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="5" slack="0"/>
<pin id="854" dir="0" index="1" bw="7" slack="0"/>
<pin id="855" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i21_1/45 "/>
</bind>
</comp>

<comp id="858" class="1004" name="i21_1_cast_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="7" slack="0"/>
<pin id="860" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i21_1_cast/45 "/>
</bind>
</comp>

<comp id="862" class="1004" name="StgValue_253_store_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="7" slack="0"/>
<pin id="864" dir="0" index="1" bw="32" slack="20"/>
<pin id="865" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_253/45 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp_121_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="3" slack="0"/>
<pin id="869" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_121/45 "/>
</bind>
</comp>

<comp id="871" class="1004" name="p_shl13_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="6" slack="0"/>
<pin id="873" dir="0" index="1" bw="3" slack="0"/>
<pin id="874" dir="0" index="2" bw="1" slack="0"/>
<pin id="875" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl13/45 "/>
</bind>
</comp>

<comp id="879" class="1004" name="p_shl16_cast_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="6" slack="0"/>
<pin id="881" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl16_cast/45 "/>
</bind>
</comp>

<comp id="883" class="1004" name="p_shl14_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="4" slack="0"/>
<pin id="885" dir="0" index="1" bw="3" slack="0"/>
<pin id="886" dir="0" index="2" bw="1" slack="0"/>
<pin id="887" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl14/45 "/>
</bind>
</comp>

<comp id="891" class="1004" name="p_shl19_cast_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="4" slack="0"/>
<pin id="893" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl19_cast/45 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_78_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="6" slack="0"/>
<pin id="897" dir="0" index="1" bw="4" slack="0"/>
<pin id="898" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_78/45 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp_58_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="4" slack="1"/>
<pin id="903" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_58/45 "/>
</bind>
</comp>

<comp id="904" class="1004" name="tmp_166_cast_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="4" slack="0"/>
<pin id="906" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_166_cast/45 "/>
</bind>
</comp>

<comp id="908" class="1004" name="i21_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="5" slack="0"/>
<pin id="910" dir="0" index="1" bw="7" slack="0"/>
<pin id="911" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i21/45 "/>
</bind>
</comp>

<comp id="914" class="1004" name="i21_cast_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="7" slack="0"/>
<pin id="916" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i21_cast/45 "/>
</bind>
</comp>

<comp id="918" class="1004" name="StgValue_266_store_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="7" slack="0"/>
<pin id="920" dir="0" index="1" bw="32" slack="20"/>
<pin id="921" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_266/45 "/>
</bind>
</comp>

<comp id="923" class="1004" name="i_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="5" slack="19"/>
<pin id="925" dir="0" index="1" bw="1" slack="0"/>
<pin id="926" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/45 "/>
</bind>
</comp>

<comp id="929" class="1004" name="indvars_iv_next_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="8" slack="19"/>
<pin id="931" dir="0" index="1" bw="4" slack="0"/>
<pin id="932" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/45 "/>
</bind>
</comp>

<comp id="935" class="1004" name="zext6_cast_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="5" slack="18"/>
<pin id="937" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext6_cast/52 "/>
</bind>
</comp>

<comp id="939" class="1004" name="mul5_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="7" slack="0"/>
<pin id="941" dir="0" index="1" bw="5" slack="0"/>
<pin id="942" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul5/52 "/>
</bind>
</comp>

<comp id="945" class="1004" name="tmp_122_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="4" slack="0"/>
<pin id="947" dir="0" index="1" bw="12" slack="0"/>
<pin id="948" dir="0" index="2" bw="5" slack="0"/>
<pin id="949" dir="0" index="3" bw="5" slack="0"/>
<pin id="950" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_122/52 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp_91_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="0"/>
<pin id="957" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_91/53 "/>
</bind>
</comp>

<comp id="960" class="1005" name="i9_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="0"/>
<pin id="962" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i9 "/>
</bind>
</comp>

<comp id="972" class="1005" name="indvars_iv_next2_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="5" slack="0"/>
<pin id="974" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv_next2 "/>
</bind>
</comp>

<comp id="977" class="1005" name="tmp_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="8" slack="7"/>
<pin id="979" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="982" class="1005" name="ix_10_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="9" slack="0"/>
<pin id="984" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="ix_10 "/>
</bind>
</comp>

<comp id="987" class="1005" name="ixstart_cast_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="8" slack="1"/>
<pin id="989" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ixstart_cast "/>
</bind>
</comp>

<comp id="993" class="1005" name="tmp_75_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="7" slack="1"/>
<pin id="995" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_75 "/>
</bind>
</comp>

<comp id="998" class="1005" name="X_addr_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="8" slack="1"/>
<pin id="1000" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_addr "/>
</bind>
</comp>

<comp id="1003" class="1005" name="s23_cast_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="64" slack="1"/>
<pin id="1005" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s23_cast "/>
</bind>
</comp>

<comp id="1011" class="1005" name="ix_11_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="8" slack="0"/>
<pin id="1013" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="ix_11 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="tmp_83_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="12"/>
<pin id="1021" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_83 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="ixstart_20_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="12"/>
<pin id="1025" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="ixstart_20 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="p_s_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="12"/>
<pin id="1033" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="1036" class="1005" name="tmp_79_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="8"/>
<pin id="1038" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_79 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="tmp_63_cast_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="5" slack="1"/>
<pin id="1042" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_63_cast "/>
</bind>
</comp>

<comp id="1045" class="1005" name="tmp_132_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="5" slack="9"/>
<pin id="1047" dir="1" index="1" bw="5" slack="9"/>
</pin_list>
<bind>
<opset="tmp_132 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="tmp_88_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="5" slack="1"/>
<pin id="1052" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_88 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="X_addr_5_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="8" slack="1"/>
<pin id="1058" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_addr_5 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="tmp_59_cast_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="5" slack="1"/>
<pin id="1063" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59_cast "/>
</bind>
</comp>

<comp id="1066" class="1005" name="tmp_126_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="5" slack="9"/>
<pin id="1068" dir="1" index="1" bw="5" slack="9"/>
</pin_list>
<bind>
<opset="tmp_126 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="tmp_81_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="5" slack="1"/>
<pin id="1073" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_81 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="s_2_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="64" slack="1"/>
<pin id="1079" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_2 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="tmp_128_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="4" slack="1"/>
<pin id="1084" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_128 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="i_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="5" slack="1"/>
<pin id="1089" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1092" class="1005" name="indvars_iv_next_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="8" slack="1"/>
<pin id="1094" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next "/>
</bind>
</comp>

<comp id="1097" class="1005" name="tmp_122_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="4" slack="1"/>
<pin id="1099" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_122 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="46" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="46" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="113" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="46" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="157"><net_src comp="150" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="169"><net_src comp="162" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="170" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="170" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="183"><net_src comp="175" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="205"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="229"><net_src comp="14" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="12" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="226" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="226" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="239"><net_src comp="231" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="243"><net_src comp="240" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="254"><net_src comp="244" pin="8"/><net_sink comp="240" pin=0"/></net>

<net id="259"><net_src comp="62" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="158" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="26" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="6" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="162" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="18" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="138" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="24" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="188" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="138" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="26" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="28" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="188" pin="4"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="30" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="290" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="32" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="34" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="322"><net_src comp="311" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="36" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="307" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="12" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="323" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="319" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="331" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="348"><net_src comp="38" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="341" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="356"><net_src comp="40" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="344" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="42" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="44" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="363"><net_src comp="350" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="335" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="370" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="381"><net_src comp="107" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="220" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="146" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="220" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="30" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="394"><net_src comp="388" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="399"><net_src comp="210" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="50" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="210" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="52" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="54" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="210" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="56" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="58" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="210" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="60" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="419" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="425" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="413" pin="2"/><net_sink comp="431" pin=2"/></net>

<net id="443"><net_src comp="260" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="64" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="260" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="66" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="58" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="260" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="68" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="468"><net_src comp="451" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="457" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="445" pin="2"/><net_sink comp="463" pin=2"/></net>

<net id="475"><net_src comp="463" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="483"><net_src comp="70" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="476" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="491"><net_src comp="40" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="479" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="72" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="494"><net_src comp="74" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="499"><net_src comp="485" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="26" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="38" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="476" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="513"><net_src comp="40" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="501" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="42" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="516"><net_src comp="44" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="520"><net_src comp="255" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="255" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="530"><net_src comp="76" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="521" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="78" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="536"><net_src comp="495" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="517" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="525" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="543" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="558"><net_src comp="80" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="34" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="563"><net_src comp="553" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="82" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="12" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="574"><net_src comp="564" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="560" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="571" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="587"><net_src comp="581" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="584" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="575" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="588" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="604"><net_src comp="80" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="34" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="609"><net_src comp="599" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="615"><net_src comp="82" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="12" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="620"><net_src comp="610" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="606" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="617" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="633"><net_src comp="627" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="630" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="621" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="634" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="648"><net_src comp="244" pin="8"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="657"><net_src comp="70" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="650" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="665"><net_src comp="40" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="653" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="667"><net_src comp="72" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="668"><net_src comp="74" pin="0"/><net_sink comp="659" pin=3"/></net>

<net id="673"><net_src comp="659" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="26" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="38" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="650" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="687"><net_src comp="40" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="675" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="689"><net_src comp="42" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="690"><net_src comp="44" pin="0"/><net_sink comp="681" pin=3"/></net>

<net id="694"><net_src comp="255" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="255" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="704"><net_src comp="76" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="695" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="78" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="710"><net_src comp="669" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="707" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="691" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="711" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="699" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="717" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="107" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="107" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="195" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="107" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="195" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="751"><net_src comp="727" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="195" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="743" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="739" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="735" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="731" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="770"><net_src comp="84" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="771"><net_src comp="759" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="772"><net_src comp="86" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="777"><net_src comp="747" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="88" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="782"><net_src comp="753" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="788"><net_src comp="765" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="773" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="779" pin="1"/><net_sink comp="783" pin=2"/></net>

<net id="794"><net_src comp="158" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="799"><net_src comp="90" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="791" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="807"><net_src comp="92" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="795" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="809"><net_src comp="94" pin="0"/><net_sink comp="801" pin=2"/></net>

<net id="810"><net_src comp="72" pin="0"/><net_sink comp="801" pin=3"/></net>

<net id="814"><net_src comp="263" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="820"><net_src comp="32" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="821"><net_src comp="811" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="822"><net_src comp="34" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="826"><net_src comp="815" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="832"><net_src comp="36" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="811" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="834"><net_src comp="12" pin="0"/><net_sink comp="827" pin=2"/></net>

<net id="838"><net_src comp="827" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="823" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="835" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="851"><net_src comp="845" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="856"><net_src comp="848" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="839" pin="2"/><net_sink comp="852" pin=1"/></net>

<net id="861"><net_src comp="852" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="866"><net_src comp="858" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="870"><net_src comp="263" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="876"><net_src comp="32" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="877"><net_src comp="867" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="878"><net_src comp="34" pin="0"/><net_sink comp="871" pin=2"/></net>

<net id="882"><net_src comp="871" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="888"><net_src comp="36" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="889"><net_src comp="867" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="890"><net_src comp="12" pin="0"/><net_sink comp="883" pin=2"/></net>

<net id="894"><net_src comp="883" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="899"><net_src comp="879" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="891" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="907"><net_src comp="901" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="912"><net_src comp="904" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="895" pin="2"/><net_sink comp="908" pin=1"/></net>

<net id="917"><net_src comp="908" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="922"><net_src comp="914" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="927"><net_src comp="158" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="24" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="933"><net_src comp="146" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="62" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="938"><net_src comp="158" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="943"><net_src comp="90" pin="0"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="935" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="951"><net_src comp="92" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="952"><net_src comp="939" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="953"><net_src comp="94" pin="0"/><net_sink comp="945" pin=2"/></net>

<net id="954"><net_src comp="72" pin="0"/><net_sink comp="945" pin=3"/></net>

<net id="958"><net_src comp="260" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="963"><net_src comp="96" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="966"><net_src comp="960" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="967"><net_src comp="960" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="968"><net_src comp="960" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="975"><net_src comp="280" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="980"><net_src comp="286" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="985"><net_src comp="296" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="990"><net_src comp="302" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="992"><net_src comp="987" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="996"><net_src comp="364" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1001"><net_src comp="100" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="1006"><net_src comp="378" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="1014"><net_src comp="388" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="1016"><net_src comp="1011" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1017"><net_src comp="1011" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1018"><net_src comp="1011" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1022"><net_src comp="395" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1026"><net_src comp="401" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="244" pin=6"/></net>

<net id="1034"><net_src comp="431" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="244" pin=4"/></net>

<net id="1039"><net_src comp="439" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1043"><net_src comp="485" pin="4"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="1048"><net_src comp="507" pin="4"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1053"><net_src comp="547" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="1055"><net_src comp="1050" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="1059"><net_src comp="113" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="1064"><net_src comp="659" pin="4"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1069"><net_src comp="681" pin="4"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1074"><net_src comp="721" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="1076"><net_src comp="1071" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="1080"><net_src comp="783" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="1085"><net_src comp="801" pin="4"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1090"><net_src comp="923" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="1095"><net_src comp="929" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="1100"><net_src comp="945" pin="4"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="901" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Y | {53 }
 - Input state : 
	Port: c_sum : X | {11 12 25 37 }
  - Chain level:
	State 1
		StgValue_55 : 1
	State 2
		exitcond1 : 1
		indvars_iv_next2 : 1
		StgValue_65 : 2
		tmp : 1
		tmp_55 : 1
		ix_10 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		tmp_105 : 1
		p_shl : 2
		p_shl_cast : 3
		p_shl7 : 2
		p_shl7_cast : 3
		tmp_s : 4
		mul : 1
		tmp_120 : 2
		tmp_156_cast : 3
		tmp_75 : 5
	State 11
		tmp_76 : 1
		X_addr : 2
		s : 3
	State 12
		s23_cast : 1
	State 13
		exitcond : 1
		StgValue_103 : 2
		ix_11 : 1
		StgValue_105 : 1
		tmp_83 : 1
		StgValue_107 : 2
		ixstart_20 : 1
		tmp_90 : 2
		StgValue_110 : 3
		ixstart_21 : 1
		tmp_92 : 2
		ixstart_22 : 1
		p_s : 3
		tmp_87 : 2
		tmp_80 : 2
		tmp_79 : 1
		StgValue_121 : 2
		i21_2 : 1
		tmp_86 : 2
		i21_3 : 1
		p_3 : 3
		StgValue_126 : 4
	State 14
	State 15
	State 16
		mul8 : 1
		tmp_63_cast : 2
		tmp_64 : 3
		mul9 : 1
		tmp_132 : 2
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		tmp_129 : 1
		tmp_130 : 1
		p_shl20 : 2
		tmp_131 : 1
		tmp2 : 2
		tmp2_cast : 3
		tmp_88 : 4
	State 25
		p_shl17_cast : 1
		p_shl18_cast : 1
		tmp_89 : 2
		tmp_65_cast : 1
		ixstart_19 : 3
		ixstart_26_cast : 4
		p_shl11_cast : 1
		p_shl12_cast : 1
		tmp_82 : 2
		tmp_61_cast : 1
		ixstart_18 : 3
		ixstart_25_cast : 4
		ixstart_5 : 5
		tmp_93 : 6
		X_addr_5 : 7
		X_load : 8
	State 26
	State 27
	State 28
		mul6 : 1
		tmp_59_cast : 2
		tmp_60 : 3
		mul4 : 1
		tmp_126 : 2
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		tmp_123 : 1
		tmp_124 : 1
		p_shl15 : 2
		tmp_125 : 1
		tmp1 : 2
		tmp1_cast : 3
		tmp_81 : 4
	State 37
		tmp_94 : 1
		tmp_95 : 1
		tmp_96 : 1
		s_15 : 2
		s_6 : 2
		s_24_cast : 2
		tmp_135 : 3
		s_16 : 3
		s_26_cast : 3
		s_2 : 4
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		mul7 : 1
		tmp_128 : 2
	State 45
		tmp_127 : 1
		p_shl16 : 2
		p_shl20_cast : 3
		p_shl19 : 2
		p_shl22_cast : 3
		tmp_85 : 4
		tmp_176_cast : 1
		i21_1 : 5
		i21_1_cast : 6
		StgValue_253 : 7
		tmp_121 : 1
		p_shl13 : 2
		p_shl16_cast : 3
		p_shl14 : 2
		p_shl19_cast : 3
		tmp_78 : 4
		tmp_166_cast : 1
		i21 : 5
		i21_cast : 6
		StgValue_266 : 7
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
		mul5 : 1
		tmp_122 : 2
	State 53
		tmp_91 : 1
		Y_addr : 2
		StgValue_283 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_255       |    0    |   106   |    44   |
|          |        grp_fu_263       |    0    |    70   |    29   |
|   urem   |        grp_fu_290       |    0    |    70   |    29   |
|          |        grp_fu_495       |    0    |    70   |    29   |
|          |        grp_fu_669       |    0    |    70   |    29   |
|----------|-------------------------|---------|---------|---------|
|          | indvars_iv_next2_fu_280 |    0    |    0    |    15   |
|          |       ix_10_fu_296      |    0    |    0    |    16   |
|          |   ixstart_cast_fu_302   |    0    |    0    |    15   |
|          |      tmp_75_fu_364      |    0    |    0    |    8    |
|          |       ix_11_fu_388      |    0    |    0    |    15   |
|          |    ixstart_20_fu_401    |    0    |    0    |    39   |
|          |    ixstart_21_fu_413    |    0    |    0    |    39   |
|          |    ixstart_22_fu_425    |    0    |    0    |    39   |
|          |       i21_2_fu_445      |    0    |    0    |    39   |
|          |       i21_3_fu_457      |    0    |    0    |    39   |
|          |       tmp2_fu_537       |    0    |    0    |    13   |
|    add   |      tmp_88_fu_547      |    0    |    0    |    15   |
|          |    ixstart_19_fu_588    |    0    |    0    |    8    |
|          |    ixstart_18_fu_634    |    0    |    0    |    8    |
|          |       tmp1_fu_711       |    0    |    0    |    13   |
|          |      tmp_81_fu_721      |    0    |    0    |    15   |
|          |       s_15_fu_747       |    0    |    0    |    71   |
|          |        s_6_fu_753       |    0    |    0    |    41   |
|          |     s_24_cast_fu_759    |    0    |    0    |    42   |
|          |       i21_1_fu_852      |    0    |    0    |    8    |
|          |        i21_fu_908       |    0    |    0    |    8    |
|          |         i_fu_923        |    0    |    0    |    15   |
|          |  indvars_iv_next_fu_929 |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|          |        mul_fu_344       |    0    |    0    |    63   |
|          |       mul8_fu_479       |    0    |    0    |    63   |
|          |       mul9_fu_501       |    0    |    0    |    63   |
|    mul   |       mul6_fu_653       |    0    |    0    |    63   |
|          |       mul4_fu_675       |    0    |    0    |    63   |
|          |       mul7_fu_795       |    0    |    0    |    33   |
|          |       mul5_fu_939       |    0    |    0    |    33   |
|----------|-------------------------|---------|---------|---------|
|          |        p_s_fu_431       |    0    |    0    |    32   |
|  select  |        p_3_fu_463       |    0    |    0    |    32   |
|          |        s_2_fu_783       |    0    |    0    |    64   |
|----------|-------------------------|---------|---------|---------|
|          |     exitcond1_fu_274    |    0    |    0    |    11   |
|          |     exitcond_fu_382     |    0    |    0    |    11   |
|          |      tmp_83_fu_395      |    0    |    0    |    18   |
|   icmp   |      tmp_90_fu_407      |    0    |    0    |    18   |
|          |      tmp_92_fu_419      |    0    |    0    |    18   |
|          |      tmp_79_fu_439      |    0    |    0    |    18   |
|          |      tmp_86_fu_451      |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_s_fu_335      |    0    |    0    |    8    |
|          |      tmp_89_fu_575      |    0    |    0    |    8    |
|    sub   |      tmp_82_fu_621      |    0    |    0    |    8    |
|          |      tmp_85_fu_839      |    0    |    0    |    8    |
|          |      tmp_78_fu_895      |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_286       |    0    |    0    |    0    |
|          |      tmp_105_fu_307     |    0    |    0    |    0    |
|          |      tmp_129_fu_517     |    0    |    0    |    0    |
|          |      tmp_130_fu_521     |    0    |    0    |    0    |
|          |      tmp_131_fu_533     |    0    |    0    |    0    |
|   trunc  |      tmp_123_fu_691     |    0    |    0    |    0    |
|          |      tmp_124_fu_695     |    0    |    0    |    0    |
|          |      tmp_125_fu_707     |    0    |    0    |    0    |
|          |      tmp_133_fu_735     |    0    |    0    |    0    |
|          |      tmp_134_fu_743     |    0    |    0    |    0    |
|          |      tmp_127_fu_811     |    0    |    0    |    0    |
|          |      tmp_121_fu_867     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       p_shl_fu_311      |    0    |    0    |    0    |
|          |      p_shl7_fu_323      |    0    |    0    |    0    |
|          |      p_shl20_fu_525     |    0    |    0    |    0    |
|          |      p_shl17_fu_553     |    0    |    0    |    0    |
|          |      p_shl18_fu_564     |    0    |    0    |    0    |
|bitconcatenate|      p_shl11_fu_599     |    0    |    0    |    0    |
|          |      p_shl12_fu_610     |    0    |    0    |    0    |
|          |      p_shl15_fu_699     |    0    |    0    |    0    |
|          |      p_shl16_fu_815     |    0    |    0    |    0    |
|          |      p_shl19_fu_827     |    0    |    0    |    0    |
|          |      p_shl13_fu_871     |    0    |    0    |    0    |
|          |      p_shl14_fu_883     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_shl_cast_fu_319    |    0    |    0    |    0    |
|          |    p_shl7_cast_fu_331   |    0    |    0    |    0    |
|          |     zext_cast_fu_341    |    0    |    0    |    0    |
|          |      tmp_76_fu_373      |    0    |    0    |    0    |
|          |     s23_cast_fu_378     |    0    |    0    |    0    |
|          |    zext9_cast_fu_476    |    0    |    0    |    0    |
|          |     tmp2_cast_fu_543    |    0    |    0    |    0    |
|          |   p_shl17_cast_fu_560   |    0    |    0    |    0    |
|          |   p_shl18_cast_fu_571   |    0    |    0    |    0    |
|          |    tmp_65_cast_fu_584   |    0    |    0    |    0    |
|          |   p_shl11_cast_fu_606   |    0    |    0    |    0    |
|          |   p_shl12_cast_fu_617   |    0    |    0    |    0    |
|          |    tmp_61_cast_fu_630   |    0    |    0    |    0    |
|   zext   |    zext5_cast_fu_650    |    0    |    0    |    0    |
|          |     tmp1_cast_fu_717    |    0    |    0    |    0    |
|          |      tmp_94_fu_727      |    0    |    0    |    0    |
|          |      tmp_95_fu_731      |    0    |    0    |    0    |
|          |      tmp_96_fu_739      |    0    |    0    |    0    |
|          |     s_26_cast_fu_779    |    0    |    0    |    0    |
|          |    zext7_cast_fu_791    |    0    |    0    |    0    |
|          |   p_shl20_cast_fu_823   |    0    |    0    |    0    |
|          |   p_shl22_cast_fu_835   |    0    |    0    |    0    |
|          |   tmp_176_cast_fu_848   |    0    |    0    |    0    |
|          |   p_shl16_cast_fu_879   |    0    |    0    |    0    |
|          |   p_shl19_cast_fu_891   |    0    |    0    |    0    |
|          |   tmp_166_cast_fu_904   |    0    |    0    |    0    |
|          |    zext6_cast_fu_935    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_120_fu_350     |    0    |    0    |    0    |
|          |    tmp_63_cast_fu_485   |    0    |    0    |    0    |
|          |      tmp_132_fu_507     |    0    |    0    |    0    |
|partselect|    tmp_59_cast_fu_659   |    0    |    0    |    0    |
|          |      tmp_126_fu_681     |    0    |    0    |    0    |
|          |      tmp_128_fu_801     |    0    |    0    |    0    |
|          |      tmp_122_fu_945     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   tmp_156_cast_fu_360   |    0    |    0    |    0    |
|          |   tmp_157_cast_fu_370   |    0    |    0    |    0    |
|          |      tmp_65_fu_581      |    0    |    0    |    0    |
|          |  ixstart_26_cast_fu_594 |    0    |    0    |    0    |
|          |      tmp_61_fu_627      |    0    |    0    |    0    |
|   sext   |  ixstart_25_cast_fu_640 |    0    |    0    |    0    |
|          |      tmp_93_fu_645      |    0    |    0    |    0    |
|          |      tmp_62_fu_845      |    0    |    0    |    0    |
|          |    i21_1_cast_fu_858    |    0    |    0    |    0    |
|          |      tmp_58_fu_901      |    0    |    0    |    0    |
|          |     i21_cast_fu_914     |    0    |    0    |    0    |
|          |      tmp_91_fu_955      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|      tmp_135_fu_765     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|    or    |       s_16_fu_773       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    0    |   386   |   1357  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    X_addr_5_reg_1056   |    8   |
|     X_addr_reg_998     |    8   |
|       b1_reg_170       |    1   |
|       b2_reg_226       |    1   |
|       i9_reg_960       |   32   |
|       i_reg_1087       |    5   |
|   indvars_iv1_reg_134  |    5   |
|indvars_iv_next2_reg_972|    5   |
|indvars_iv_next_reg_1092|    8   |
|   indvars_iv_reg_146   |    8   |
|      ix_10_reg_982     |    9   |
|     ix_11_reg_1011     |    8   |
|      ix_1_reg_217      |    8   |
|       ix_reg_184       |    9   |
|   ixstart_20_reg_1023  |   32   |
|    ixstart_5_reg_240   |   32   |
|  ixstart_cast_reg_987  |    8   |
|     ixstart_reg_206    |   32   |
|       iy_reg_158       |    5   |
|      p_s_reg_1031      |   32   |
|    s23_cast_reg_1003   |   64   |
|       s_1_reg_195      |   64   |
|      s_2_reg_1077      |   64   |
|    tmp_122_reg_1097    |    4   |
|    tmp_126_reg_1066    |    5   |
|    tmp_128_reg_1082    |    4   |
|    tmp_132_reg_1045    |    5   |
|  tmp_59_cast_reg_1061  |    5   |
|  tmp_63_cast_reg_1040  |    5   |
|     tmp_75_reg_993     |    7   |
|     tmp_79_reg_1036    |    1   |
|     tmp_81_reg_1071    |    5   |
|     tmp_83_reg_1019    |    1   |
|     tmp_88_reg_1050    |    5   |
|       tmp_reg_977      |    8   |
+------------------------+--------+
|          Total         |   503  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_107  |  p0  |   4  |   8  |   32   ||    21   |
| indvars_iv1_reg_134 |  p0  |   2  |   5  |   10   ||    9    |
|  indvars_iv_reg_146 |  p0  |   2  |   8  |   16   ||    9    |
|      iy_reg_158     |  p0  |   2  |   5  |   10   ||    9    |
|      b1_reg_170     |  p0  |   3  |   1  |    3   ||    9    |
|      b2_reg_226     |  p0  |   3  |   1  |    3   ||    9    |
|      grp_fu_255     |  p0  |   2  |   8  |   16   ||    9    |
|      grp_fu_495     |  p0  |   2  |   5  |   10   ||    9    |
|      grp_fu_669     |  p0  |   2  |   5  |   10   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   110  ||  15.155 ||    93   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   386  |  1357  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   93   |
|  Register |    -   |    -   |   503  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   15   |   889  |  1450  |
+-----------+--------+--------+--------+--------+
