// Seed: 4044876484
`default_nettype id_0 `timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output id_3,
    input id_4,
    input reg id_5,
    input id_6,
    input id_7,
    input id_8,
    input logic id_9,
    output supply0 id_10
);
  always @(1 or posedge 1) begin
    #id_11;
    if ((1'h0) - {1'b0, 1'h0}) id_10[1] <= {1'b0{{id_5{id_8}}}};
  end
  reg   id_12;
  logic id_13;
  always @(posedge 1) begin
    id_2  <= id_1;
    id_12 <= 1 ? id_4 : id_8;
  end
endmodule
