================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2015.4
  Build 1412921 on Wed Nov 18 09:58:55 AM 2015
  Copyright (C) 2015 Xilinx Inc. All rights reserved.
================================================================
@I [HLS-10] Running 'C:/Xilinx/Vivado_HLS/2015.4/bin/unwrapped/win64.o/vivado_hls.exe'
            for user 'Yasura' on host 'yasuralaptop' (Windows NT_amd64 version 6.2) on Thu May 26 11:28:53 +0530 2016
            in directory 'F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.runs/synth_1'
@I [HLS-10] Creating and opening project 'F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.runs/synth_1/embv_p1300c_v_tpg_0_0'.
@I [HLS-10] Adding design file 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg_config.h' to the project
@I [HLS-10] Adding design file 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp' to the project
@I [HLS-10] Adding design file 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.h' to the project
@I [HLS-10] Adding design file 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg_zoneplate.h' to the project
@I [HLS-10] Creating and opening solution 'F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.runs/synth_1/embv_p1300c_v_tpg_0_0/prj'.
@I [HLS-10] Setting target device to 'xc7z020clg400-1'
@I [SYN-201] Setting up clock 'ap_clk' with a period of 7ns.
@I [HLS-10] Analyzing design file 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp' ... 
In file included from f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:7:
In file included from f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.h:4:
In file included from C:/Xilinx/Vivado_HLS/2015.4/include\hls_video.h:48:
In file included from C:/Xilinx/Vivado_HLS/2015.4/include/hls/hls_axi_io.h:39:
C:/Xilinx/Vivado_HLS/2015.4/include\ap_axi_sdata.h:86:9: warning: 'AP_INT_MAX_W' macro redefined
#define AP_INT_MAX_W 4096
        ^
C:/Xilinx/Vivado_HLS/2015.4/include\etc/ap_private.h:92:9: note: previous definition is here
#define AP_INT_MAX_W 1024
        ^
1 warning generated.
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@W [SYNCHK-23] f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:674: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternZonePlate'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalRamp'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalHorizontalRamp'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternTemporalRamp'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternTartanColorBars'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternSolidWhite'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternSolidRed'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternSolidGreen'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlue'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlack'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternRainbow'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternMask'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternHorizontalRamp'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHatch'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHair'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternColorBars'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternCheckerBoard'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternBox'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPRBS'.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgForeground' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgBackground' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-2.1' (f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:644) in function 'MultiPixStream2AXIvideo' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternZonePlate' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalRamp' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalHorizontalRamp' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternTemporalRamp' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternTartanColorBars' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidWhite' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidRed' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidGreen' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlue' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlack' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternRainbow' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternMask' completely.
@I [XFORM-501] Unrolling loop 'Loop-2' in function 'tpgPatternMask' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternHorizontalRamp' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHatch' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHair' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternColorBars' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternCheckerBoard' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternBox' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPRBS' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' in function 'tpgForeground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.2' in function 'tpgForeground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.3' in function 'tpgForeground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.4' in function 'tpgForeground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.5' in function 'tpgForeground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.6' in function 'tpgForeground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.2' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.3' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.4' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.5' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.6' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.7' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.8' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.9' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.10' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.11' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.12' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.13' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.14' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.15' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.16' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.1' (C:/Xilinx/Vivado_HLS/2015.4/common/technology/autopilot/hls/hls_video_core.h:171) in function 'MultiPixStream2AXIvideo' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.2' (f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:668) in function 'MultiPixStream2AXIvideo' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.2.1' (f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:670) in function 'MultiPixStream2AXIvideo' completely.
@I [XFORM-102] Partitioning array 'xCount.V.2' automatically.
@I [XFORM-102] Partitioning array 'xCount.V.1' automatically.
@I [XFORM-102] Partitioning array 'xCount.V' automatically.
@I [XFORM-102] Partitioning array 'xBar.V' automatically.
@I [XFORM-102] Partitioning array 'hBarSel.3' automatically.
@I [XFORM-102] Partitioning array 'hBarSel.2' automatically.
@I [XFORM-102] Partitioning array 'hBarSel' automatically.
@I [XFORM-102] Automatically partitioning streamed array 'ovrlayYUV.V.val.V' .
@I [XFORM-102] Automatically partitioning streamed array 'bckgndYUV.V.val.V' .
@I [XFORM-101] Partitioning array 'pix.val.V' (f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:601) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'map.V' (f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:634) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
@W [XFORM-732] An internal stream 'bckgndYUV.V.val[0].V' with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream'.
@W [XFORM-732] An internal stream 'bckgndYUV.V.val[1].V' with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream'.
@W [XFORM-732] An internal stream 'bckgndYUV.V.val[2].V' with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream'.
@W [XFORM-732] An internal stream 'ovrlayYUV.V.val[0].V' with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream'.
@W [XFORM-732] An internal stream 'ovrlayYUV.V.val[1].V' with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream'.
@W [XFORM-732] An internal stream 'ovrlayYUV.V.val[2].V' with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream'.
@I [XFORM-712] Applying dataflow to function 'v_tpg', detected/extracted 3 process function(s):
	 'tpgBackground'
	 'tpgForeground'
	 'MultiPixStream2AXIvideo'.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternZonePlate'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternVerticalHorizontalRamp'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternTartanColorBars'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidWhite'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidRed'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidGreen'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlue'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlack'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternRainbow'... converting 10 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHatch'... converting 12 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHair'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternColorBars'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternCheckerBoard'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternBox'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPRBS'... converting 6 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:638:7) to (f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:636:56) in function 'MultiPixStream2AXIvideo'... converting 4 basic blocks.
@I [XFORM-11] Balancing expressions in function 'tpgPatternRainbow'...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'tpgPatternBox'...3 expression(s) balanced.
@W [XFORM-631] Renaming function 'tpgPatternVerticalHorizontalRamp' into tpgPatternVerticalHorizontalRa.
@W [SYN-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
@W [SYN-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
@I [HLS-111] Elapsed time: 87.238 seconds; current memory usage: 666 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'v_tpg' ...
@W [SYN-103] Legalizing function name 'v_tpg_reg<int>' to 'v_tpg_reg_int_s'.
@W [SYN-103] Legalizing function name 'v_tpg_reg<unsigned short>' to 'v_tpg_reg_unsigned_short_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPRBS' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPRBS'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.205 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPRBS' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.425 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternCheckerBoard' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternCheckerBoard'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 6.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.214 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternCheckerBoard' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.565 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternVerticalHorizontalRa' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternVerticalHorizontalRa'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.304 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternVerticalHorizontalRa' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.324 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternRainbow' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SYN-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation ('tmp8', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:879)
   b  constant 32896
   c  'bitconcatenate' operation ('tmp_67', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:879)

@I [SYN-351] The following objects are mapped to a ternary adder tree.
   a  'mul' operation ('tmp_63', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:878)
   b  'mul' operation ('tmp_201_cast', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:878)
   c  constant -32640

@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternRainbow'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 7.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.252 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternRainbow' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.492 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternCrossHatch' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternCrossHatch'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.337 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternCrossHatch' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.597 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternTartanColorBars' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternTartanColorBars'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.336 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternTartanColorBars' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.552 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_reg_int_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_reg<int>'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.301 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_reg_int_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.251 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternZonePlate' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SYN-351] The following objects are mapped to a DSP48.
   a  'load' operation ('tpgSinTableArray_load', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:935) on array 'tpgSinTableArray'
   b  constant 221
  DSP48 Expression: tmp_33_tr = 221 * tmp_15
@I [SYN-351] The following objects are mapped to a DSP48.
   a  wire read on port 'Zplate_Hor_Control_Delta'
   b  'call' operation ('tmp_2', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:929) to 'v_tpg_reg<int>'
   c  'add' operation ('tmp', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:933)
  DSP48 Expression: tmp_12 = tmp + Zplate_Hor_Control_Delta_read * tmp_20
@I [SYN-351] The following objects are mapped to a DSP48.
   a  wire read on port 'Zplate_Hor_Control_Start'
   b  wire read on port 'x'
   c  'select' operation ('zonePlateVAddr_new_1', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:920)
  DSP48 Expression: tmp = Zplate_Hor_Control_Start_read * x_read + zonePlateVAddr_new_1
@I [SYN-351] The following objects are mapped to a DSP48.
   a  constant -1
   b  wire read on port 'x'
   d  wire read on port 'x'
  DSP48 Expression: tmp_3 = (-1 + tmp_8_cast) * tmp_8
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternZonePlate'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@W [SCHED-21] Estimated clock period (8.77ns) exceeds the target (target clock period: 7ns, clock uncertainty: 0.875ns, effective delay budget: 6.13ns).
@W [SCHED-21] The critical path consists of the following:
	'call' operation ('tmp_2', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:929) to 'v_tpg_reg<int>' (0 ns)
	'mul' operation ('tmp_10', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:929) (3.36 ns)
	'add' operation ('tmp_12', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:933) (3.02 ns)
	'partselect' operation ('tmp_13', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:935) (0 ns)
	'getelementptr' operation ('tpgSinTableArray_addr', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:935) (0 ns)
	'load' operation ('tpgSinTableArray_load', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:935) on array 'tpgSinTableArray' (2.39 ns)
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.153 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternZonePlate' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.468 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternColorBars' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SYN-351] The following objects are mapped to a ternary adder tree.
   a  'load' operation ('xBar_V_0_load', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:838) on static variable 'xBar_V_0'
   b  constant 1
   c  'partselect' operation ('barWidth.V', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:829)

@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternColorBars'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.344 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternColorBars' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 1.031 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternSolidWhite' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternSolidWhite'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.265 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternSolidWhite' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.332 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternSolidBlack' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternSolidBlack'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.146 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternSolidBlack' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.287 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternSolidBlue' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternSolidBlue'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.144 seconds; current memory usage: 667 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternSolidBlue' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.311 seconds; current memory usage: 667 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternSolidGreen' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternSolidGreen'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.148 seconds; current memory usage: 667 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternSolidGreen' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.578 seconds; current memory usage: 667 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternSolidRed' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternSolidRed'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.148 seconds; current memory usage: 667 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternSolidRed' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.326 seconds; current memory usage: 667 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternTemporalRamp' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternTemporalRamp'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.151 seconds; current memory usage: 667 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternTemporalRamp' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.551 seconds; current memory usage: 667 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternVerticalRamp' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternVerticalRamp'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.13 seconds; current memory usage: 667 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternVerticalRamp' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.293 seconds; current memory usage: 667 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternHorizontalRamp' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternHorizontalRamp'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.245 seconds; current memory usage: 667 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternHorizontalRamp' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.499 seconds; current memory usage: 667 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgBackground' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-21] Estimated delay (8.77ns) of 'call' operation ('call_ret', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:366) to 'v_tpg_tpgPatternZonePlate' exceeds the target cycle time (target cycle time: 7ns, clock uncertainty: 0.875ns, effective cycle time: 6.13ns).
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 10.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@W [SCHED-21] Estimated clock period (8.77ns) exceeds the target (target clock period: 7ns, clock uncertainty: 0.875ns, effective delay budget: 6.13ns).
@W [SCHED-21] The critical path consists of the following:
	'call' operation ('call_ret', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:366) to 'v_tpg_tpgPatternZonePlate' (8.77 ns)
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.23 seconds; current memory usage: 669 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgBackground' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 1.35 seconds; current memory usage: 669 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternCrossHair' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternCrossHair'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.51 seconds; current memory usage: 670 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternCrossHair' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.354 seconds; current memory usage: 670 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternBox' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternBox'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.526 seconds; current memory usage: 671 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternBox' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.455 seconds; current memory usage: 671 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternMask' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternMask'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.292 seconds; current memory usage: 671 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternMask' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.433 seconds; current memory usage: 671 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgForeground' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.264 seconds; current memory usage: 671 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgForeground' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.484 seconds; current memory usage: 671 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_reg_unsigned_short_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.272 seconds; current memory usage: 671 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_reg_unsigned_short_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.694 seconds; current memory usage: 671 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_MultiPixStream2AXIvideo' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining loop 'Loop 2.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.197 seconds; current memory usage: 672 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_MultiPixStream2AXIvideo' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.813 seconds; current memory usage: 672 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.528 seconds; current memory usage: 672 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.807 seconds; current memory usage: 672 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPRBS' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'rSerie_V' is power-on initialization.
@W [RTGEN-101] Register 'gSerie_V' is power-on initialization.
@W [RTGEN-101] Register 'bSerie_V' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPRBS'.
@I [HLS-111] Elapsed time: 0.448 seconds; current memory usage: 673 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternCheckerBoard' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'vBarSel_1' is power-on initialization.
@W [RTGEN-101] Register 'yCount_V' is power-on initialization.
@W [RTGEN-101] Register 'hBarSel_2_0' is power-on initialization.
@W [RTGEN-101] Register 'xCount_V_0' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternCheckerBoard'.
@I [HLS-111] Elapsed time: 0.461 seconds; current memory usage: 674 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternVerticalHorizontalRa' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'hdata' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternVerticalHorizontalRa'.
@I [HLS-111] Elapsed time: 0.908 seconds; current memory usage: 674 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternRainbow' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'v_tpg_mul_8ns_6ns_14_2': 1 instance(s).
@I [RTGEN-100] Generating core module 'v_tpg_mul_8ns_6s_14_2': 1 instance(s).
@I [RTGEN-100] Generating core module 'v_tpg_mul_8ns_7s_15_2': 1 instance(s).
@I [RTGEN-100] Generating core module 'v_tpg_mul_8ns_8ns_15_2': 1 instance(s).
@I [RTGEN-100] Generating core module 'v_tpg_mul_8ns_8s_16_2': 2 instance(s).
@I [RTGEN-100] Generating core module 'v_tpg_mul_8ns_9ns_16_2': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternRainbow'.
@I [HLS-111] Elapsed time: 0.472 seconds; current memory usage: 675 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternCrossHatch' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'yCount_V_3' is power-on initialization.
@W [RTGEN-101] Register 'vHatch' is power-on initialization.
@W [RTGEN-101] Register 'xCount_V_1_0' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternCrossHatch'.
@I [HLS-111] Elapsed time: 1.348 seconds; current memory usage: 675 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternTartanColorBars' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'vBarSel' is power-on initialization.
@W [RTGEN-101] Register 'yCount_V_2' is power-on initialization.
@W [RTGEN-101] Register 'hBarSel_3_0' is power-on initialization.
@W [RTGEN-101] Register 'xCount_V_2_0' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternTartanColorBars'.
@I [HLS-111] Elapsed time: 0.698 seconds; current memory usage: 675 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_reg_int_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_reg_int_s'.
@I [HLS-111] Elapsed time: 0.529 seconds; current memory usage: 676 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternZonePlate' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'guard_variable_for_tpgPatternZ_1' is power-on initialization.
@W [RTGEN-101] Register 'zonePlateVAddr' is power-on initialization.
@W [RTGEN-101] Register 'guard_variable_for_tpgPatternZ' is power-on initialization.
@W [RTGEN-101] Register 'zonePlateVDelta' is power-on initialization.
@I [RTGEN-100] Generating core module 'v_tpg_am_addmul_1s_16ns_16ns_32_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'v_tpg_mac_muladd_16s_16s_16ns_16_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'v_tpg_mac_muladd_16s_16s_16s_16_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'v_tpg_mul_mul_9ns_20s_27_1': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternZonePlate'.
@I [HLS-111] Elapsed time: 0.272 seconds; current memory usage: 676 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternColorBars' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'hBarSel_0' is power-on initialization.
@W [RTGEN-101] Register 'xBar_V_0' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternColorBars'.
@I [HLS-111] Elapsed time: 0.903 seconds; current memory usage: 677 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternSolidWhite' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternSolidWhite'.
@I [HLS-111] Elapsed time: 0.782 seconds; current memory usage: 677 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternSolidBlack' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternSolidBlack'.
@I [HLS-111] Elapsed time: 0.362 seconds; current memory usage: 678 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternSolidBlue' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternSolidBlue'.
@I [HLS-111] Elapsed time: 0.555 seconds; current memory usage: 678 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternSolidGreen' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternSolidGreen'.
@I [HLS-111] Elapsed time: 0.772 seconds; current memory usage: 678 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternSolidRed' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternSolidRed'.
@I [HLS-111] Elapsed time: 0.39 seconds; current memory usage: 678 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternTemporalRamp' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternTemporalRamp'.
@I [HLS-111] Elapsed time: 0.604 seconds; current memory usage: 678 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternVerticalRamp' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'rampVal_1' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternVerticalRamp'.
@I [HLS-111] Elapsed time: 0.54 seconds; current memory usage: 678 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternHorizontalRamp' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'rampVal' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternHorizontalRamp'.
@I [HLS-111] Elapsed time: 0.424 seconds; current memory usage: 679 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgBackground' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'rampStart' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgBackground'.
@I [HLS-111] Elapsed time: 1.005 seconds; current memory usage: 681 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternCrossHair' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternCrossHair'.
@I [HLS-111] Elapsed time: 0.853 seconds; current memory usage: 681 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternBox' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'boxHCoord' is power-on initialization.
@W [RTGEN-101] Register 'boxVCoord' is power-on initialization.
@W [RTGEN-101] Register 'hDir' is power-on initialization.
@W [RTGEN-101] Register 'vDir' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternBox'.
@I [HLS-111] Elapsed time: 0.435 seconds; current memory usage: 681 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternMask' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternMask'.
@I [HLS-111] Elapsed time: 0.55 seconds; current memory usage: 682 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgForeground' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgForeground'.
@I [HLS-111] Elapsed time: 0.374 seconds; current memory usage: 682 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_reg_unsigned_short_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_reg_unsigned_short_s'.
@I [HLS-111] Elapsed time: 0.501 seconds; current memory usage: 682 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_MultiPixStream2AXIvideo' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'v_tpg_mux_3to1_sel2_8_1': 3 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_MultiPixStream2AXIvideo'.
@I [HLS-111] Elapsed time: 0.31 seconds; current memory usage: 683 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
@W [RTGEN-101] No memory core is bound to array [p_str1805].
@I [RTGEN-100] Finished creating RTL model for 'v_tpg'.
@I [HLS-111] Elapsed time: 0.886 seconds; current memory usage: 683 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r232_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g235_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238_rom' using distributed ROMs.
@I [RTMG-282] Generating pipelined core: 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_8ns_15_2_MulnS_0'
@I [RTMG-282] Generating pipelined core: 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_9ns_16_2_MulnS_1'
@I [RTMG-282] Generating pipelined core: 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_6ns_14_2_MulnS_2'
@I [RTMG-282] Generating pipelined core: 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_7s_15_2_MulnS_3'
@I [RTMG-282] Generating pipelined core: 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_8s_16_2_MulnS_4'
@I [RTMG-282] Generating pipelined core: 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_6s_14_2_MulnS_5'
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom' using block ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHair_whiYuv_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo_mapComp_rom' using distributed ROMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'v_tpg' with prefix 'embv_p1300c_v_tpg_0_0_'.
@I [WVHDL-304] Generating RTL VHDL for 'v_tpg' with prefix 'embv_p1300c_v_tpg_0_0_'.
@I [WVLOG-307] Generating RTL Verilog for 'v_tpg' with prefix 'embv_p1300c_v_tpg_0_0_'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu May 26 11:31:22 2016...
@I [HLS-112] Total elapsed time: 178.583 seconds; peak memory usage: 683 MB.
