
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.083550                       # Number of seconds simulated
sim_ticks                                2083549697500                       # Number of ticks simulated
final_tick                               2083549697500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 249747                       # Simulator instruction rate (inst/s)
host_op_rate                                   437713                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1040719764                       # Simulator tick rate (ticks/s)
host_mem_usage                                 657048                       # Number of bytes of host memory used
host_seconds                                  2002.03                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313784                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2083549697500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           46624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       337498528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          337545152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        46624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     42307296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42307296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         10546829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10548286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1322103                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1322103                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              22377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          161982471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             162004848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         22377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            22377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20305393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20305393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20305393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             22377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         161982471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            182310241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    10548286                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1322103                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10548286                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1322103                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              673617344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1472960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                76658816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               337545152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42307296                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  23015                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                124277                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            672370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            650775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            652878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            690114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            647994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            644256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            666690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            640975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            646726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            645820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           649232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           655223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           666071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           669786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           660644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           665717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             75010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             91150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             76646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             70239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             78757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             69774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             70642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             69535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            70112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            73387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            75147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75280                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2083549365500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10548286                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1322103                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10525271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  72662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  72664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  72665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  72663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  72662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  72662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  72664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  72668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  72691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  72683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  72671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  72750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  72679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  72678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  72661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6073246                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.537917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.081178                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   119.809371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2257443     37.17%     37.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3582135     58.98%     96.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        94128      1.55%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        23226      0.38%     98.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13686      0.23%     98.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11016      0.18%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10950      0.18%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9318      0.15%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        71344      1.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6073246                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        72661                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     144.853677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     76.813448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    212.068640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         60618     83.43%     83.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         6279      8.64%     92.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         5116      7.04%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          267      0.37%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          144      0.20%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           79      0.11%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           67      0.09%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           26      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           14      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           14      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            7      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            7      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         72661                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        72661                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.484689                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.463689                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.848812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            54493     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1167      1.61%     76.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16954     23.33%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               45      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         72661                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 243320629500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            440669460750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                52626355000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23117.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41867.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       323.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    162.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5140239                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  509580                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                42.54                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     175524.94                       # Average gap between requests
system.mem_ctrls.pageHitRate                    48.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              21740671680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              11555441040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             37599611280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3196185120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         157561734720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         130903275900                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4856320800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    635094687990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     77761763040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      52959317610                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1133255429550                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            543.906117                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1783764870750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5285264000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   66739370000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 188519547750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 202504536750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  227751435500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1392749543500                       # Time in different power states
system.mem_ctrls_1.actEnergy              21622304760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              11492527530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             37550823660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3056299560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         157798371120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         130900735980                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5130584160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    627828188340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     78907735680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      57057440790                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1131368218410                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            543.000348                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1783071092750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5670872000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   66850924000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 200769117250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 205488441000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  227952109750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1376818233500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2083549697500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2083549697500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2083549697500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2083549697500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2083549697500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4167099395                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313784                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966681                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966681                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046955                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076420                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505516                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763597                       # number of memory refs
system.cpu.num_load_insts                   221285041                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4167099395                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420257     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285041     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313784                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2083549697500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          19136763                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.896620                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           274674061                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19137787                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.352446                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         685925500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.896620                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          682                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          328                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1194385179                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1194385179                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2083549697500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    203350996                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       203350996                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71323065                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71323065                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     274674061                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        274674061                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    274674061                       # number of overall hits
system.cpu.dcache.overall_hits::total       274674061                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     17982293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17982293                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1155494                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1155494                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     19137787                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       19137787                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     19137787                       # number of overall misses
system.cpu.dcache.overall_misses::total      19137787                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 1064890428500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1064890428500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  50924545000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  50924545000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1115814973500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1115814973500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1115814973500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1115814973500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221333289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221333289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293811848                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293811848                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293811848                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293811848                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.081245                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.081245                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.015943                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015943                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.065136                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.065136                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.065136                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.065136                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 59218.834244                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59218.834244                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44071.665452                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44071.665452                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 58304.284268                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58304.284268                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 58304.284268                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58304.284268                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      4853589                       # number of writebacks
system.cpu.dcache.writebacks::total           4853589                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     17982293                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     17982293                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1155494                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1155494                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     19137787                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     19137787                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     19137787                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     19137787                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1046908135500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1046908135500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  49769051000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  49769051000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1096677186500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1096677186500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1096677186500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1096677186500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.081245                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.081245                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.015943                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015943                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.065136                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.065136                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.065136                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.065136                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 58218.834244                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58218.834244                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 43071.665452                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43071.665452                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 57304.284268                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57304.284268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 57304.284268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57304.284268                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2083549697500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2083549697500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2083549697500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1303772                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.996879                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           676013915                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1304028                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            518.404448                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         104455500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.996879                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999988                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2710575800                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2710575800                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2083549697500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    676013915                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       676013915                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     676013915                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        676013915                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    676013915                       # number of overall hits
system.cpu.icache.overall_hits::total       676013915                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1304028                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1304028                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1304028                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1304028                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1304028                       # number of overall misses
system.cpu.icache.overall_misses::total       1304028                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  17079133000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  17079133000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  17079133000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  17079133000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  17079133000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  17079133000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317943                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317943                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317943                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317943                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001925                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001925                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001925                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001925                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001925                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001925                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13097.213403                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13097.213403                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13097.213403                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13097.213403                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13097.213403                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13097.213403                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1303772                       # number of writebacks
system.cpu.icache.writebacks::total           1303772                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1304028                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1304028                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1304028                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1304028                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1304028                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1304028                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  15775105000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  15775105000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  15775105000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  15775105000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  15775105000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  15775105000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001925                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001925                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001925                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001925                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001925                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001925                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12097.213403                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12097.213403                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12097.213403                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12097.213403                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12097.213403                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12097.213403                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2083549697500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2083549697500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2083549697500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  10629537                       # number of replacements
system.l2.tags.tagsinuse                 32626.440073                       # Cycle average of tags in use
system.l2.tags.total_refs                    29891927                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10662305                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.803515                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               24736426000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      286.406027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          5.778282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      32334.255763                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.008740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.986763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995680                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          558                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4391                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18717                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9101                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51544654                       # Number of tag accesses
system.l2.tags.data_accesses                 51544654                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2083549697500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      4853589                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4853589                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1303771                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1303771                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             697035                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                697035                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1302571                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1302571                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        7893923                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7893923                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1302571                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               8590958                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9893529                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1302571                       # number of overall hits
system.l2.overall_hits::cpu.data              8590958                       # number of overall hits
system.l2.overall_hits::total                 9893529                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           458459                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              458459                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1457                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1457                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data     10088370                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10088370                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1457                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            10546829                       # number of demand (read+write) misses
system.l2.demand_misses::total               10548286                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1457                       # number of overall misses
system.l2.overall_misses::cpu.data           10546829                       # number of overall misses
system.l2.overall_misses::total              10548286                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  40716942500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   40716942500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    142066500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    142066500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 937048503500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 937048503500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     142066500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  977765446000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     977907512500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    142066500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 977765446000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    977907512500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4853589                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4853589                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1303771                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1303771                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1155494                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1155494                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1304028                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1304028                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     17982293                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17982293                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1304028                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          19137787                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             20441815                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1304028                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         19137787                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            20441815                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.396765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.396765                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.001117                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001117                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.561017                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.561017                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.001117                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.551100                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.516015                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.001117                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.551100                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.516015                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 88812.614650                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88812.614650                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 97506.177076                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97506.177076                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 92884.034140                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92884.034140                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 97506.177076                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 92707.054035                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92707.716922                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 97506.177076                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 92707.054035                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92707.716922                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1322103                       # number of writebacks
system.l2.writebacks::total                   1322103                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       328117                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        328117                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       458459                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         458459                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1457                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1457                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data     10088370                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10088370                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1457                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       10546829                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10548286                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1457                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      10546829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10548286                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  36132352500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  36132352500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    127496500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    127496500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 836164803500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 836164803500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    127496500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 872297156000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 872424652500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    127496500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 872297156000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 872424652500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.396765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.396765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.001117                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001117                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.561017                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.561017                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.001117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.551100                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.516015                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.001117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.551100                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.516015                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 78812.614650                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78812.614650                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 87506.177076                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87506.177076                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 82884.034140                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82884.034140                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 87506.177076                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 82707.054035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82707.716922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 87506.177076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 82707.054035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82707.716922                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      21063536                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     10515250                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2083549697500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10089827                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1322103                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9193147                       # Transaction distribution
system.membus.trans_dist::ReadExReq            458459                       # Transaction distribution
system.membus.trans_dist::ReadExResp           458459                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10089827                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31611822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     31611822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31611822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    379852448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    379852448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               379852448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10548286                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10548286    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10548286                       # Request fanout histogram
system.membus.reqLayer2.occupancy         23721430000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        36410857250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     40882350                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     20440535                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         442404                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       442404                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2083549697500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          19286321                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6175692                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1303772                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        23590608                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1155494                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1155494                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1304028                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17982293                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3911828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     57412337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              61324165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     83449600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    767724032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              851173632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10629537                       # Total snoops (count)
system.tol2bus.snoopTraffic                  42307296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         31071352                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014238                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.118472                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               30628947     98.58%     98.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 442405      1.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           31071352                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23519855500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1304028000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19137787000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
