{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/maira/Documents/labSO1 (2)/MBCORE_restored/DataMem.v " "Source file: /home/maira/Documents/labSO1 (2)/MBCORE_restored/DataMem.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1576448556718 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v " "Source file: /home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1576448556718 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1576448556718 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/maira/Documents/labSO1 (2)/MBCORE_restored/DataMem.v " "Source file: /home/maira/Documents/labSO1 (2)/MBCORE_restored/DataMem.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1576448556731 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v " "Source file: /home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1576448556731 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1576448556731 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/maira/Documents/labSO1 (2)/MBCORE_restored/DataMem.v " "Source file: /home/maira/Documents/labSO1 (2)/MBCORE_restored/DataMem.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1576448556742 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v " "Source file: /home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1576448556742 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1576448556742 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576448557688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576448557689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 19:22:37 2019 " "Processing started: Sun Dec 15 19:22:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576448557689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448557689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MBCORE -c MBCORE " "Command: quartus_map --read_settings_files=on --write_settings_files=off MBCORE -c MBCORE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448557689 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576448557854 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576448557854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/Reset_Delay.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd/Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "lcd/Reset_Delay.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/LCD_display_string.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd/LCD_display_string.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_display_string " "Found entity 1: LCD_display_string" {  } { { "lcd/LCD_display_string.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/LCD_Display.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd/LCD_Display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "lcd/LCD_Display.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_Display.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/LCD.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd/LCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "lcd/LCD.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SE_26_32.v 1 1 " "Found 1 design units, including 1 entities, in source file SE_26_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SE_26_32 " "Found entity 1: SE_26_32" {  } { { "SE_26_32.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/SE_26_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SE_16_32.v 1 1 " "Found 1 design units, including 1 entities, in source file SE_16_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SE_16_32 " "Found entity 1: SE_16_32" {  } { { "SE_16_32.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/SE_16_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dunidade dUnidade output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dunidade\" differs only in case from object \"dUnidade\" in the same scope" {  } { { "output_module.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576448566854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ddezena dDezena output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"ddezena\" differs only in case from object \"dDezena\" in the same scope" {  } { { "output_module.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576448566854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dcentena dCentena output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dcentena\" differs only in case from object \"dCentena\" in the same scope" {  } { { "output_module.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576448566854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dmil dMil output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dmil\" differs only in case from object \"dMil\" in the same scope" {  } { { "output_module.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576448566854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dmilhao dMilhao output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dmilhao\" differs only in case from object \"dMilhao\" in the same scope" {  } { { "output_module.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576448566854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dbilhao dBilhao output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dbilhao\" differs only in case from object \"dBilhao\" in the same scope" {  } { { "output_module.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576448566854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dtrilhao dTrilhao output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dtrilhao\" differs only in case from object \"dTrilhao\" in the same scope" {  } { { "output_module.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576448566854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dquatrilhao dQuatrilhao output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dquatrilhao\" differs only in case from object \"dQuatrilhao\" in the same scope" {  } { { "output_module.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576448566854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_module.v 1 1 " "Found 1 design units, including 1 entities, in source file output_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_module " "Found entity 1: output_module" {  } { { "output_module.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/output_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_REGDEST.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_REGDEST.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_REGDEST " "Found entity 1: MUX_REGDEST" {  } { { "MUX_REGDEST.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/MUX_REGDEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_PRE_JUMP.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_PRE_JUMP.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_PRE_JUMP " "Found entity 1: MUX_PRE_JUMP" {  } { { "MUX_PRE_JUMP.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/MUX_PRE_JUMP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_MEM.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_MEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_MEM " "Found entity 1: MUX_MEM" {  } { { "MUX_MEM.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/MUX_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_JUMP.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_JUMP.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_JUMP " "Found entity 1: MUX_JUMP" {  } { { "MUX_JUMP.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/MUX_JUMP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_JR.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_JR.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_JR " "Found entity 1: MUX_JR" {  } { { "MUX_JR.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/MUX_JR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_INPUT.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_INPUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_INPUT " "Found entity 1: MUX_INPUT" {  } { { "MUX_INPUT.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/MUX_INPUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_ALU " "Found entity 1: MUX_ALU" {  } { { "MUX_ALU.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/MUX_ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMem.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMem " "Found entity 1: InstructionMem" {  } { { "InstructionMem.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/InstructionMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "debouncer.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/debouncer.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566858 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataMem.v(11) " "Verilog HDL information at DataMem.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "DataMem.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/DataMem.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1576448566859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMem.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "DataMem.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/DataMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "bin_to_bcd.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/bin_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BancoREG.v 1 1 " "Found 1 design units, including 1 entities, in source file BancoREG.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoREG " "Found entity 1: BancoREG" {  } { { "BancoREG.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/BancoREG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "adder.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file Temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Temporizador " "Found entity 1: Temporizador" {  } { { "Temporizador.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/Temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinaEstados.v 1 1 " "Found 1 design units, including 1 entities, in source file maquinaEstados.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquinaEstados " "Found entity 1: maquinaEstados" {  } { { "maquinaEstados.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/maquinaEstados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BIOS.v 1 1 " "Found 1 design units, including 1 entities, in source file BIOS.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIOS " "Found entity 1: BIOS" {  } { { "BIOS.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/BIOS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_BIOS.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_BIOS.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_BIOS " "Found entity 1: MUX_BIOS" {  } { { "MUX_BIOS.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/MUX_BIOS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HD.v 1 1 " "Found 1 design units, including 1 entities, in source file HD.v" { { "Info" "ISGN_ENTITY_NAME" "1 HD " "Found entity 1: HD" {  } { { "HD.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/HD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INTERRUPTION_MODULE.v 1 1 " "Found 1 design units, including 1 entities, in source file INTERRUPTION_MODULE.v" { { "Info" "ISGN_ENTITY_NAME" "1 INTERRUPTION_MODULE " "Found entity 1: INTERRUPTION_MODULE" {  } { { "INTERRUPTION_MODULE.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/INTERRUPTION_MODULE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_HD.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_HD.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_HD " "Found entity 1: MUX_HD" {  } { { "MUX_HD.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/MUX_HD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEM_SHIFTER.v 1 1 " "Found 1 design units, including 1 entities, in source file MEM_SHIFTER.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_SHIFTER " "Found entity 1: MEM_SHIFTER" {  } { { "MEM_SHIFTER.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/MEM_SHIFTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448566867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566867 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "core.v(202) " "Verilog HDL Instantiation warning at core.v(202): instance has no name" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 202 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1576448566876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "core " "Elaborating entity \"core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576448566925 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "saidaPC core.v(35) " "Output port \"saidaPC\" at core.v(35) has no driver" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576448566934 "|core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:db " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:db\"" {  } { { "core.v" "db" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448566955 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 debouncer.v(56) " "Verilog HDL assignment warning at debouncer.v(56): truncated value with size 32 to match size of target (11)" {  } { { "debouncer.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/debouncer.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576448566956 "|core|DeBounce:db"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temporizador Temporizador:temp " "Elaborating entity \"Temporizador\" for hierarchy \"Temporizador:temp\"" {  } { { "core.v" "temp" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448566957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquinaEstados maquinaEstados:estados " "Elaborating entity \"maquinaEstados\" for hierarchy \"maquinaEstados:estados\"" {  } { { "core.v" "estados" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448566958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERRUPTION_MODULE INTERRUPTION_MODULE:int_module " "Elaborating entity \"INTERRUPTION_MODULE\" for hierarchy \"INTERRUPTION_MODULE:int_module\"" {  } { { "core.v" "int_module" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448566959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:PC " "Elaborating entity \"pc\" for hierarchy \"pc:PC\"" {  } { { "core.v" "PC" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448566959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HD HD:hd " "Elaborating entity \"HD\" for hierarchy \"HD:hd\"" {  } { { "core.v" "hd" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448566960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIOS BIOS:bios " "Elaborating entity \"BIOS\" for hierarchy \"BIOS:bios\"" {  } { { "core.v" "bios" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448566961 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bios.data_a 0 BIOS.v(7) " "Net \"bios.data_a\" at BIOS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "BIOS.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/BIOS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576448566962 "|core|BIOS:bios"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bios.waddr_a 0 BIOS.v(7) " "Net \"bios.waddr_a\" at BIOS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "BIOS.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/BIOS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576448566962 "|core|BIOS:bios"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bios.we_a 0 BIOS.v(7) " "Net \"bios.we_a\" at BIOS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "BIOS.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/BIOS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576448566962 "|core|BIOS:bios"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMem InstructionMem:instmem " "Elaborating entity \"InstructionMem\" for hierarchy \"InstructionMem:instmem\"" {  } { { "core.v" "instmem" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448566962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_BIOS MUX_BIOS:mux_bios " "Elaborating entity \"MUX_BIOS\" for hierarchy \"MUX_BIOS:mux_bios\"" {  } { { "core.v" "mux_bios" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448566963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control\"" {  } { { "core.v" "control" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448566964 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memRead controlUnit.v(30) " "Verilog HDL Always Construct warning at controlUnit.v(30): inferring latch(es) for variable \"memRead\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnit.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/controlUnit.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576448566964 "|core|controlUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memRead controlUnit.v(30) " "Inferred latch for \"memRead\" at controlUnit.v(30)" {  } { { "controlUnit.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/controlUnit.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448566964 "|core|controlUnit:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_INPUT MUX_INPUT:input_mux " "Elaborating entity \"MUX_INPUT\" for hierarchy \"MUX_INPUT:input_mux\"" {  } { { "core.v" "input_mux" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448566965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE_16_32 SE_16_32:extender_16_32 " "Elaborating entity \"SE_16_32\" for hierarchy \"SE_16_32:extender_16_32\"" {  } { { "core.v" "extender_16_32" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448566965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_REGDEST MUX_REGDEST:mux_regdest " "Elaborating entity \"MUX_REGDEST\" for hierarchy \"MUX_REGDEST:mux_regdest\"" {  } { { "core.v" "mux_regdest" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448566966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_HD MUX_HD:mux_hd " "Elaborating entity \"MUX_HD\" for hierarchy \"MUX_HD:mux_hd\"" {  } { { "core.v" "mux_hd" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448566967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoREG BancoREG:breg " "Elaborating entity \"BancoREG\" for hierarchy \"BancoREG:breg\"" {  } { { "core.v" "breg" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448566967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE_26_32 SE_26_32:estensor_26_32 " "Elaborating entity \"SE_26_32\" for hierarchy \"SE_26_32:estensor_26_32\"" {  } { { "core.v" "estensor_26_32" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448566976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_ALU MUX_ALU:mux_alu " "Elaborating entity \"MUX_ALU\" for hierarchy \"MUX_ALU:mux_alu\"" {  } { { "core.v" "mux_alu" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448566977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ula " "Elaborating entity \"alu\" for hierarchy \"alu:ula\"" {  } { { "core.v" "ula" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448566977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_SHIFTER MEM_SHIFTER:mem_shifter " "Elaborating entity \"MEM_SHIFTER\" for hierarchy \"MEM_SHIFTER:mem_shifter\"" {  } { { "core.v" "mem_shifter" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448566980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMem DataMem:dmem " "Elaborating entity \"DataMem\" for hierarchy \"DataMem:dmem\"" {  } { { "core.v" "dmem" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448566980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_module output_module:comb_3 " "Elaborating entity \"output_module\" for hierarchy \"output_module:comb_3\"" {  } { { "core.v" "comb_3" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448567012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_bcd output_module:comb_3\|bin_to_bcd:BTB " "Elaborating entity \"bin_to_bcd\" for hierarchy \"output_module:comb_3\|bin_to_bcd:BTB\"" {  } { { "output_module.v" "BTB" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/output_module.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448567014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display output_module:comb_3\|display:dUnidade " "Elaborating entity \"display\" for hierarchy \"output_module:comb_3\|display:dUnidade\"" {  } { { "output_module.v" "dUnidade" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/output_module.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448567018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_MEM MUX_MEM:mem_mux " "Elaborating entity \"MUX_MEM\" for hierarchy \"MUX_MEM:mem_mux\"" {  } { { "core.v" "mem_mux" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448567022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:adder " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:adder\"" {  } { { "core.v" "adder" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448567023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_PRE_JUMP MUX_PRE_JUMP:pre_jump_mux " "Elaborating entity \"MUX_PRE_JUMP\" for hierarchy \"MUX_PRE_JUMP:pre_jump_mux\"" {  } { { "core.v" "pre_jump_mux" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448567024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_JUMP MUX_JUMP:jump_mux " "Elaborating entity \"MUX_JUMP\" for hierarchy \"MUX_JUMP:jump_mux\"" {  } { { "core.v" "jump_mux" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448567025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_JR MUX_JR:jr_mux " "Elaborating entity \"MUX_JR\" for hierarchy \"MUX_JR:jr_mux\"" {  } { { "core.v" "jr_mux" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448567026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:DISP " "Elaborating entity \"LCD\" for hierarchy \"LCD:DISP\"" {  } { { "core.v" "DISP" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448567027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay LCD:DISP\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"LCD:DISP\|Reset_Delay:r0\"" {  } { { "lcd/LCD.v" "r0" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448567028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD:DISP\|LCD_Display:u1 " "Elaborating entity \"LCD_Display\" for hierarchy \"LCD:DISP\|LCD_Display:u1\"" {  } { { "lcd/LCD.v" "u1" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448567029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_display_string LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1 " "Elaborating entity \"LCD_display_string\" for hierarchy \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\"" {  } { { "lcd/LCD_Display.v" "u1" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_Display.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448567031 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "InstructionMem:instmem\|ROM_OS_rtl_0 " "Inferred RAM node \"InstructionMem:instmem\|ROM_OS_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1576448568167 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DataMem:dmem\|MEMORIA_rtl_0 " "Inferred dual-clock RAM node \"DataMem:dmem\|MEMORIA_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1576448568168 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "30 " "Found 30 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram0 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram0" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram1 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram1" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 44 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram2 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram2\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram2" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 81 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram3 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram3\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram3" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 166 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram4 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram4\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram4" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 205 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram5 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram5\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram5" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 239 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram6 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram6\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram6" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 308 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram7 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram7\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram7" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 347 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram8 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram8\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram8" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 382 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram9 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram9\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram9" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 416 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram10 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram10\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram10" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 452 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram11 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram11\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram11" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 487 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram12 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram12\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram12" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 519 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram13 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram13\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram13" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 554 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram14 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram14\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram14" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 585 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram15 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram15\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram15" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 615 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram16 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram16\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram16" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 648 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram17 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram17\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram17" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 684 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram18 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram18\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram18" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 719 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram19 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram19\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram19" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 755 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram20 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram20\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram20" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 819 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram21 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram21\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram21" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 890 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram22 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram22\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram22" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 926 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram23 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram23\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram23" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 964 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram24 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram24\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram24" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 1003 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram25 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram25\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram25" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 1034 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram26 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram26\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram26" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 1068 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram27 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram27\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram27" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 1103 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram28 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram28\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram28" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 1138 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram29 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram29\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram29" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 1175 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448568168 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1576448568168 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BIOS:bios\|bios_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BIOS:bios\|bios_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MBCORE.ram0_BIOS_23f85c.hdl.mif " "Parameter INIT_FILE set to db/MBCORE.ram0_BIOS_23f85c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "InstructionMem:instmem\|ROM_OS_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"InstructionMem:instmem\|ROM_OS_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 513 " "Parameter NUMWORDS_A set to 513" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 513 " "Parameter NUMWORDS_B set to 513" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMem:dmem\|MEMORIA_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMem:dmem\|MEMORIA_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HD:hd\|hd_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HD:hd\|hd_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MBCORE.ram0_HD_91e.hdl.mif " "Parameter INIT_FILE set to db/MBCORE.ram0_HD_91e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448570572 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576448570572 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1576448570572 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:ula\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:ula\|Div0\"" {  } { { "alu.v" "Div0" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/alu.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1576448570574 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:ula\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:ula\|Mod0\"" {  } { { "alu.v" "Mod0" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/alu.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1576448570574 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:ula\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:ula\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/alu.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1576448570574 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1576448570574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BIOS:bios\|altsyncram:bios_rtl_0 " "Elaborated megafunction instantiation \"BIOS:bios\|altsyncram:bios_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448570631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BIOS:bios\|altsyncram:bios_rtl_0 " "Instantiated megafunction \"BIOS:bios\|altsyncram:bios_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MBCORE.ram0_BIOS_23f85c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MBCORE.ram0_BIOS_23f85c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570631 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576448570631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ub61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ub61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ub61 " "Found entity 1: altsyncram_ub61" {  } { { "db/altsyncram_ub61.tdf" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/db/altsyncram_ub61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448570669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448570669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0 " "Elaborated megafunction instantiation \"InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448570675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0 " "Instantiated megafunction \"InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 513 " "Parameter \"NUMWORDS_A\" = \"513\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 513 " "Parameter \"NUMWORDS_B\" = \"513\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570675 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576448570675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e2h1 " "Found entity 1: altsyncram_e2h1" {  } { { "db/altsyncram_e2h1.tdf" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/db/altsyncram_e2h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448570713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448570713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMem:dmem\|altsyncram:MEMORIA_rtl_0 " "Elaborated megafunction instantiation \"DataMem:dmem\|altsyncram:MEMORIA_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448570718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMem:dmem\|altsyncram:MEMORIA_rtl_0 " "Instantiated megafunction \"DataMem:dmem\|altsyncram:MEMORIA_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570719 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576448570719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g8d1 " "Found entity 1: altsyncram_g8d1" {  } { { "db/altsyncram_g8d1.tdf" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/db/altsyncram_g8d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448570759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448570759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HD:hd\|altsyncram:hd_rtl_0 " "Elaborated megafunction instantiation \"HD:hd\|altsyncram:hd_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448570764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HD:hd\|altsyncram:hd_rtl_0 " "Instantiated megafunction \"HD:hd\|altsyncram:hd_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MBCORE.ram0_HD_91e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MBCORE.ram0_HD_91e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570764 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576448570764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7361.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7361.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7361 " "Found entity 1: altsyncram_7361" {  } { { "db/altsyncram_7361.tdf" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/db/altsyncram_7361.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448570800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448570800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:ula\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"alu:ula\|lpm_divide:Div0\"" {  } { { "alu.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/alu.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448570813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:ula\|lpm_divide:Div0 " "Instantiated megafunction \"alu:ula\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570813 ""}  } { { "alu.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/alu.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576448570813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/db/lpm_divide_lkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448570846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448570846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448570851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448570851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/db/alt_u_div_eaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448570867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448570867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448570903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448570903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448570938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448570938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:ula\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"alu:ula\|lpm_divide:Mod0\"" {  } { { "alu.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/alu.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448570942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:ula\|lpm_divide:Mod0 " "Instantiated megafunction \"alu:ula\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448570942 ""}  } { { "alu.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/alu.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576448570942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448570973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448570973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448570976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448570976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448571039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448571039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:ula\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"alu:ula\|lpm_mult:Mult0\"" {  } { { "alu.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/alu.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448571070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:ula\|lpm_mult:Mult0 " "Instantiated megafunction \"alu:ula\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448571070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448571070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448571070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448571070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448571070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448571070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448571070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448571070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448571070 ""}  } { { "alu.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/alu.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576448571070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/db/mult_7dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448571101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448571101 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1576448572163 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:DISP\|LCD_Display:u1\|DATA_BUS\[0\] lcd_data\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:DISP\|LCD_Display:u1\|DATA_BUS\[0\]\" to the node \"lcd_data\[0\]\" into a wire" {  } { { "lcd/LCD_Display.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_Display.v" 45 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1576448572230 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:DISP\|LCD_Display:u1\|DATA_BUS\[1\] lcd_data\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:DISP\|LCD_Display:u1\|DATA_BUS\[1\]\" to the node \"lcd_data\[1\]\" into a wire" {  } { { "lcd/LCD_Display.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_Display.v" 45 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1576448572230 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:DISP\|LCD_Display:u1\|DATA_BUS\[2\] lcd_data\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:DISP\|LCD_Display:u1\|DATA_BUS\[2\]\" to the node \"lcd_data\[2\]\" into a wire" {  } { { "lcd/LCD_Display.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_Display.v" 45 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1576448572230 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:DISP\|LCD_Display:u1\|DATA_BUS\[3\] lcd_data\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:DISP\|LCD_Display:u1\|DATA_BUS\[3\]\" to the node \"lcd_data\[3\]\" into a wire" {  } { { "lcd/LCD_Display.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_Display.v" 45 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1576448572230 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:DISP\|LCD_Display:u1\|DATA_BUS\[4\] lcd_data\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:DISP\|LCD_Display:u1\|DATA_BUS\[4\]\" to the node \"lcd_data\[4\]\" into a wire" {  } { { "lcd/LCD_Display.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_Display.v" 45 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1576448572230 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:DISP\|LCD_Display:u1\|DATA_BUS\[5\] lcd_data\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:DISP\|LCD_Display:u1\|DATA_BUS\[5\]\" to the node \"lcd_data\[5\]\" into a wire" {  } { { "lcd/LCD_Display.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_Display.v" 45 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1576448572230 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:DISP\|LCD_Display:u1\|DATA_BUS\[6\] lcd_data\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:DISP\|LCD_Display:u1\|DATA_BUS\[6\]\" to the node \"lcd_data\[6\]\" into a wire" {  } { { "lcd/LCD_Display.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_Display.v" 45 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1576448572230 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:DISP\|LCD_Display:u1\|DATA_BUS\[7\] lcd_data\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:DISP\|LCD_Display:u1\|DATA_BUS\[7\]\" to the node \"lcd_data\[7\]\" into a wire" {  } { { "lcd/LCD_Display.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_Display.v" 45 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1576448572230 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1576448572230 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "saidaPC\[0\] GND " "Pin \"saidaPC\[0\]\" is stuck at GND" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576448576458 "|core|saidaPC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaPC\[1\] GND " "Pin \"saidaPC\[1\]\" is stuck at GND" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576448576458 "|core|saidaPC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaPC\[2\] GND " "Pin \"saidaPC\[2\]\" is stuck at GND" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576448576458 "|core|saidaPC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaPC\[3\] GND " "Pin \"saidaPC\[3\]\" is stuck at GND" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576448576458 "|core|saidaPC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaPC\[4\] GND " "Pin \"saidaPC\[4\]\" is stuck at GND" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576448576458 "|core|saidaPC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaPC\[5\] GND " "Pin \"saidaPC\[5\]\" is stuck at GND" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576448576458 "|core|saidaPC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaPC\[6\] GND " "Pin \"saidaPC\[6\]\" is stuck at GND" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576448576458 "|core|saidaPC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaPC\[7\] GND " "Pin \"saidaPC\[7\]\" is stuck at GND" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576448576458 "|core|saidaPC[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaPC\[8\] GND " "Pin \"saidaPC\[8\]\" is stuck at GND" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576448576458 "|core|saidaPC[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaPC\[9\] GND " "Pin \"saidaPC\[9\]\" is stuck at GND" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576448576458 "|core|saidaPC[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576448576458 "|core|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576448576458 "|core|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576448576458 "|core|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1576448576458 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1576448576748 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 " "40 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576448589052 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/maira/Documents/labSO1 (2)/MBCORE_restored/output_files/MBCORE.map.smsg " "Generated suppressed messages file /home/maira/Documents/labSO1 (2)/MBCORE_restored/output_files/MBCORE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448589221 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576448589670 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448589670 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7641 " "Implemented 7641 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576448590094 ""} { "Info" "ICUT_CUT_TM_OPINS" "158 " "Implemented 158 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576448590094 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7334 " "Implemented 7334 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576448590094 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1576448590094 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1576448590094 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576448590094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1063 " "Peak virtual memory: 1063 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576448590116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 19:23:10 2019 " "Processing ended: Sun Dec 15 19:23:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576448590116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576448590116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576448590116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448590116 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1576448590953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576448590953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 19:23:10 2019 " "Processing started: Sun Dec 15 19:23:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576448590953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1576448590953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MBCORE -c MBCORE " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MBCORE -c MBCORE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1576448590953 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1576448590985 ""}
{ "Info" "0" "" "Project  = MBCORE" {  } {  } 0 0 "Project  = MBCORE" 0 0 "Fitter" 0 0 1576448590986 ""}
{ "Info" "0" "" "Revision = MBCORE" {  } {  } 0 0 "Revision = MBCORE" 0 0 "Fitter" 0 0 1576448590986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1576448591109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1576448591109 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MBCORE EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"MBCORE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1576448591153 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576448591218 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576448591218 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1576448591620 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1576448591625 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576448591725 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576448591725 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576448591725 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576448591725 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576448591725 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576448591725 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576448591725 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576448591725 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576448591725 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1576448591725 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/maira/Documents/quartus18/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/maira/Documents/quartus18/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/maira/Documents/labSO1 (2)/MBCORE_restored/" { { 0 { 0 ""} 0 13465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576448591745 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/maira/Documents/quartus18/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/maira/Documents/quartus18/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/maira/Documents/labSO1 (2)/MBCORE_restored/" { { 0 { 0 ""} 0 13467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576448591745 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/maira/Documents/quartus18/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/maira/Documents/quartus18/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/maira/Documents/labSO1 (2)/MBCORE_restored/" { { 0 { 0 ""} 0 13469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576448591745 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/maira/Documents/quartus18/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/maira/Documents/quartus18/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/maira/Documents/labSO1 (2)/MBCORE_restored/" { { 0 { 0 ""} 0 13471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576448591745 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/maira/Documents/quartus18/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/maira/Documents/quartus18/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/maira/Documents/labSO1 (2)/MBCORE_restored/" { { 0 { 0 ""} 0 13473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576448591745 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1576448591745 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1576448591748 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1576448592917 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "79 177 " "No exact pin location assignment(s) for 79 pins of 177 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1576448593634 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MBCORE.sdc " "Synopsys Design Constraints File file not found: 'MBCORE.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1576448594679 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1576448594680 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1576448594757 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1576448594758 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1576448594759 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1576448594759 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576448594759 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576448594759 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     clock50M " "   1.000     clock50M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576448594759 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 LCD:DISP\|LCD_Display:u1\|CLK_400HZ " "   1.000 LCD:DISP\|LCD_Display:u1\|CLK_400HZ" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576448594759 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Temporizador:temp\|clockT " "   1.000 Temporizador:temp\|clockT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576448594759 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1576448594759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock50M~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock50M~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576448595753 ""}  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/maira/Documents/labSO1 (2)/MBCORE_restored/" { { 0 { 0 ""} 0 13442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576448595753 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Temporizador:temp\|clockT  " "Automatically promoted node Temporizador:temp\|clockT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576448595753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Temporizador:temp\|clockT~0 " "Destination node Temporizador:temp\|clockT~0" {  } { { "Temporizador.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/Temporizador.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maira/Documents/labSO1 (2)/MBCORE_restored/" { { 0 { 0 ""} 0 6168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576448595753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock~output " "Destination node clock~output" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/maira/Documents/labSO1 (2)/MBCORE_restored/" { { 0 { 0 ""} 0 13416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576448595753 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1576448595753 ""}  } { { "Temporizador.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/Temporizador.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maira/Documents/labSO1 (2)/MBCORE_restored/" { { 0 { 0 ""} 0 1928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576448595753 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD:DISP\|LCD_Display:u1\|CLK_400HZ  " "Automatically promoted node LCD:DISP\|LCD_Display:u1\|CLK_400HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576448595753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:DISP\|LCD_Display:u1\|CLK_400HZ~0 " "Destination node LCD:DISP\|LCD_Display:u1\|CLK_400HZ~0" {  } { { "lcd/LCD_Display.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_Display.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maira/Documents/labSO1 (2)/MBCORE_restored/" { { 0 { 0 ""} 0 10756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576448595753 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1576448595753 ""}  } { { "lcd/LCD_Display.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_Display.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maira/Documents/labSO1 (2)/MBCORE_restored/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576448595753 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1576448596549 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576448596555 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576448596555 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576448596565 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576448596575 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1576448596586 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1576448597102 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1576448597108 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1576448597108 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "79 unused 2.5V 0 79 0 " "Number of I/O pins in group: 79 (unused VREF, 2.5V VCCIO, 0 input, 79 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1576448597125 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1576448597125 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1576448597125 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 17 39 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 17 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576448597127 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576448597127 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576448597127 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576448597127 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 32 33 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576448597127 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 51 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576448597127 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 13 59 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576448597127 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576448597127 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1576448597127 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1576448597127 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576448598386 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1576448598397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1576448600976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576448602692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1576448602788 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1576448608639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576448608639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1576448609972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "52 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 52% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "/home/maira/Documents/labSO1 (2)/MBCORE_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 52% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1576448620892 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1576448620892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:44 " "Fitter routing operations ending: elapsed time is 00:02:44" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576448777764 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.83 " "Total time spent on timing analysis during the Fitter is 7.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1576448778062 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576448778113 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576448779107 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576448779111 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576448780062 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576448781588 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/maira/Documents/labSO1 (2)/MBCORE_restored/output_files/MBCORE.fit.smsg " "Generated suppressed messages file /home/maira/Documents/labSO1 (2)/MBCORE_restored/output_files/MBCORE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1576448783695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1807 " "Peak virtual memory: 1807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576448784868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 19:26:24 2019 " "Processing ended: Sun Dec 15 19:26:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576448784868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:14 " "Elapsed time: 00:03:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576448784868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:35 " "Total CPU time (on all processors): 00:03:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576448784868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1576448784868 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1576448785748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576448785748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 19:26:25 2019 " "Processing started: Sun Dec 15 19:26:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576448785748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1576448785748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MBCORE -c MBCORE " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MBCORE -c MBCORE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1576448785749 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1576448786039 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1576448788603 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1576448788715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "837 " "Peak virtual memory: 837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576448788984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 19:26:28 2019 " "Processing ended: Sun Dec 15 19:26:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576448788984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576448788984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576448788984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1576448788984 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1576448789122 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1576448789732 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576448789732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 19:26:29 2019 " "Processing started: Sun Dec 15 19:26:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576448789732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1576448789732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MBCORE -c MBCORE " "Command: quartus_sta MBCORE -c MBCORE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1576448789732 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1576448789769 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1576448789946 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1576448789946 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576448790015 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576448790015 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MBCORE.sdc " "Synopsys Design Constraints File file not found: 'MBCORE.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1576448790838 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1576448790838 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock50M clock50M " "create_clock -period 1.000 -name clock50M clock50M" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576448790862 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Temporizador:temp\|clockT Temporizador:temp\|clockT " "create_clock -period 1.000 -name Temporizador:temp\|clockT Temporizador:temp\|clockT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576448790862 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD:DISP\|LCD_Display:u1\|CLK_400HZ LCD:DISP\|LCD_Display:u1\|CLK_400HZ " "create_clock -period 1.000 -name LCD:DISP\|LCD_Display:u1\|CLK_400HZ LCD:DISP\|LCD_Display:u1\|CLK_400HZ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576448790862 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576448790862 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1576448790890 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576448790890 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1576448790892 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1576448790901 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1576448794889 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1576448794889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -153.634 " "Worst-case setup slack is -153.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448794890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448794890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -153.634           -1208.153 clock50M  " " -153.634           -1208.153 clock50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448794890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -152.762         -157286.063 Temporizador:temp\|clockT  " " -152.762         -157286.063 Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448794890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.990             -92.849 LCD:DISP\|LCD_Display:u1\|CLK_400HZ  " "   -8.990             -92.849 LCD:DISP\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448794890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576448794890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448794980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448794980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Temporizador:temp\|clockT  " "    0.403               0.000 Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448794980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clock50M  " "    0.403               0.000 clock50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448794980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 LCD:DISP\|LCD_Display:u1\|CLK_400HZ  " "    0.406               0.000 LCD:DISP\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448794980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576448794980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.048 " "Worst-case recovery slack is -1.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.048             -19.058 clock50M  " "   -1.048             -19.058 clock50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.375              -4.741 LCD:DISP\|LCD_Display:u1\|CLK_400HZ  " "   -0.375              -4.741 LCD:DISP\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448794983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576448794983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.688 " "Worst-case removal slack is 0.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448794986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448794986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.688               0.000 LCD:DISP\|LCD_Display:u1\|CLK_400HZ  " "    0.688               0.000 LCD:DISP\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448794986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.263               0.000 clock50M  " "    1.263               0.000 clock50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448794986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576448794986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448794987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448794987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -256.158 clock50M  " "   -3.000            -256.158 clock50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448794987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693           -1540.304 Temporizador:temp\|clockT  " "   -2.693           -1540.304 Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448794987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -48.830 LCD:DISP\|LCD_Display:u1\|CLK_400HZ  " "   -1.285             -48.830 LCD:DISP\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448794987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576448794987 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1576448800512 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1576448800552 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1576448801599 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576448801912 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1576448802063 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1576448802063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -139.352 " "Worst-case setup slack is -139.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448802065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448802065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -139.352           -1083.192 clock50M  " " -139.352           -1083.192 clock50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448802065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -138.526         -142556.895 Temporizador:temp\|clockT  " " -138.526         -142556.895 Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448802065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.240             -82.018 LCD:DISP\|LCD_Display:u1\|CLK_400HZ  " "   -8.240             -82.018 LCD:DISP\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448802065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576448802065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.352 " "Worst-case hold slack is 0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448802149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448802149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 Temporizador:temp\|clockT  " "    0.352               0.000 Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448802149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clock50M  " "    0.354               0.000 clock50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448802149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 LCD:DISP\|LCD_Display:u1\|CLK_400HZ  " "    0.355               0.000 LCD:DISP\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448802149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576448802149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.849 " "Worst-case recovery slack is -0.849" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448802156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448802156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.849             -15.069 clock50M  " "   -0.849             -15.069 clock50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448802156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.276              -3.478 LCD:DISP\|LCD_Display:u1\|CLK_400HZ  " "   -0.276              -3.478 LCD:DISP\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448802156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576448802156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.604 " "Worst-case removal slack is 0.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448802161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448802161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.604               0.000 LCD:DISP\|LCD_Display:u1\|CLK_400HZ  " "    0.604               0.000 LCD:DISP\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448802161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.163               0.000 clock50M  " "    1.163               0.000 clock50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448802161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576448802161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448802165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448802165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -255.234 clock50M  " "   -3.000            -255.234 clock50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448802165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649           -1539.072 Temporizador:temp\|clockT  " "   -2.649           -1539.072 Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448802165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -48.830 LCD:DISP\|LCD_Display:u1\|CLK_400HZ  " "   -1.285             -48.830 LCD:DISP\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448802165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576448802165 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1576448807702 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576448807927 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1576448808001 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1576448808001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -76.276 " "Worst-case setup slack is -76.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448808005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448808005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -76.276            -516.323 clock50M  " "  -76.276            -516.323 clock50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448808005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -76.049          -78012.674 Temporizador:temp\|clockT  " "  -76.049          -78012.674 Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448808005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.079             -32.902 LCD:DISP\|LCD_Display:u1\|CLK_400HZ  " "   -4.079             -32.902 LCD:DISP\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448808005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576448808005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448808094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448808094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Temporizador:temp\|clockT  " "    0.181               0.000 Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448808094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clock50M  " "    0.182               0.000 clock50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448808094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 LCD:DISP\|LCD_Display:u1\|CLK_400HZ  " "    0.184               0.000 LCD:DISP\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448808094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576448808094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.049 " "Worst-case recovery slack is -0.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448808100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448808100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049              -0.539 clock50M  " "   -0.049              -0.539 clock50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448808100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 LCD:DISP\|LCD_Display:u1\|CLK_400HZ  " "    0.239               0.000 LCD:DISP\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448808100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576448808100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.316 " "Worst-case removal slack is 0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448808107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448808107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 LCD:DISP\|LCD_Display:u1\|CLK_400HZ  " "    0.316               0.000 LCD:DISP\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448808107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.588               0.000 clock50M  " "    0.588               0.000 clock50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448808107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576448808107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448808112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448808112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -190.240 clock50M  " "   -3.000            -190.240 clock50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448808112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -1168.000 Temporizador:temp\|clockT  " "   -1.000           -1168.000 Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448808112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -38.000 LCD:DISP\|LCD_Display:u1\|CLK_400HZ  " "   -1.000             -38.000 LCD:DISP\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576448808112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576448808112 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1576448814417 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1576448814739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1068 " "Peak virtual memory: 1068 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576448814920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 19:26:54 2019 " "Processing ended: Sun Dec 15 19:26:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576448814920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576448814920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576448814920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1576448814920 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Timing Analyzer" 0 -1 1576448815122 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus Prime Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1576448815122 ""}
