#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Jul 15 15:24:48 2025
# Process ID         : 24620
# Current directory  : C:/Users/j48s677/Desktop/vivado_stuff/SEM/SEM/SEM_test/SEM_test.runs/synth_1
# Command line       : vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file           : C:/Users/j48s677/Desktop/vivado_stuff/SEM/SEM/SEM_test/SEM_test.runs/synth_1/top.vds
# Journal file       : C:/Users/j48s677/Desktop/vivado_stuff/SEM/SEM/SEM_test/SEM_test.runs/synth_1\vivado.jou
# Running On         : BZ-ECE-BL-LAB01
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i9-14900K
# CPU Frequency      : 3187 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 66205 MB
# Swap memory        : 66571 MB
# Total Virtual      : 132777 MB
# Available Virtual  : 111534 MB
#-----------------------------------------------------------
source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/j48s677/Desktop/vivado_stuff/SEM/SEM/SEM_test/SEM_test.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/j48s677/Desktop/vivado_stuff/SEM/SEM/SEM_test/SEM_test.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23044
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1184.824 ; gain = 493.281
---------------------------------------------------------------------------------
ERROR: [Synth 8-2043] formal port/generic <csib> is not declared in <icape2> [C:/Users/j48s677/Desktop/vivado_stuff/SEM/SEM/SEM_test/SEM_test.srcs/sources_1/new/top.vhd:166]
ERROR: [Synth 8-9486] formal port 'csb' has no actual or default value [C:/Users/j48s677/Desktop/vivado_stuff/SEM/SEM/SEM_test/SEM_test.srcs/sources_1/new/top.vhd:170]
INFO: [Synth 8-8898] 'csb' is declared here [C:/Users/j48s677/Desktop/vivado_stuff/SEM/SEM/SEM_test/SEM_test.srcs/sources_1/new/top.vhd:88]
INFO: [Synth 8-8898] 'rdwrb' is declared here [C:/Users/j48s677/Desktop/vivado_stuff/SEM/SEM/SEM_test/SEM_test.srcs/sources_1/new/top.vhd:89]
INFO: [Synth 8-8898] 'i' is declared here [C:/Users/j48s677/Desktop/vivado_stuff/SEM/SEM/SEM_test/SEM_test.srcs/sources_1/new/top.vhd:90]
INFO: [Synth 8-11252] unit 'behavioral' is ignored due to previous errors [C:/Users/j48s677/Desktop/vivado_stuff/SEM/SEM/SEM_test/SEM_test.srcs/sources_1/new/top.vhd:246]
INFO: [Synth 8-10443] VHDL file 'C:/Users/j48s677/Desktop/vivado_stuff/SEM/SEM/SEM_test/SEM_test.srcs/sources_1/new/top.vhd' is ignored due to errors
ERROR: [Synth 8-12189] Failed to read vhdl 'C:/Users/j48s677/Desktop/vivado_stuff/SEM/SEM/SEM_test/SEM_test.srcs/sources_1/new/top.vhd'
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1285.070 ; gain = 593.527
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Jul 15 15:24:59 2025...
