Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Sep 10 16:02:54 2024
| Host         : Victorybyvictus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_4bit_timing_summary_routed.rpt -pb ALU_4bit_timing_summary_routed.pb -rpx ALU_4bit_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU_4bit
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               5           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (9)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: ALU_Sel[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ALU_Sel[2] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   10          inf        0.000                      0                   10           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            ALU_Result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.117ns  (logic 3.681ns (51.722%)  route 3.436ns (48.278%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R25                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R25                  IBUF (Prop_ibuf_I_O)         0.913     0.913 r  B_IBUF[3]_inst/O
                         net (fo=3, routed)           1.438     2.351    B_IBUF[3]
    SLICE_X0Y109         LUT6 (Prop_lut6_I4_O)        0.105     2.456 r  ALU_Result_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.465     2.921    ALU_Result_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y108         LUT4 (Prop_lut4_I3_O)        0.126     3.047 r  ALU_Result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.533     4.579    ALU_Result_OBUF[3]
    R22                  OBUF (Prop_obuf_I_O)         2.537     7.117 r  ALU_Result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.117    ALU_Result[3]
    R22                                                               r  ALU_Result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            ALU_Result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.961ns  (logic 3.687ns (52.964%)  route 3.274ns (47.036%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P25                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    P25                  IBUF (Prop_ibuf_I_O)         0.906     0.906 r  B_IBUF[2]_inst/O
                         net (fo=5, routed)           1.270     2.176    B_IBUF[2]
    SLICE_X1Y108         LUT6 (Prop_lut6_I4_O)        0.105     2.281 r  ALU_Result_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.573     2.855    ALU_Result_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I3_O)        0.127     2.982 r  ALU_Result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.431     4.413    ALU_Result_OBUF[2]
    T23                  OBUF (Prop_obuf_I_O)         2.548     6.961 r  ALU_Result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.961    ALU_Result[2]
    T23                                                               r  ALU_Result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            ALU_Result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.928ns  (logic 3.498ns (50.489%)  route 3.430ns (49.511%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P26                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    P26                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  A_IBUF[0]_inst/O
                         net (fo=5, routed)           1.362     2.276    A_IBUF[0]
    SLICE_X1Y108         LUT6 (Prop_lut6_I1_O)        0.105     2.381 r  ALU_Result_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.513     2.895    ALU_Result_OBUF[1]_inst_i_2_n_0
    SLICE_X1Y108         LUT5 (Prop_lut5_I3_O)        0.105     3.000 r  ALU_Result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.554     4.554    ALU_Result_OBUF[1]
    R23                  OBUF (Prop_obuf_I_O)         2.374     6.928 r  ALU_Result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.928    ALU_Result[1]
    R23                                                               r  ALU_Result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_Sel[2]
                            (input port)
  Destination:            CarryOut
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.545ns  (logic 3.381ns (51.653%)  route 3.164ns (48.347%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P24                                               0.000     0.000 f  ALU_Sel[2] (IN)
                         net (fo=0)                   0.000     0.000    ALU_Sel[2]
    P24                  IBUF (Prop_ibuf_I_O)         0.901     0.901 f  ALU_Sel_IBUF[2]_inst/O
                         net (fo=8, routed)           1.630     2.531    ALU_Sel_IBUF[2]
    SLICE_X0Y108         LUT3 (Prop_lut3_I2_O)        0.105     2.636 r  CarryOut_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.534     4.170    CarryOut_OBUF
    T22                  OBUF (Prop_obuf_I_O)         2.375     6.545 r  CarryOut_OBUF_inst/O
                         net (fo=0)                   0.000     6.545    CarryOut
    T22                                                               r  CarryOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_Sel[2]
                            (input port)
  Destination:            ALU_Result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.506ns  (logic 3.441ns (52.884%)  route 3.065ns (47.116%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P24                                               0.000     0.000 r  ALU_Sel[2] (IN)
                         net (fo=0)                   0.000     0.000    ALU_Sel[2]
    P24                  IBUF (Prop_ibuf_I_O)         0.901     0.901 r  ALU_Sel_IBUF[2]_inst/O
                         net (fo=8, routed)           1.281     2.181    ALU_Sel_IBUF[2]
    SLICE_X0Y107         LUT6 (Prop_lut6_I2_O)        0.105     2.286 r  ALU_Result_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.220     2.506    ALU_Result_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y107         LUT4 (Prop_lut4_I3_O)        0.105     2.611 r  ALU_Result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.565     4.176    ALU_Result_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         2.330     6.506 r  ALU_Result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.506    ALU_Result[0]
    R18                                                               r  ALU_Result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_Sel[0]
                            (input port)
  Destination:            temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.320ns  (logic 1.090ns (32.825%)  route 2.230ns (67.175%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  ALU_Sel[0] (IN)
                         net (fo=0)                   0.000     0.000    ALU_Sel[0]
    R21                  IBUF (Prop_ibuf_I_O)         0.880     0.880 r  ALU_Sel_IBUF[0]_inst/O
                         net (fo=11, routed)          1.216     2.095    ALU_Sel_IBUF[0]
    SLICE_X0Y108         LUT5 (Prop_lut5_I3_O)        0.105     2.200 r  temp_reg[4]_i_3/O
                         net (fo=3, routed)           0.476     2.676    temp_reg[4]_i_3_n_0
    SLICE_X0Y109         LUT6 (Prop_lut6_I5_O)        0.105     2.781 r  temp_reg[4]_i_1/O
                         net (fo=1, routed)           0.539     3.320    temp__0[4]
    SLICE_X0Y108         LDCE                                         r  temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_Sel[0]
                            (input port)
  Destination:            temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.038ns  (logic 1.090ns (35.878%)  route 1.948ns (64.122%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  ALU_Sel[0] (IN)
                         net (fo=0)                   0.000     0.000    ALU_Sel[0]
    R21                  IBUF (Prop_ibuf_I_O)         0.880     0.880 r  ALU_Sel_IBUF[0]_inst/O
                         net (fo=11, routed)          1.216     2.095    ALU_Sel_IBUF[0]
    SLICE_X0Y108         LUT5 (Prop_lut5_I3_O)        0.105     2.200 r  temp_reg[4]_i_3/O
                         net (fo=3, routed)           0.473     2.673    temp_reg[4]_i_3_n_0
    SLICE_X0Y109         LUT6 (Prop_lut6_I2_O)        0.105     2.778 r  temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.260     3.038    temp__0[3]
    SLICE_X0Y108         LDCE                                         r  temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_Sel[0]
                            (input port)
  Destination:            temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.862ns  (logic 1.090ns (38.080%)  route 1.772ns (61.919%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  ALU_Sel[0] (IN)
                         net (fo=0)                   0.000     0.000    ALU_Sel[0]
    R21                  IBUF (Prop_ibuf_I_O)         0.880     0.880 r  ALU_Sel_IBUF[0]_inst/O
                         net (fo=11, routed)          1.216     2.095    ALU_Sel_IBUF[0]
    SLICE_X0Y108         LUT5 (Prop_lut5_I3_O)        0.105     2.200 r  temp_reg[4]_i_3/O
                         net (fo=3, routed)           0.557     2.757    temp_reg[4]_i_3_n_0
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.105     2.862 r  temp_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.862    temp__0[2]
    SLICE_X0Y108         LDCE                                         r  temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.716ns  (logic 1.019ns (37.514%)  route 1.697ns (62.486%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P26                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    P26                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  A_IBUF[0]_inst/O
                         net (fo=5, routed)           1.149     2.063    A_IBUF[0]
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.105     2.168 r  temp_reg[0]_i_1/O
                         net (fo=1, routed)           0.549     2.716    temp__0[0]
    SLICE_X0Y107         LDCE                                         r  temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_Sel[0]
                            (input port)
  Destination:            temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.505ns  (logic 0.994ns (39.668%)  route 1.512ns (60.332%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  ALU_Sel[0] (IN)
                         net (fo=0)                   0.000     0.000    ALU_Sel[0]
    R21                  IBUF (Prop_ibuf_I_O)         0.880     0.880 r  ALU_Sel_IBUF[0]_inst/O
                         net (fo=11, routed)          1.216     2.095    ALU_Sel_IBUF[0]
    SLICE_X0Y108         LUT5 (Prop_lut5_I3_O)        0.114     2.209 r  temp_reg[1]_i_1/O
                         net (fo=1, routed)           0.296     2.505    temp__0[1]
    SLICE_X0Y108         LDCE                                         r  temp_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ALU_Sel[0]
                            (input port)
  Destination:            temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.728ns  (logic 0.222ns (30.463%)  route 0.506ns (69.537%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  ALU_Sel[0] (IN)
                         net (fo=0)                   0.000     0.000    ALU_Sel[0]
    R21                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  ALU_Sel_IBUF[0]_inst/O
                         net (fo=11, routed)          0.506     0.683    ALU_Sel_IBUF[0]
    SLICE_X0Y108         LUT4 (Prop_lut4_I2_O)        0.045     0.728 r  temp_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.728    temp__0[2]
    SLICE_X0Y108         LDCE                                         r  temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.779ns  (logic 0.272ns (34.908%)  route 0.507ns (65.092%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M26                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    M26                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  B_IBUF[0]_inst/O
                         net (fo=4, routed)           0.384     0.607    B_IBUF[0]
    SLICE_X0Y108         LUT5 (Prop_lut5_I0_O)        0.049     0.656 r  temp_reg[1]_i_1/O
                         net (fo=1, routed)           0.123     0.779    temp__0[1]
    SLICE_X0Y108         LDCE                                         r  temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_Sel[0]
                            (input port)
  Destination:            temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.785ns  (logic 0.222ns (28.245%)  route 0.564ns (71.755%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  ALU_Sel[0] (IN)
                         net (fo=0)                   0.000     0.000    ALU_Sel[0]
    R21                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  ALU_Sel_IBUF[0]_inst/O
                         net (fo=11, routed)          0.453     0.630    ALU_Sel_IBUF[0]
    SLICE_X0Y109         LUT6 (Prop_lut6_I4_O)        0.045     0.675 r  temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.111     0.785    temp__0[3]
    SLICE_X0Y108         LDCE                                         r  temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.944ns  (logic 0.248ns (26.289%)  route 0.696ns (73.711%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P25                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    P25                  IBUF (Prop_ibuf_I_O)         0.203     0.203 r  B_IBUF[2]_inst/O
                         net (fo=5, routed)           0.391     0.594    B_IBUF[2]
    SLICE_X0Y109         LUT6 (Prop_lut6_I4_O)        0.045     0.639 r  temp_reg[4]_i_1/O
                         net (fo=1, routed)           0.305     0.944    temp__0[4]
    SLICE_X0Y108         LDCE                                         r  temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.100ns  (logic 0.268ns (24.344%)  route 0.832ns (75.656%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M26                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    M26                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  B_IBUF[0]_inst/O
                         net (fo=4, routed)           0.512     0.735    B_IBUF[0]
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.045     0.780 r  temp_reg[0]_i_1/O
                         net (fo=1, routed)           0.320     1.100    temp__0[0]
    SLICE_X0Y107         LDCE                                         r  temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ALU_Result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.303ns (69.206%)  route 0.580ns (30.794%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         LDCE                         0.000     0.000 r  temp_reg[0]/G
    SLICE_X0Y107         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  temp_reg[0]/Q
                         net (fo=1, routed)           0.161     0.319    temp[0]
    SLICE_X0Y107         LUT4 (Prop_lut4_I0_O)        0.045     0.364 r  ALU_Result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.419     0.783    ALU_Result_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         1.100     1.883 r  ALU_Result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.883    ALU_Result[0]
    R18                                                               r  ALU_Result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ALU_Result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.974ns  (logic 1.347ns (68.236%)  route 0.627ns (31.764%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         LDCE                         0.000     0.000 r  temp_reg[1]/G
    SLICE_X0Y108         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  temp_reg[1]/Q
                         net (fo=1, routed)           0.225     0.383    temp[1]
    SLICE_X1Y108         LUT5 (Prop_lut5_I0_O)        0.045     0.428 r  ALU_Result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.402     0.830    ALU_Result_OBUF[1]
    R23                  OBUF (Prop_obuf_I_O)         1.144     1.974 r  ALU_Result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.974    ALU_Result[1]
    R23                                                               r  ALU_Result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            ALU_Result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.414ns (71.478%)  route 0.564ns (28.522%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         LDCE                         0.000     0.000 r  temp_reg[3]/G
    SLICE_X0Y108         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  temp_reg[3]/Q
                         net (fo=1, routed)           0.151     0.309    temp[3]
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.048     0.357 r  ALU_Result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.413     0.770    ALU_Result_OBUF[3]
    R22                  OBUF (Prop_obuf_I_O)         1.208     1.978 r  ALU_Result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.978    ALU_Result[3]
    R22                                                               r  ALU_Result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            CarryOut
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.348ns (66.696%)  route 0.673ns (33.304%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         LDCE                         0.000     0.000 r  temp_reg[4]/G
    SLICE_X0Y108         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  temp_reg[4]/Q
                         net (fo=1, routed)           0.276     0.434    temp[4]
    SLICE_X0Y108         LUT3 (Prop_lut3_I0_O)        0.045     0.479 r  CarryOut_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.397     0.876    CarryOut_OBUF
    T22                  OBUF (Prop_obuf_I_O)         1.145     2.022 r  CarryOut_OBUF_inst/O
                         net (fo=0)                   0.000     2.022    CarryOut
    T22                                                               r  CarryOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ALU_Result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.422ns (62.507%)  route 0.853ns (37.493%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         LDCE                         0.000     0.000 r  temp_reg[2]/G
    SLICE_X0Y108         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  temp_reg[2]/Q
                         net (fo=1, routed)           0.490     0.648    temp[2]
    SLICE_X0Y108         LUT5 (Prop_lut5_I0_O)        0.043     0.691 r  ALU_Result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.363     1.054    ALU_Result_OBUF[2]
    T23                  OBUF (Prop_obuf_I_O)         1.221     2.274 r  ALU_Result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.274    ALU_Result[2]
    T23                                                               r  ALU_Result[2] (OUT)
  -------------------------------------------------------------------    -------------------





