Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/Callum/Desktop/FPGA/test1/Or_Test_isim_beh.exe" -prj "C:/Users/Callum/Desktop/FPGA/test1/Or_Test_beh.prj" "work.Or_Test" "work.glbl" 
ISim P.28xd (signature 0x1048c146)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Callum/Desktop/FPGA/test1/Or.v" into library work
Analyzing Verilog file "C:/Users/Callum/Desktop/FPGA/test1/Or_Test.v" into library work
Analyzing Verilog file "G:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 117380 KB
Fuse CPU Usage: 732 ms
Compiling module Or
Compiling module Or_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Users/Callum/Desktop/FPGA/test1/Or_Test_isim_beh.exe
Fuse Memory Usage: 121968 KB
Fuse CPU Usage: 904 ms
