HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(261);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/261||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/262||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/263||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/264||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/266||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(267);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/267||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(268);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/268||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(269);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/269||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(270);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/270||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(271);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/271||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(272);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/272||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(273);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/273||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(274);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/274||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(275);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/275||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(276);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/276||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(277);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/277||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/278||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(279);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/279||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(280);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/280||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(282);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/282||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(283);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/283||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/284||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(285);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/285||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(286);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/286||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(287);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/287||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(288);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/288||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(289);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/289||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(290);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/290||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(291);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/291||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(292);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/292||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(293);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/293||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(294);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/294||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(295);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/295||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/296||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/297||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(298);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/298||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(299);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/299||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(300);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/300||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(301);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/301||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(302);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/302||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(322);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/322||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(323);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/323||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD638 ||@W:Signal idata_fail is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(329);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/329||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(334);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/334||ReadFIFO_Write_SM.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/141
Implementation;Synthesis|| CG290 ||@W:Referenced variable tx_col_detect_en is not in sensitivity list.||m2s010_som.srr(335);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/335||ReadFIFO_Write_SM.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/145
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(338);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/338||ReadFIFO_Write_SM.vhd(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/260
Implementation;Synthesis|| CG290 ||@W:Referenced variable sm_advance is not in sensitivity list.||m2s010_som.srr(339);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/339||ReadFIFO_Write_SM.vhd(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/266
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal lfsr_q[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(355);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/355||CRC16_Generator.vhd(79);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CRC16_Generator.vhd'/linenumber/79
Implementation;Synthesis|| CL169 ||@W:Pruning unused register First_time_reg_1. Make sure that there are no unused intermediate registers.||m2s010_som.srr(357);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/357||ReadFIFO_Write_SM.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/170
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal bit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(358);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/358||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iRX_FIFO_wr_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(359);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/359||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal hold_collision; possible missing assignment in an if or case statement.||m2s010_som.srr(360);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/360||ReadFIFO_Write_SM.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/143
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d3[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(361);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/361||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d2[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(362);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/362||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d1[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(363);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/363||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advancebit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(364);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/364||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advance_i. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(365);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/365||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_crc_data_store[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(366);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/366||ReadFIFO_Write_SM.vhd(242);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/242
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(367);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/367||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of rx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(368);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/368||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_Empty_s_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(375);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/375||AFE_RX_SM.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\AFE_RX_SM.vhd'/linenumber/91
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(377);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/377||ManchesDecoder_Adapter.vhd(206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/206
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(378);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/378||ManchesDecoder_Adapter.vhd(210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/210
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/379||ManchesDecoder_Adapter.vhd(223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/223
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(380);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/380||ManchesDecoder_Adapter.vhd(227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/227
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(381);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/381||ManchesDecoder_Adapter.vhd(235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/235
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(382);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/382||ManchesDecoder_Adapter.vhd(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/239
Implementation;Synthesis|| CD638 ||@W:Signal idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(383);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/383||ManchesDecoder_Adapter.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/75
Implementation;Synthesis|| CL169 ||@W:Pruning unused register manches_Transition_d_3(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/388||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 3 of decoder_Transition_d_4(3 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(389);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/389||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of decoder_ShiftReg_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/390||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of manches_ShiftReg_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/391||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal s2p_data[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/392||ManchesDecoder_Adapter.vhd(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/264
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal irx_center_sample. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/393||ManchesDecoder_Adapter.vhd(237);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/237
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal isampler_clk1x_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/394||ManchesDecoder_Adapter.vhd(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/225
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal clkdiv[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/395||ManchesDecoder_Adapter.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/208
Implementation;Synthesis|| CD638 ||@W:Signal man_data is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(398);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/398||ManchesEncoder.vhd(78);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesEncoder.vhd'/linenumber/78
Implementation;Synthesis|| CD638 ||@W:Signal tx_idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(407);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/407||TX_SM.vhd(95);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/95
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal txen_early_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(409);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/409||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_length[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/410||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_byte_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(411);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/411||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PostAmble_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(412);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/412||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PreAmble_cntr[6:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/413||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_preamble_pat_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(414);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/414||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_complt. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(415);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/415||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_gen. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(416);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/416||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte2_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(417);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/417||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte1_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(418);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/418||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to iTX_PostAmble are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(419);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/419||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_FIFO_rd_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/420||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_Enable. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/421||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_STATE[0:8]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/422||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_PreAmble. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/423||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_DataEn. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(424);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/424||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_idle_line_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/425||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal start_tx_FIFO_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/426||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(427);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/427||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of tx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/428||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/430||TX_Collision_Detector.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/177
Implementation;Synthesis|| CG290 ||@W:Referenced variable rx_crc_byte_en is not in sensitivity list.||m2s010_som.srr(431);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/431||TX_Collision_Detector.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/184
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_syncCompare_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(433);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/433||TX_Collision_Detector.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/165
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_DIN_d1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/434||TX_Collision_Detector.vhd(150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/150
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_sync2RX_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/435||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(436);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/436||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d1_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(437);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/437||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to TX_collision_detect are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(438);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/438||TX_Collision_Detector.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/180
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_wr_en_d(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(439);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/439||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 2 of TX_PreAmble_d_3(2 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(441);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/441||ManchesEncoder.vhd(157);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesEncoder.vhd'/linenumber/157
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_af is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(446);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/446||FIFOs.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\FIFOs.vhd'/linenumber/91
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_ae is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/447||FIFOs.vhd(92);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\FIFOs.vhd'/linenumber/92
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(450);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/450||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(451);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/451||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/452||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/453||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(454);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/454||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(455);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/455||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/456||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/457||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/458||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/459||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/460||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/461||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/462||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/463||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/464||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/465||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/466||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/467||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/468||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(469);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/469||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/470||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/471||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/472||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/473||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/474||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/475||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/482||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/483||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/484||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/485||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/487||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/490||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/491||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(492);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/492||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(493);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/493||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/495||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(496);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/496||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/501||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/502||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/503||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/504||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(13 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/505||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(13 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/506||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(507);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/507||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(508);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/508||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(509);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/509||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(510);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/510||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(511);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/511||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(13 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/512||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/513||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(514);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/514||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(515);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/515||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(516);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/516||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/517||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/518||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(519);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/519||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(520);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/520||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(521);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/521||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(522);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/522||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(523);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/523||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/524||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/525||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/526||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/527||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(528);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/528||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(529);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/529||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/530||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/531||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/532||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/533||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(534);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/534||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(535);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/535||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(536);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/536||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(537);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/537||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(538);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/538||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(539);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/539||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(540);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/540||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(541);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/541||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(542);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/542||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(543);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/543||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(544);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/544||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(546);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/546||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(547);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/547||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(548);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/548||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(549);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/549||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(550);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/550||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(551);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/551||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(552);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/552||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(553);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/553||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(554);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/554||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(555);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/555||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(556);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/556||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(557);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/557||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(558);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/558||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(559);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/559||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(560);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/560||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(561);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/561||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(562);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/562||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(563);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/563||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(564);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/564||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(565);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/565||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(566);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/566||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(567);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/567||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/568||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(569);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/569||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(570);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/570||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(574);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/574||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(575);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/575||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(576);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/576||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(577);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/577||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(578);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/578||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(579);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/579||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(580);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/580||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(581);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/581||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/582||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(583);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/583||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/584||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(585);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/585||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(586);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/586||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/587||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(588);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/588||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(589);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/589||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(590);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/590||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(591);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/591||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(592);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/592||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(593);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/593||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(594);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/594||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/595||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(596);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/596||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(597);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/597||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(598);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/598||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/599||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(604);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/604||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/605||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(606);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/606||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/607||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/609||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(612);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/612||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/613||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(614);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/614||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/615||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/617||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(618);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/618||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/623||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(624);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/624||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/625||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(626);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/626||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/627||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(628);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/628||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/629||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(630);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/630||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/631||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(632);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/632||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/633||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(634);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/634||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/635||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(636);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/636||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/637||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(638);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/638||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/639||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(640);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/640||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/641||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/642||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/643||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(644);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/644||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/645||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(646);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/646||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/647||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(648);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/648||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/649||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(650);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/650||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/651||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(652);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/652||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/653||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(654);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/654||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(655);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/655||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(656);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/656||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(657);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/657||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/658||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(659);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/659||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(660);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/660||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(661);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/661||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(662);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/662||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(664);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/664||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(665);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/665||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(666);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/666||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(667);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/667||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(668);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/668||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(669);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/669||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(670);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/670||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(671);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/671||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(672);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/672||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/673||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(674);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/674||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(675);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/675||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(676);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/676||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(677);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/677||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(678);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/678||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(679);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/679||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(680);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/680||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(681);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/681||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(682);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/682||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(683);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/683||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(684);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/684||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(685);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/685||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(686);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/686||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(687);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/687||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(688);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/688||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register packet_available_clear_reg_3(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(691);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/691||FIFOs.vhd(254);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\FIFOs.vhd'/linenumber/254
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(726);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/726||uP_if.vhd(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/584
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_2_reg is not in sensitivity list.||m2s010_som.srr(727);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/727||uP_if.vhd(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/633
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_1_reg is not in sensitivity list.||m2s010_som.srr(728);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/728||uP_if.vhd(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/631
Implementation;Synthesis|| CG290 ||@W:Referenced variable status_reg is not in sensitivity list.||m2s010_som.srr(729);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/729||uP_if.vhd(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/605
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_6_reg is not in sensitivity list.||m2s010_som.srr(730);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/730||uP_if.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/629
Implementation;Synthesis|| CG290 ||@W:Referenced variable control_reg is not in sensitivity list.||m2s010_som.srr(731);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/731||uP_if.vhd(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/599
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_5_reg is not in sensitivity list.||m2s010_som.srr(732);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/732||uP_if.vhd(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/627
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_4_reg is not in sensitivity list.||m2s010_som.srr(733);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/733||uP_if.vhd(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/625
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_3_reg is not in sensitivity list.||m2s010_som.srr(734);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/734||uP_if.vhd(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/623
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_6_reg is not in sensitivity list.||m2s010_som.srr(735);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/735||uP_if.vhd(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/653
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_2_reg is not in sensitivity list.||m2s010_som.srr(736);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/736||uP_if.vhd(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/621
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_5_reg is not in sensitivity list.||m2s010_som.srr(737);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/737||uP_if.vhd(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/651
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_1_reg is not in sensitivity list.||m2s010_som.srr(738);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/738||uP_if.vhd(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/619
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_4_reg is not in sensitivity list.||m2s010_som.srr(739);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/739||uP_if.vhd(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/649
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_6_reg is not in sensitivity list.||m2s010_som.srr(740);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/740||uP_if.vhd(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/617
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_3_reg is not in sensitivity list.||m2s010_som.srr(741);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/741||uP_if.vhd(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/647
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_5_reg is not in sensitivity list.||m2s010_som.srr(742);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/742||uP_if.vhd(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/615
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_2_reg is not in sensitivity list.||m2s010_som.srr(743);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/743||uP_if.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/645
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_4_reg is not in sensitivity list.||m2s010_som.srr(744);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/744||uP_if.vhd(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/613
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_1_reg is not in sensitivity list.||m2s010_som.srr(745);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/745||uP_if.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/643
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_3_reg is not in sensitivity list.||m2s010_som.srr(746);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/746||uP_if.vhd(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/611
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_6_reg is not in sensitivity list.||m2s010_som.srr(747);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/747||uP_if.vhd(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/641
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_2_reg is not in sensitivity list.||m2s010_som.srr(748);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/748||uP_if.vhd(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/609
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_5_reg is not in sensitivity list.||m2s010_som.srr(749);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/749||uP_if.vhd(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/639
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_1_reg is not in sensitivity list.||m2s010_som.srr(750);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/750||uP_if.vhd(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/607
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_4_reg is not in sensitivity list.||m2s010_som.srr(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/751||uP_if.vhd(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/637
Implementation;Synthesis|| CG290 ||@W:Referenced variable int_reg is not in sensitivity list.||m2s010_som.srr(752);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/752||uP_if.vhd(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/601
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_int_mask_reg is not in sensitivity list.||m2s010_som.srr(753);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/753||uP_if.vhd(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/603
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_3_reg is not in sensitivity list.||m2s010_som.srr(754);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/754||uP_if.vhd(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/635
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(769);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/769||uP_if.vhd(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/587
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(772);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/772||Debounce.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\Debounce.vhd'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable debounce_in is not in sensitivity list.||m2s010_som.srr(773);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/773||Debounce.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\Debounce.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal iData_FAIL is floating; a simulation mismatch is possible.||m2s010_som.srr(777);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/777||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of id_res(3 downto 0) is unused ||m2s010_som.srr(834);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/834||CommsFPGA_top.vhd(94);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CommsFPGA_top.vhd'/linenumber/94
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(889);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/889||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(890);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/890||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(891);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/891||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(892);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/892||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL158 ||@W:Inout GPIO_1_BIDI is unused||m2s010_som.srr(969);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/969||m2s010_som.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som\m2s010_som.vhd'/linenumber/88
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1040);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1040||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1041);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1041||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1058);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1058||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1059);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1059||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1060);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1060||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1061);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1061||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1062);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1062||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1063);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1063||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1064);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1064||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1065);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1065||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1066);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1066||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1067);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1067||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1068);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1068||readfifo_write_sm.vhd(143);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\readfifo_write_sm.vhd'/linenumber/143
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1069);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1069||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1070);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1070||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1071);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1071||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1072);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1072||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1073);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1073||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 8 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||m2s010_som.srr(1144);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1144||up_if.vhd(587);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\up_if.vhd'/linenumber/587
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 845 sequential elements including CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.L31\.U_corefifo_async.Rd_corefifo_doubleSync.sync_out_xhdl1[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1145||corefifo_doublesync.vhd(84);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_doublesync.vhd'/linenumber/84
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 4 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1146);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1146||manchesencoder.vhd(157);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\manchesencoder.vhd'/linenumber/157
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 253 sequential elements including CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr_0[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1147);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1147||debounce.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\debounce.vhd'/linenumber/49
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 793 sequential elements including m2s010_som_sb_0.CORERESETP_0.sm0_state[0:6]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1148||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 109 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1149||coreconfigp.vhd(517);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/517
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1150||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1151);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1151||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1152);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1152||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 497 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync.dout[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1153);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1153||syn_dics.v(4369);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/4369
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 8 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1154);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1154||syn_dics.v(344);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/344
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 17 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1155);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1155||syn_dics.v(4777);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/4777
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1156);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1156||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1275);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1275||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1276);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1276||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1277);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1277||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1278||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1279);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1279||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1280);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1280||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1281);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1281||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1282);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1282||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1283);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1283||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1284||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| BN401 ||@W:Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'||m2s010_som.srr(1313);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1313||syn_dics.v(212);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/212
Implementation;Synthesis|| MO160 ||@W:Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1350);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1350||coreconfigp.vhd(341);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/341
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1351);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1351||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1352);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1352||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1353);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1353||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1354);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1354||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1355);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1355||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1356);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1356||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1357);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1357||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1358);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1358||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1359);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1359||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1360);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1360||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1361);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1361||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1362);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1362||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1363);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1363||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1381);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1381||interrupts.vhd(312);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\interrupts.vhd'/linenumber/312
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.int_data[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1437);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1437||syn_dics.v(4341);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/4341
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.dout[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1438);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1438||syn_dics.v(4369);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/4369
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[45] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1439);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1439||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[46] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1440);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1440||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[47] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1441);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1441||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[48] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1442);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1442||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[49] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1443||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[50] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1444||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW[44:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||m2s010_som.srr(1446);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1446||syn_dics.v(2649);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2649
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[51] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1449);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1449||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[50] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1450);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1450||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[49] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1451);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1451||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[48] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1452||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[47] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1453||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[46] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1454);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1454||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MT246 ||@W:Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(1594);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1594||m2s010_som_sb_fabosc_0_osc.vhd(66);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd'/linenumber/66
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(1595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1595||m2s010_som_sb_ccc_0_fccc.vhd(106);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd'/linenumber/106
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"||m2s010_som.srr(1597);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1597||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"||m2s010_som.srr(1598);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1598||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.identify_clk_int"||m2s010_som.srr(1600);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1600||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX"||m2s010_som.srr(1601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1601||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF"||m2s010_som.srr(1602);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1602||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"||m2s010_som.srr(1603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1603||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"||m2s010_som.srr(1604);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1604||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"||m2s010_som.srr(1605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1605||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"||m2s010_som.srr(1606);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1606||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CAM_SPI_1_CLK.Y[0]"||m2s010_som.srr(1607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1607||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"||m2s010_som.srr(1608);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1608||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"||m2s010_som.srr(1609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1609||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||m2s010_som.srr(1623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1623||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||m2s010_som.srr(1625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1625||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||m2s010_som.srr(1653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1653||null;null
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(261);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/261||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/262||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/263||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/264||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/266||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(267);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/267||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(268);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/268||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(269);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/269||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(270);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/270||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(271);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/271||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(272);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/272||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(273);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/273||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(274);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/274||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(275);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/275||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(276);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/276||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(277);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/277||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/278||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(279);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/279||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(280);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/280||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(282);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/282||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(283);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/283||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/284||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(285);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/285||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(286);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/286||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(287);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/287||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(288);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/288||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(289);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/289||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(290);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/290||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(291);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/291||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(292);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/292||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(293);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/293||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(294);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/294||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(295);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/295||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/296||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/297||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(298);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/298||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(299);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/299||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(300);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/300||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(301);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/301||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(302);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/302||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(322);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/322||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(323);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/323||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD638 ||@W:Signal idata_fail is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(329);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/329||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(334);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/334||ReadFIFO_Write_SM.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/141
Implementation;Synthesis|| CG290 ||@W:Referenced variable tx_col_detect_en is not in sensitivity list.||m2s010_som.srr(335);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/335||ReadFIFO_Write_SM.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/145
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(338);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/338||ReadFIFO_Write_SM.vhd(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/260
Implementation;Synthesis|| CG290 ||@W:Referenced variable sm_advance is not in sensitivity list.||m2s010_som.srr(339);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/339||ReadFIFO_Write_SM.vhd(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/266
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal lfsr_q[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(355);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/355||CRC16_Generator.vhd(79);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CRC16_Generator.vhd'/linenumber/79
Implementation;Synthesis|| CL169 ||@W:Pruning unused register First_time_reg_1. Make sure that there are no unused intermediate registers.||m2s010_som.srr(357);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/357||ReadFIFO_Write_SM.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/170
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal bit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(358);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/358||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iRX_FIFO_wr_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(359);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/359||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal hold_collision; possible missing assignment in an if or case statement.||m2s010_som.srr(360);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/360||ReadFIFO_Write_SM.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/143
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d3[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(361);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/361||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d2[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(362);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/362||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d1[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(363);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/363||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advancebit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(364);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/364||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advance_i. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(365);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/365||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_crc_data_store[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(366);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/366||ReadFIFO_Write_SM.vhd(242);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/242
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(367);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/367||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of rx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(368);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/368||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_Empty_s_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(375);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/375||AFE_RX_SM.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\AFE_RX_SM.vhd'/linenumber/91
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(377);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/377||ManchesDecoder_Adapter.vhd(206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/206
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(378);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/378||ManchesDecoder_Adapter.vhd(210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/210
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/379||ManchesDecoder_Adapter.vhd(223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/223
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(380);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/380||ManchesDecoder_Adapter.vhd(227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/227
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(381);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/381||ManchesDecoder_Adapter.vhd(235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/235
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(382);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/382||ManchesDecoder_Adapter.vhd(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/239
Implementation;Synthesis|| CD638 ||@W:Signal idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(383);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/383||ManchesDecoder_Adapter.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/75
Implementation;Synthesis|| CL169 ||@W:Pruning unused register manches_Transition_d_3(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/388||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 3 of decoder_Transition_d_4(3 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(389);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/389||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of decoder_ShiftReg_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/390||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of manches_ShiftReg_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/391||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal s2p_data[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/392||ManchesDecoder_Adapter.vhd(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/264
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal irx_center_sample. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/393||ManchesDecoder_Adapter.vhd(237);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/237
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal isampler_clk1x_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/394||ManchesDecoder_Adapter.vhd(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/225
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal clkdiv[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/395||ManchesDecoder_Adapter.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/208
Implementation;Synthesis|| CD638 ||@W:Signal man_data is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(398);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/398||ManchesEncoder.vhd(78);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesEncoder.vhd'/linenumber/78
Implementation;Synthesis|| CD638 ||@W:Signal tx_idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(407);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/407||TX_SM.vhd(95);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/95
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal txen_early_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(409);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/409||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_length[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/410||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_byte_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(411);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/411||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PostAmble_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(412);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/412||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PreAmble_cntr[6:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/413||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_preamble_pat_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(414);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/414||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_complt. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(415);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/415||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_gen. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(416);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/416||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte2_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(417);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/417||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte1_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(418);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/418||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to iTX_PostAmble are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(419);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/419||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_FIFO_rd_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/420||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_Enable. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/421||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_STATE[0:8]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/422||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_PreAmble. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/423||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_DataEn. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(424);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/424||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_idle_line_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/425||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal start_tx_FIFO_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/426||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(427);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/427||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of tx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/428||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/430||TX_Collision_Detector.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/177
Implementation;Synthesis|| CG290 ||@W:Referenced variable rx_crc_byte_en is not in sensitivity list.||m2s010_som.srr(431);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/431||TX_Collision_Detector.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/184
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_syncCompare_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(433);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/433||TX_Collision_Detector.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/165
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_DIN_d1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/434||TX_Collision_Detector.vhd(150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/150
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_sync2RX_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/435||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(436);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/436||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d1_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(437);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/437||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to TX_collision_detect are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(438);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/438||TX_Collision_Detector.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/180
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_wr_en_d(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(439);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/439||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 2 of TX_PreAmble_d_3(2 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(441);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/441||ManchesEncoder.vhd(157);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesEncoder.vhd'/linenumber/157
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_af is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(446);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/446||FIFOs.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\FIFOs.vhd'/linenumber/91
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_ae is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/447||FIFOs.vhd(92);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\FIFOs.vhd'/linenumber/92
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(450);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/450||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(451);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/451||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/452||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/453||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(454);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/454||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(455);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/455||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/456||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/457||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/458||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/459||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/460||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/461||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/462||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/463||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/464||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/465||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/466||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/467||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/468||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(469);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/469||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/470||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/471||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/472||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/473||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/474||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/475||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/482||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/483||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/484||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/485||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/487||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/490||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/491||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(492);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/492||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(493);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/493||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/495||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(496);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/496||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/501||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/502||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/503||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/504||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(13 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/505||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(13 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/506||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(507);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/507||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(508);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/508||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(509);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/509||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(510);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/510||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(511);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/511||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(13 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/512||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/513||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(514);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/514||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(515);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/515||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(516);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/516||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/517||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/518||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(519);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/519||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(520);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/520||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(521);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/521||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(522);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/522||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(523);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/523||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/524||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/525||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/526||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/527||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(528);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/528||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(529);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/529||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/530||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/531||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/532||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/533||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(534);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/534||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(535);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/535||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(536);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/536||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(537);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/537||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(538);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/538||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(539);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/539||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(540);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/540||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(541);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/541||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(542);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/542||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(543);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/543||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(544);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/544||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(546);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/546||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(547);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/547||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(548);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/548||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(549);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/549||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(550);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/550||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(551);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/551||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(552);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/552||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(553);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/553||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(554);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/554||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(555);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/555||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(556);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/556||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(557);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/557||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(558);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/558||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(559);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/559||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(560);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/560||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(561);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/561||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(562);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/562||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(563);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/563||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(564);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/564||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(565);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/565||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(566);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/566||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(567);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/567||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/568||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(569);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/569||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(570);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/570||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(574);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/574||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(575);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/575||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(576);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/576||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(577);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/577||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(578);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/578||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(579);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/579||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(580);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/580||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(581);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/581||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/582||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(583);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/583||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/584||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(585);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/585||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(586);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/586||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/587||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(588);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/588||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(589);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/589||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(590);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/590||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(591);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/591||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(592);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/592||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(593);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/593||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(594);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/594||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/595||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(596);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/596||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(597);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/597||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(598);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/598||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/599||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(604);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/604||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/605||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(606);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/606||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/607||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/609||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(612);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/612||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/613||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(614);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/614||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/615||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/617||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(618);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/618||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/623||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(624);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/624||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/625||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(626);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/626||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/627||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(628);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/628||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/629||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(630);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/630||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/631||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(632);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/632||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/633||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(634);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/634||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/635||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(636);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/636||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/637||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(638);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/638||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/639||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(640);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/640||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/641||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/642||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/643||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(644);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/644||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/645||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(646);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/646||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/647||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(648);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/648||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/649||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(650);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/650||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/651||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(652);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/652||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/653||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(654);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/654||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(655);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/655||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(656);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/656||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(657);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/657||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/658||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(659);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/659||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(660);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/660||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(661);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/661||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(662);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/662||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(664);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/664||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(665);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/665||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(666);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/666||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(667);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/667||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(668);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/668||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(669);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/669||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(670);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/670||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(671);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/671||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(672);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/672||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/673||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(674);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/674||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(675);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/675||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(676);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/676||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(677);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/677||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(678);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/678||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(679);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/679||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(680);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/680||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(681);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/681||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(682);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/682||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(683);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/683||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(684);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/684||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(685);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/685||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(686);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/686||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(687);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/687||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(688);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/688||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register packet_available_clear_reg_3(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(691);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/691||FIFOs.vhd(254);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\FIFOs.vhd'/linenumber/254
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(726);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/726||uP_if.vhd(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/584
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_2_reg is not in sensitivity list.||m2s010_som.srr(727);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/727||uP_if.vhd(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/633
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_1_reg is not in sensitivity list.||m2s010_som.srr(728);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/728||uP_if.vhd(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/631
Implementation;Synthesis|| CG290 ||@W:Referenced variable status_reg is not in sensitivity list.||m2s010_som.srr(729);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/729||uP_if.vhd(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/605
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_6_reg is not in sensitivity list.||m2s010_som.srr(730);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/730||uP_if.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/629
Implementation;Synthesis|| CG290 ||@W:Referenced variable control_reg is not in sensitivity list.||m2s010_som.srr(731);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/731||uP_if.vhd(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/599
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_5_reg is not in sensitivity list.||m2s010_som.srr(732);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/732||uP_if.vhd(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/627
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_4_reg is not in sensitivity list.||m2s010_som.srr(733);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/733||uP_if.vhd(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/625
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_3_reg is not in sensitivity list.||m2s010_som.srr(734);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/734||uP_if.vhd(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/623
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_6_reg is not in sensitivity list.||m2s010_som.srr(735);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/735||uP_if.vhd(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/653
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_2_reg is not in sensitivity list.||m2s010_som.srr(736);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/736||uP_if.vhd(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/621
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_5_reg is not in sensitivity list.||m2s010_som.srr(737);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/737||uP_if.vhd(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/651
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_1_reg is not in sensitivity list.||m2s010_som.srr(738);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/738||uP_if.vhd(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/619
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_4_reg is not in sensitivity list.||m2s010_som.srr(739);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/739||uP_if.vhd(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/649
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_6_reg is not in sensitivity list.||m2s010_som.srr(740);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/740||uP_if.vhd(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/617
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_3_reg is not in sensitivity list.||m2s010_som.srr(741);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/741||uP_if.vhd(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/647
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_5_reg is not in sensitivity list.||m2s010_som.srr(742);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/742||uP_if.vhd(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/615
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_2_reg is not in sensitivity list.||m2s010_som.srr(743);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/743||uP_if.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/645
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_4_reg is not in sensitivity list.||m2s010_som.srr(744);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/744||uP_if.vhd(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/613
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_1_reg is not in sensitivity list.||m2s010_som.srr(745);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/745||uP_if.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/643
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_3_reg is not in sensitivity list.||m2s010_som.srr(746);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/746||uP_if.vhd(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/611
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_6_reg is not in sensitivity list.||m2s010_som.srr(747);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/747||uP_if.vhd(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/641
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_2_reg is not in sensitivity list.||m2s010_som.srr(748);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/748||uP_if.vhd(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/609
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_5_reg is not in sensitivity list.||m2s010_som.srr(749);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/749||uP_if.vhd(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/639
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_1_reg is not in sensitivity list.||m2s010_som.srr(750);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/750||uP_if.vhd(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/607
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_4_reg is not in sensitivity list.||m2s010_som.srr(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/751||uP_if.vhd(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/637
Implementation;Synthesis|| CG290 ||@W:Referenced variable int_reg is not in sensitivity list.||m2s010_som.srr(752);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/752||uP_if.vhd(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/601
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_int_mask_reg is not in sensitivity list.||m2s010_som.srr(753);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/753||uP_if.vhd(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/603
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_3_reg is not in sensitivity list.||m2s010_som.srr(754);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/754||uP_if.vhd(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/635
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(769);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/769||uP_if.vhd(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/587
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(772);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/772||Debounce.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\Debounce.vhd'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable debounce_in is not in sensitivity list.||m2s010_som.srr(773);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/773||Debounce.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\Debounce.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal iData_FAIL is floating; a simulation mismatch is possible.||m2s010_som.srr(777);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/777||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of id_res(3 downto 0) is unused ||m2s010_som.srr(834);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/834||CommsFPGA_top.vhd(94);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CommsFPGA_top.vhd'/linenumber/94
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(889);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/889||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(890);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/890||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(891);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/891||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(892);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/892||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL158 ||@W:Inout GPIO_1_BIDI is unused||m2s010_som.srr(969);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/969||m2s010_som.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som\m2s010_som.vhd'/linenumber/88
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1040);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1040||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1041);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1041||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1058);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1058||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1059);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1059||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1060);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1060||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1061);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1061||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1062);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1062||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1063);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1063||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1064);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1064||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1065);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1065||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1066);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1066||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1067);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1067||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1068);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1068||readfifo_write_sm.vhd(143);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\readfifo_write_sm.vhd'/linenumber/143
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1069);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1069||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1070);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1070||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1071);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1071||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1072);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1072||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1073);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1073||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 8 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||m2s010_som.srr(1144);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1144||up_if.vhd(587);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\up_if.vhd'/linenumber/587
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 845 sequential elements including CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.L31\.U_corefifo_async.Rd_corefifo_doubleSync.sync_out_xhdl1[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1145||corefifo_doublesync.vhd(84);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_doublesync.vhd'/linenumber/84
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 4 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1146);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1146||manchesencoder.vhd(157);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\manchesencoder.vhd'/linenumber/157
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 253 sequential elements including CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr_0[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1147);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1147||debounce.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\debounce.vhd'/linenumber/49
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 793 sequential elements including m2s010_som_sb_0.CORERESETP_0.sm0_state[0:6]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1148||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 109 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1149||coreconfigp.vhd(517);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/517
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1150||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1151);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1151||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1152);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1152||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 497 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync.dout[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1153);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1153||syn_dics.v(4369);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/4369
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 8 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1154);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1154||syn_dics.v(344);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/344
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 17 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1155);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1155||syn_dics.v(4777);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/4777
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1156);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1156||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1275);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1275||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1276);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1276||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1277);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1277||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1278||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1279);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1279||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1280);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1280||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1281);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1281||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1282);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1282||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1283);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1283||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1284||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| BN401 ||@W:Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'||m2s010_som.srr(1313);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1313||syn_dics.v(212);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/212
Implementation;Synthesis|| MO160 ||@W:Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1350);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1350||coreconfigp.vhd(341);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/341
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1351);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1351||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1352);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1352||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1353);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1353||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1354);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1354||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1355);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1355||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1356);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1356||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1357);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1357||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1358);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1358||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1359);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1359||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1360);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1360||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1361);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1361||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1362);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1362||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1363);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1363||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1381);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1381||interrupts.vhd(312);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\interrupts.vhd'/linenumber/312
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.int_data[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1437);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1437||syn_dics.v(4341);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/4341
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.dout[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1438);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1438||syn_dics.v(4369);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/4369
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[45] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1439);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1439||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[46] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1440);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1440||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[47] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1441);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1441||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[48] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1442);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1442||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[49] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1443||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[50] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1444||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW[44:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||m2s010_som.srr(1446);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1446||syn_dics.v(2649);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2649
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[51] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1449);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1449||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[50] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1450);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1450||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[49] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1451);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1451||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[48] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1452||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[47] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1453||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[46] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1454);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1454||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MT246 ||@W:Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(1650);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1650||m2s010_som_sb_fabosc_0_osc.vhd(66);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd'/linenumber/66
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(1651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1651||m2s010_som_sb_ccc_0_fccc.vhd(106);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd'/linenumber/106
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"||m2s010_som.srr(1653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1653||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"||m2s010_som.srr(1654);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1654||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.identify_clk_int"||m2s010_som.srr(1656);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1656||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX"||m2s010_som.srr(1657);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1657||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF"||m2s010_som.srr(1658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1658||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"||m2s010_som.srr(1659);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1659||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"||m2s010_som.srr(1660);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1660||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"||m2s010_som.srr(1661);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1661||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"||m2s010_som.srr(1662);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1662||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CAM_SPI_1_CLK.Y[0]"||m2s010_som.srr(1663);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1663||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"||m2s010_som.srr(1664);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1664||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"||m2s010_som.srr(1665);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1665||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||m2s010_som.srr(1679);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1679||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||m2s010_som.srr(1681);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1681||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||m2s010_som.srr(1709);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1709||null;null
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(261);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/261||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/262||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/263||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/264||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/266||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(267);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/267||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(268);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/268||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(269);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/269||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(270);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/270||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(271);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/271||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(272);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/272||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(273);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/273||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(274);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/274||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(275);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/275||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(276);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/276||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(277);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/277||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/278||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(279);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/279||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(280);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/280||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(282);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/282||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(283);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/283||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/284||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(285);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/285||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(286);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/286||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(287);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/287||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(288);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/288||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(289);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/289||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(290);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/290||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(291);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/291||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(292);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/292||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(293);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/293||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(294);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/294||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(295);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/295||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/296||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/297||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(298);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/298||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(299);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/299||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(300);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/300||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(301);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/301||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(302);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/302||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(322);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/322||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(323);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/323||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD638 ||@W:Signal idata_fail is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(329);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/329||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(334);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/334||ReadFIFO_Write_SM.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/141
Implementation;Synthesis|| CG290 ||@W:Referenced variable tx_col_detect_en is not in sensitivity list.||m2s010_som.srr(335);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/335||ReadFIFO_Write_SM.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/145
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(338);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/338||ReadFIFO_Write_SM.vhd(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/260
Implementation;Synthesis|| CG290 ||@W:Referenced variable sm_advance is not in sensitivity list.||m2s010_som.srr(339);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/339||ReadFIFO_Write_SM.vhd(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/266
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal lfsr_q[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(355);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/355||CRC16_Generator.vhd(79);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CRC16_Generator.vhd'/linenumber/79
Implementation;Synthesis|| CL169 ||@W:Pruning unused register First_time_reg_1. Make sure that there are no unused intermediate registers.||m2s010_som.srr(357);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/357||ReadFIFO_Write_SM.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/170
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal bit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(358);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/358||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iRX_FIFO_wr_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(359);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/359||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal hold_collision; possible missing assignment in an if or case statement.||m2s010_som.srr(360);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/360||ReadFIFO_Write_SM.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/143
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d3[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(361);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/361||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d2[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(362);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/362||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d1[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(363);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/363||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advancebit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(364);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/364||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advance_i. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(365);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/365||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_crc_data_store[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(366);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/366||ReadFIFO_Write_SM.vhd(242);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/242
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(367);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/367||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of rx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(368);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/368||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_Empty_s_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(375);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/375||AFE_RX_SM.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\AFE_RX_SM.vhd'/linenumber/91
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(377);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/377||ManchesDecoder_Adapter.vhd(206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/206
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(378);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/378||ManchesDecoder_Adapter.vhd(210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/210
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/379||ManchesDecoder_Adapter.vhd(223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/223
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(380);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/380||ManchesDecoder_Adapter.vhd(227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/227
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(381);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/381||ManchesDecoder_Adapter.vhd(235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/235
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(382);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/382||ManchesDecoder_Adapter.vhd(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/239
Implementation;Synthesis|| CD638 ||@W:Signal idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(383);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/383||ManchesDecoder_Adapter.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/75
Implementation;Synthesis|| CL169 ||@W:Pruning unused register manches_Transition_d_3(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/388||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 3 of decoder_Transition_d_4(3 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(389);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/389||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of decoder_ShiftReg_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/390||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of manches_ShiftReg_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/391||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal s2p_data[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/392||ManchesDecoder_Adapter.vhd(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/264
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal irx_center_sample. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/393||ManchesDecoder_Adapter.vhd(237);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/237
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal isampler_clk1x_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/394||ManchesDecoder_Adapter.vhd(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/225
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal clkdiv[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/395||ManchesDecoder_Adapter.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/208
Implementation;Synthesis|| CD638 ||@W:Signal man_data is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(398);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/398||ManchesEncoder.vhd(78);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesEncoder.vhd'/linenumber/78
Implementation;Synthesis|| CD638 ||@W:Signal tx_idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(407);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/407||TX_SM.vhd(95);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/95
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal txen_early_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(409);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/409||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_length[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/410||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_byte_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(411);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/411||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PostAmble_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(412);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/412||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PreAmble_cntr[6:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/413||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_preamble_pat_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(414);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/414||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_complt. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(415);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/415||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_gen. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(416);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/416||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte2_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(417);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/417||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte1_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(418);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/418||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to iTX_PostAmble are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(419);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/419||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_FIFO_rd_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/420||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_Enable. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/421||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_STATE[0:8]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/422||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_PreAmble. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/423||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_DataEn. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(424);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/424||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_idle_line_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/425||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal start_tx_FIFO_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/426||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(427);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/427||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of tx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/428||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/430||TX_Collision_Detector.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/177
Implementation;Synthesis|| CG290 ||@W:Referenced variable rx_crc_byte_en is not in sensitivity list.||m2s010_som.srr(431);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/431||TX_Collision_Detector.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/184
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_syncCompare_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(433);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/433||TX_Collision_Detector.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/165
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_DIN_d1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/434||TX_Collision_Detector.vhd(150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/150
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_sync2RX_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/435||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(436);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/436||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d1_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(437);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/437||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to TX_collision_detect are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(438);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/438||TX_Collision_Detector.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/180
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_wr_en_d(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(439);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/439||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 2 of TX_PreAmble_d_3(2 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(441);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/441||ManchesEncoder.vhd(157);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesEncoder.vhd'/linenumber/157
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_af is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(446);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/446||FIFOs.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\FIFOs.vhd'/linenumber/91
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_ae is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/447||FIFOs.vhd(92);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\FIFOs.vhd'/linenumber/92
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(450);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/450||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(451);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/451||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/452||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/453||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(454);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/454||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(455);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/455||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/456||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/457||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/458||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/459||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/460||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/461||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/462||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/463||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/464||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/465||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/466||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/467||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/468||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(469);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/469||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/470||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/471||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/472||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/473||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/474||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/475||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/482||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/483||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/484||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/485||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/487||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/490||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/491||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(492);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/492||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(493);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/493||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/495||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(496);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/496||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/501||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/502||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/503||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/504||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(13 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/505||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(13 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/506||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(507);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/507||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(508);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/508||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(509);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/509||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(510);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/510||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(511);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/511||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(13 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/512||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/513||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(514);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/514||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(515);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/515||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(516);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/516||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/517||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/518||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(519);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/519||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(520);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/520||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(521);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/521||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(522);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/522||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(523);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/523||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/524||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/525||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/526||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/527||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(528);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/528||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(529);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/529||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/530||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/531||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/532||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/533||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(534);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/534||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(535);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/535||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(536);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/536||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(537);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/537||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(538);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/538||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(539);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/539||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(540);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/540||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(541);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/541||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(542);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/542||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(543);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/543||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(544);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/544||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(546);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/546||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(547);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/547||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(548);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/548||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(549);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/549||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(550);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/550||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(551);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/551||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(552);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/552||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(553);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/553||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(554);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/554||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(555);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/555||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(556);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/556||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(557);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/557||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(558);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/558||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(559);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/559||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(560);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/560||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(561);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/561||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(562);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/562||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(563);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/563||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(564);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/564||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(565);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/565||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(566);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/566||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(567);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/567||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/568||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(569);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/569||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(570);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/570||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(574);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/574||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(575);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/575||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(576);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/576||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(577);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/577||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(578);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/578||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(579);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/579||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(580);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/580||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(581);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/581||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/582||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(583);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/583||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/584||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(585);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/585||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(586);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/586||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/587||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(588);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/588||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(589);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/589||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(590);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/590||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(591);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/591||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(592);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/592||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(593);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/593||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(594);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/594||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/595||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(596);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/596||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(597);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/597||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(598);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/598||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/599||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(604);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/604||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/605||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(606);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/606||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/607||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/609||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(612);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/612||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/613||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(614);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/614||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/615||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/617||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(618);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/618||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/623||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(624);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/624||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/625||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(626);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/626||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/627||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(628);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/628||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/629||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(630);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/630||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/631||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(632);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/632||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/633||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(634);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/634||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/635||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(636);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/636||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/637||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(638);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/638||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/639||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(640);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/640||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/641||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/642||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/643||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(644);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/644||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/645||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(646);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/646||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/647||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(648);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/648||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/649||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(650);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/650||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/651||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(652);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/652||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/653||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(654);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/654||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(655);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/655||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(656);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/656||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(657);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/657||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/658||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(659);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/659||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(660);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/660||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(661);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/661||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(662);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/662||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(664);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/664||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(665);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/665||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(666);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/666||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(667);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/667||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(668);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/668||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(669);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/669||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(670);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/670||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(671);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/671||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(672);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/672||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/673||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(674);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/674||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(675);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/675||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(676);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/676||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(677);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/677||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(678);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/678||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(679);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/679||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(680);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/680||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(681);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/681||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(682);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/682||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(683);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/683||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(684);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/684||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(685);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/685||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(686);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/686||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(687);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/687||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(688);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/688||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register packet_available_clear_reg_3(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(691);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/691||FIFOs.vhd(254);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\FIFOs.vhd'/linenumber/254
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(726);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/726||uP_if.vhd(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/584
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_2_reg is not in sensitivity list.||m2s010_som.srr(727);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/727||uP_if.vhd(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/633
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_1_reg is not in sensitivity list.||m2s010_som.srr(728);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/728||uP_if.vhd(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/631
Implementation;Synthesis|| CG290 ||@W:Referenced variable status_reg is not in sensitivity list.||m2s010_som.srr(729);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/729||uP_if.vhd(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/605
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_6_reg is not in sensitivity list.||m2s010_som.srr(730);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/730||uP_if.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/629
Implementation;Synthesis|| CG290 ||@W:Referenced variable control_reg is not in sensitivity list.||m2s010_som.srr(731);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/731||uP_if.vhd(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/599
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_5_reg is not in sensitivity list.||m2s010_som.srr(732);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/732||uP_if.vhd(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/627
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_4_reg is not in sensitivity list.||m2s010_som.srr(733);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/733||uP_if.vhd(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/625
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_3_reg is not in sensitivity list.||m2s010_som.srr(734);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/734||uP_if.vhd(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/623
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_6_reg is not in sensitivity list.||m2s010_som.srr(735);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/735||uP_if.vhd(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/653
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_2_reg is not in sensitivity list.||m2s010_som.srr(736);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/736||uP_if.vhd(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/621
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_5_reg is not in sensitivity list.||m2s010_som.srr(737);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/737||uP_if.vhd(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/651
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_1_reg is not in sensitivity list.||m2s010_som.srr(738);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/738||uP_if.vhd(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/619
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_4_reg is not in sensitivity list.||m2s010_som.srr(739);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/739||uP_if.vhd(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/649
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_6_reg is not in sensitivity list.||m2s010_som.srr(740);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/740||uP_if.vhd(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/617
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_3_reg is not in sensitivity list.||m2s010_som.srr(741);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/741||uP_if.vhd(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/647
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_5_reg is not in sensitivity list.||m2s010_som.srr(742);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/742||uP_if.vhd(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/615
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_2_reg is not in sensitivity list.||m2s010_som.srr(743);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/743||uP_if.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/645
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_4_reg is not in sensitivity list.||m2s010_som.srr(744);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/744||uP_if.vhd(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/613
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_1_reg is not in sensitivity list.||m2s010_som.srr(745);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/745||uP_if.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/643
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_3_reg is not in sensitivity list.||m2s010_som.srr(746);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/746||uP_if.vhd(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/611
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_6_reg is not in sensitivity list.||m2s010_som.srr(747);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/747||uP_if.vhd(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/641
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_2_reg is not in sensitivity list.||m2s010_som.srr(748);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/748||uP_if.vhd(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/609
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_5_reg is not in sensitivity list.||m2s010_som.srr(749);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/749||uP_if.vhd(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/639
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_1_reg is not in sensitivity list.||m2s010_som.srr(750);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/750||uP_if.vhd(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/607
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_4_reg is not in sensitivity list.||m2s010_som.srr(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/751||uP_if.vhd(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/637
Implementation;Synthesis|| CG290 ||@W:Referenced variable int_reg is not in sensitivity list.||m2s010_som.srr(752);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/752||uP_if.vhd(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/601
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_int_mask_reg is not in sensitivity list.||m2s010_som.srr(753);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/753||uP_if.vhd(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/603
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_3_reg is not in sensitivity list.||m2s010_som.srr(754);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/754||uP_if.vhd(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/635
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(769);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/769||uP_if.vhd(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/587
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(772);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/772||Debounce.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\Debounce.vhd'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable debounce_in is not in sensitivity list.||m2s010_som.srr(773);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/773||Debounce.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\Debounce.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal iData_FAIL is floating; a simulation mismatch is possible.||m2s010_som.srr(777);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/777||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of id_res(3 downto 0) is unused ||m2s010_som.srr(834);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/834||CommsFPGA_top.vhd(94);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CommsFPGA_top.vhd'/linenumber/94
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(889);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/889||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(890);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/890||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(891);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/891||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(892);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/892||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL158 ||@W:Inout GPIO_1_BIDI is unused||m2s010_som.srr(969);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/969||m2s010_som.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som\m2s010_som.vhd'/linenumber/88
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1040);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1040||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1041);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1041||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1058);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1058||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1059);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1059||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1060);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1060||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1061);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1061||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1062);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1062||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1063);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1063||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1064);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1064||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1065);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1065||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1066);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1066||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1067);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1067||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1068);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1068||readfifo_write_sm.vhd(143);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\readfifo_write_sm.vhd'/linenumber/143
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1069);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1069||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1070);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1070||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1071);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1071||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1072);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1072||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1073);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1073||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 8 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||m2s010_som.srr(1144);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1144||up_if.vhd(587);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\up_if.vhd'/linenumber/587
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 855 sequential elements including CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.L31\.U_corefifo_async.Rd_corefifo_doubleSync.sync_out_xhdl1[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1145||corefifo_doublesync.vhd(84);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_doublesync.vhd'/linenumber/84
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 4 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1146);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1146||manchesencoder.vhd(157);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\manchesencoder.vhd'/linenumber/157
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 253 sequential elements including CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr_0[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1147);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1147||debounce.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\debounce.vhd'/linenumber/49
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 793 sequential elements including m2s010_som_sb_0.CORERESETP_0.sm0_state[0:6]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1148||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 109 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1149||coreconfigp.vhd(517);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/517
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1150||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1151);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1151||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1152);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1152||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 511 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync.dout[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1153);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1153||syn_dics.v(4369);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/4369
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 8 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1154);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1154||syn_dics.v(344);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/344
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 19 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1155);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1155||syn_dics.v(4777);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/4777
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1156);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1156||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1275);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1275||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1276);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1276||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1277);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1277||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1278||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1279);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1279||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1280);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1280||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1281);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1281||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1282);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1282||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1283);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1283||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1284||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| BN401 ||@W:Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'||m2s010_som.srr(1313);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1313||syn_dics.v(212);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/212
Implementation;Synthesis|| MO160 ||@W:Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1350);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1350||coreconfigp.vhd(341);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/341
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1351);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1351||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1352);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1352||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1353);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1353||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1354);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1354||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1355);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1355||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1356);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1356||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1357);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1357||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1358);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1358||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1359);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1359||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1360);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1360||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1361);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1361||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1362);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1362||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1363);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1363||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1381);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1381||interrupts.vhd(312);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\interrupts.vhd'/linenumber/312
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.int_data[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1437);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1437||syn_dics.v(4341);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/4341
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.dout[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1438);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1438||syn_dics.v(4369);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/4369
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[45] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1439);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1439||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[46] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1440);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1440||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[47] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1441);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1441||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[48] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1442);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1442||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[49] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1443||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[50] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1444||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW[44:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||m2s010_som.srr(1446);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1446||syn_dics.v(2649);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2649
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[51] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1449);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1449||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[50] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1450);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1450||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[49] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1451);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1451||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[48] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1452||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[47] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1453||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[46] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1454);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1454||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MT246 ||@W:Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(1651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1651||m2s010_som_sb_fabosc_0_osc.vhd(66);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd'/linenumber/66
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(1652);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1652||m2s010_som_sb_ccc_0_fccc.vhd(106);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd'/linenumber/106
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"||m2s010_som.srr(1654);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1654||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"||m2s010_som.srr(1655);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1655||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.identify_clk_int"||m2s010_som.srr(1657);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1657||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX"||m2s010_som.srr(1658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1658||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF"||m2s010_som.srr(1659);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1659||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"||m2s010_som.srr(1660);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1660||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"||m2s010_som.srr(1661);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1661||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"||m2s010_som.srr(1662);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1662||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"||m2s010_som.srr(1663);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1663||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CAM_SPI_1_CLK.Y[0]"||m2s010_som.srr(1664);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1664||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"||m2s010_som.srr(1665);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1665||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"||m2s010_som.srr(1666);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1666||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||m2s010_som.srr(1680);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1680||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||m2s010_som.srr(1682);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1682||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||m2s010_som.srr(1710);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1710||null;null
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(261);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/261||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/262||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/263||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/264||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/266||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(267);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/267||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(268);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/268||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(269);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/269||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(270);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/270||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(271);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/271||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(272);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/272||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(273);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/273||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(274);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/274||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(275);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/275||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(276);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/276||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(277);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/277||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/278||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(279);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/279||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(280);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/280||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(282);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/282||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(283);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/283||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/284||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(285);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/285||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(286);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/286||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(287);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/287||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(288);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/288||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(289);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/289||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(290);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/290||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(291);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/291||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(292);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/292||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(293);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/293||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(294);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/294||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(295);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/295||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/296||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/297||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(298);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/298||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(299);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/299||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(300);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/300||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(301);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/301||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(302);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/302||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(322);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/322||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(323);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/323||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD638 ||@W:Signal idata_fail is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(329);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/329||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(334);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/334||ReadFIFO_Write_SM.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/141
Implementation;Synthesis|| CG290 ||@W:Referenced variable tx_col_detect_en is not in sensitivity list.||m2s010_som.srr(335);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/335||ReadFIFO_Write_SM.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/145
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(338);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/338||ReadFIFO_Write_SM.vhd(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/260
Implementation;Synthesis|| CG290 ||@W:Referenced variable sm_advance is not in sensitivity list.||m2s010_som.srr(339);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/339||ReadFIFO_Write_SM.vhd(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/266
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal lfsr_q[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(355);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/355||CRC16_Generator.vhd(79);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CRC16_Generator.vhd'/linenumber/79
Implementation;Synthesis|| CL169 ||@W:Pruning unused register First_time_reg_1. Make sure that there are no unused intermediate registers.||m2s010_som.srr(357);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/357||ReadFIFO_Write_SM.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/170
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal bit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(358);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/358||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iRX_FIFO_wr_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(359);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/359||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal hold_collision; possible missing assignment in an if or case statement.||m2s010_som.srr(360);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/360||ReadFIFO_Write_SM.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/143
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d3[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(361);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/361||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d2[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(362);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/362||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d1[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(363);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/363||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advancebit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(364);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/364||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advance_i. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(365);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/365||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_crc_data_store[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(366);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/366||ReadFIFO_Write_SM.vhd(242);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/242
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(367);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/367||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of rx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(368);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/368||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_Empty_s_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(375);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/375||AFE_RX_SM.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\AFE_RX_SM.vhd'/linenumber/91
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(377);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/377||ManchesDecoder_Adapter.vhd(206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/206
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(378);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/378||ManchesDecoder_Adapter.vhd(210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/210
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/379||ManchesDecoder_Adapter.vhd(223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/223
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(380);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/380||ManchesDecoder_Adapter.vhd(227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/227
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(381);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/381||ManchesDecoder_Adapter.vhd(235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/235
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(382);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/382||ManchesDecoder_Adapter.vhd(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/239
Implementation;Synthesis|| CD638 ||@W:Signal idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(383);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/383||ManchesDecoder_Adapter.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/75
Implementation;Synthesis|| CL169 ||@W:Pruning unused register manches_Transition_d_3(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/388||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 3 of decoder_Transition_d_4(3 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(389);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/389||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of decoder_ShiftReg_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/390||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of manches_ShiftReg_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/391||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal s2p_data[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/392||ManchesDecoder_Adapter.vhd(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/264
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal irx_center_sample. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/393||ManchesDecoder_Adapter.vhd(237);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/237
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal isampler_clk1x_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/394||ManchesDecoder_Adapter.vhd(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/225
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal clkdiv[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/395||ManchesDecoder_Adapter.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/208
Implementation;Synthesis|| CD638 ||@W:Signal man_data is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(398);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/398||ManchesEncoder.vhd(78);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesEncoder.vhd'/linenumber/78
Implementation;Synthesis|| CD638 ||@W:Signal tx_idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(407);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/407||TX_SM.vhd(95);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/95
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal txen_early_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(409);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/409||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_length[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/410||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_byte_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(411);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/411||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PostAmble_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(412);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/412||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PreAmble_cntr[6:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/413||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_preamble_pat_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(414);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/414||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_complt. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(415);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/415||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_gen. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(416);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/416||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte2_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(417);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/417||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte1_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(418);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/418||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to iTX_PostAmble are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(419);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/419||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_FIFO_rd_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/420||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_Enable. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/421||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_STATE[0:8]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/422||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_PreAmble. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/423||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_DataEn. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(424);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/424||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_idle_line_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/425||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal start_tx_FIFO_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/426||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(427);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/427||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of tx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/428||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/430||TX_Collision_Detector.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/177
Implementation;Synthesis|| CG290 ||@W:Referenced variable rx_crc_byte_en is not in sensitivity list.||m2s010_som.srr(431);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/431||TX_Collision_Detector.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/184
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_syncCompare_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(433);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/433||TX_Collision_Detector.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/165
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_DIN_d1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/434||TX_Collision_Detector.vhd(150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/150
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_sync2RX_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/435||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(436);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/436||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d1_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(437);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/437||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to TX_collision_detect are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(438);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/438||TX_Collision_Detector.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/180
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_wr_en_d(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(439);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/439||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 2 of TX_PreAmble_d_3(2 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(441);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/441||ManchesEncoder.vhd(157);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesEncoder.vhd'/linenumber/157
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_af is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(446);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/446||FIFOs.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\FIFOs.vhd'/linenumber/91
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_ae is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/447||FIFOs.vhd(92);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\FIFOs.vhd'/linenumber/92
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(450);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/450||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(451);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/451||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/452||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/453||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(454);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/454||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(455);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/455||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/456||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/457||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/458||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/459||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/460||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/461||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/462||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/463||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/464||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/465||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/466||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/467||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/468||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(469);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/469||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/470||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/471||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/472||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/473||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/474||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/475||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/482||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/483||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/484||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/485||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/487||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/490||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/491||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(492);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/492||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(493);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/493||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/495||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(496);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/496||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/501||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/502||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/503||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/504||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(13 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/505||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(13 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/506||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(507);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/507||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(508);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/508||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(509);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/509||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(510);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/510||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(511);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/511||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(13 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/512||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/513||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(514);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/514||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(515);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/515||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(516);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/516||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/517||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/518||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(519);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/519||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(520);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/520||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(521);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/521||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(522);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/522||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(523);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/523||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/524||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/525||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/526||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/527||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(528);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/528||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(529);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/529||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/530||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/531||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/532||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/533||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(534);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/534||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(535);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/535||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(536);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/536||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(537);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/537||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(538);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/538||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(539);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/539||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(540);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/540||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(541);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/541||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(542);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/542||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(543);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/543||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(544);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/544||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(546);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/546||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(547);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/547||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(548);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/548||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(549);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/549||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(550);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/550||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(551);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/551||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(552);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/552||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(553);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/553||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(554);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/554||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(555);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/555||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(556);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/556||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(557);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/557||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(558);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/558||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(559);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/559||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(560);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/560||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(561);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/561||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(562);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/562||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(563);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/563||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(564);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/564||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(565);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/565||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(566);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/566||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(567);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/567||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/568||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(569);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/569||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(570);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/570||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(574);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/574||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(575);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/575||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(576);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/576||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(577);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/577||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(578);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/578||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(579);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/579||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(580);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/580||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(581);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/581||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/582||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(583);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/583||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/584||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(585);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/585||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(586);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/586||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/587||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(588);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/588||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(589);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/589||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(590);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/590||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(591);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/591||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(592);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/592||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(593);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/593||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(594);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/594||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/595||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(596);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/596||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(597);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/597||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(598);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/598||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/599||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(604);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/604||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/605||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(606);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/606||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/607||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/609||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(612);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/612||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/613||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(614);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/614||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/615||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/617||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(618);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/618||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/623||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(624);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/624||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/625||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(626);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/626||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/627||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(628);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/628||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/629||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(630);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/630||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/631||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(632);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/632||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/633||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(634);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/634||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/635||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(636);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/636||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/637||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(638);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/638||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/639||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(640);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/640||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/641||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/642||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/643||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(644);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/644||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/645||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(646);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/646||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/647||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(648);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/648||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/649||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(650);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/650||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/651||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(652);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/652||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/653||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(654);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/654||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(655);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/655||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(656);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/656||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(657);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/657||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/658||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(659);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/659||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(660);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/660||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(661);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/661||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(662);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/662||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(664);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/664||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(665);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/665||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(666);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/666||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(667);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/667||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(668);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/668||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(669);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/669||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(670);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/670||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(671);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/671||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(672);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/672||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/673||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(674);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/674||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(675);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/675||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(676);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/676||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(677);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/677||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(678);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/678||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(679);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/679||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(680);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/680||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(681);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/681||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(682);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/682||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(683);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/683||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(684);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/684||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(685);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/685||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(686);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/686||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(687);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/687||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(688);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/688||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register packet_available_clear_reg_3(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(691);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/691||FIFOs.vhd(254);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\FIFOs.vhd'/linenumber/254
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(726);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/726||uP_if.vhd(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/584
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_2_reg is not in sensitivity list.||m2s010_som.srr(727);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/727||uP_if.vhd(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/633
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_1_reg is not in sensitivity list.||m2s010_som.srr(728);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/728||uP_if.vhd(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/631
Implementation;Synthesis|| CG290 ||@W:Referenced variable status_reg is not in sensitivity list.||m2s010_som.srr(729);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/729||uP_if.vhd(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/605
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_6_reg is not in sensitivity list.||m2s010_som.srr(730);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/730||uP_if.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/629
Implementation;Synthesis|| CG290 ||@W:Referenced variable control_reg is not in sensitivity list.||m2s010_som.srr(731);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/731||uP_if.vhd(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/599
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_5_reg is not in sensitivity list.||m2s010_som.srr(732);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/732||uP_if.vhd(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/627
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_4_reg is not in sensitivity list.||m2s010_som.srr(733);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/733||uP_if.vhd(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/625
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_3_reg is not in sensitivity list.||m2s010_som.srr(734);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/734||uP_if.vhd(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/623
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_6_reg is not in sensitivity list.||m2s010_som.srr(735);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/735||uP_if.vhd(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/653
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_2_reg is not in sensitivity list.||m2s010_som.srr(736);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/736||uP_if.vhd(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/621
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_5_reg is not in sensitivity list.||m2s010_som.srr(737);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/737||uP_if.vhd(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/651
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_1_reg is not in sensitivity list.||m2s010_som.srr(738);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/738||uP_if.vhd(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/619
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_4_reg is not in sensitivity list.||m2s010_som.srr(739);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/739||uP_if.vhd(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/649
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_6_reg is not in sensitivity list.||m2s010_som.srr(740);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/740||uP_if.vhd(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/617
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_3_reg is not in sensitivity list.||m2s010_som.srr(741);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/741||uP_if.vhd(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/647
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_5_reg is not in sensitivity list.||m2s010_som.srr(742);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/742||uP_if.vhd(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/615
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_2_reg is not in sensitivity list.||m2s010_som.srr(743);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/743||uP_if.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/645
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_4_reg is not in sensitivity list.||m2s010_som.srr(744);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/744||uP_if.vhd(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/613
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_1_reg is not in sensitivity list.||m2s010_som.srr(745);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/745||uP_if.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/643
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_3_reg is not in sensitivity list.||m2s010_som.srr(746);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/746||uP_if.vhd(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/611
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_6_reg is not in sensitivity list.||m2s010_som.srr(747);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/747||uP_if.vhd(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/641
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_2_reg is not in sensitivity list.||m2s010_som.srr(748);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/748||uP_if.vhd(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/609
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_5_reg is not in sensitivity list.||m2s010_som.srr(749);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/749||uP_if.vhd(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/639
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_1_reg is not in sensitivity list.||m2s010_som.srr(750);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/750||uP_if.vhd(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/607
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_4_reg is not in sensitivity list.||m2s010_som.srr(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/751||uP_if.vhd(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/637
Implementation;Synthesis|| CG290 ||@W:Referenced variable int_reg is not in sensitivity list.||m2s010_som.srr(752);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/752||uP_if.vhd(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/601
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_int_mask_reg is not in sensitivity list.||m2s010_som.srr(753);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/753||uP_if.vhd(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/603
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_3_reg is not in sensitivity list.||m2s010_som.srr(754);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/754||uP_if.vhd(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/635
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(769);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/769||uP_if.vhd(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/587
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(772);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/772||Debounce.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\Debounce.vhd'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable debounce_in is not in sensitivity list.||m2s010_som.srr(773);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/773||Debounce.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\Debounce.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal iData_FAIL is floating; a simulation mismatch is possible.||m2s010_som.srr(777);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/777||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of id_res(3 downto 0) is unused ||m2s010_som.srr(834);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/834||CommsFPGA_top.vhd(94);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CommsFPGA_top.vhd'/linenumber/94
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(889);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/889||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(890);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/890||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(891);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/891||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(892);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/892||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL158 ||@W:Inout GPIO_1_BIDI is unused||m2s010_som.srr(969);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/969||m2s010_som.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som\m2s010_som.vhd'/linenumber/88
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1040);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1040||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1041);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1041||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1081);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1081||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1082);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1082||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1083);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1083||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1084);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1084||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1085);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1085||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1086);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1086||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1087||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1088);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1088||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1089);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1089||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1090);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1090||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1091);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1091||readfifo_write_sm.vhd(143);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\readfifo_write_sm.vhd'/linenumber/143
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1092);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1092||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1093);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1093||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1094);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1094||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1095);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1095||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1096);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1096||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 8 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||m2s010_som.srr(1166);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1166||up_if.vhd(587);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\up_if.vhd'/linenumber/587
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 1136 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_d[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1167);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1167||interrupts.vhd(122);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\interrupts.vhd'/linenumber/122
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 4 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1168||manchesencoder.vhd(157);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\manchesencoder.vhd'/linenumber/157
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 253 sequential elements including CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr_0[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1169);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1169||debounce.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\debounce.vhd'/linenumber/49
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 794 sequential elements including m2s010_som_sb_0.CORERESETP_0.sm0_state[0:6]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1170||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 109 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1171||coreconfigp.vhd(517);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/517
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1172);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1172||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1173);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1173||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1174||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 925 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync.dout[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1175);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1175||syn_dics.v(4835);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/4835
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 8 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1176||syn_dics.v(344);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/344
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 19 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1177||syn_dics.v(5243);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/5243
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1178);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1178||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1297||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1298);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1298||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1299);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1299||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1300);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1300||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1301);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1301||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1302);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1302||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1303);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1303||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1304);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1304||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1305);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1305||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1306);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1306||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| BN401 ||@W:Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'||m2s010_som.srr(1357);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1357||syn_dics.v(212);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/212
Implementation;Synthesis|| MO160 ||@W:Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1394||coreconfigp.vhd(341);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/341
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1395||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1396);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1396||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1397);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1397||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1398);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1398||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1399);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1399||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1400||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1401||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1402);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1402||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1403);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1403||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1404||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1405||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1406||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1407);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1407||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1419);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1419||interrupts.vhd(312);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\interrupts.vhd'/linenumber/312
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.int_data[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1481||syn_dics.v(4807);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/4807
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.dout[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1482||syn_dics.v(4835);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/4835
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[114] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1483||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[115] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1484||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[116] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1485||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[117] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1486||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[118] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1487||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[119] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1488||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW[113:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||m2s010_som.srr(1490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1490||syn_dics.v(2649);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2649
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[120] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1493);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1493||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[119] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1494);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1494||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[118] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1495||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[117] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1496);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1496||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[116] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1497||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[115] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1498||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MT246 ||@W:Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(1698);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1698||m2s010_som_sb_fabosc_0_osc.vhd(66);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd'/linenumber/66
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(1699);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1699||m2s010_som_sb_ccc_0_fccc.vhd(106);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd'/linenumber/106
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"||m2s010_som.srr(1701);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1701||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"||m2s010_som.srr(1702);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1702||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.identify_clk_int"||m2s010_som.srr(1704);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1704||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX"||m2s010_som.srr(1705);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1705||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF"||m2s010_som.srr(1706);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1706||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"||m2s010_som.srr(1707);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1707||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"||m2s010_som.srr(1708);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1708||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"||m2s010_som.srr(1709);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1709||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"||m2s010_som.srr(1710);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1710||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CAM_SPI_1_CLK.Y[0]"||m2s010_som.srr(1711);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1711||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"||m2s010_som.srr(1712);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1712||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"||m2s010_som.srr(1713);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1713||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||m2s010_som.srr(1727);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1727||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||m2s010_som.srr(1729);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1729||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||m2s010_som.srr(1757);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1757||null;null
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(261);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/261||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/262||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/263||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/264||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/266||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(267);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/267||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(268);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/268||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(269);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/269||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(270);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/270||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(271);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/271||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(272);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/272||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(273);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/273||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(274);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/274||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(275);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/275||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(276);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/276||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(277);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/277||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/278||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(279);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/279||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(280);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/280||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(282);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/282||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(283);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/283||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/284||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(285);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/285||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(286);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/286||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(287);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/287||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(288);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/288||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(289);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/289||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(290);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/290||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(291);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/291||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(292);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/292||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(293);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/293||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(294);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/294||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(295);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/295||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/296||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/297||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(298);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/298||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(299);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/299||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(300);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/300||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(301);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/301||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(302);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/302||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(322);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/322||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(323);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/323||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD638 ||@W:Signal idata_fail is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(329);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/329||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(334);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/334||ReadFIFO_Write_SM.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/141
Implementation;Synthesis|| CG290 ||@W:Referenced variable tx_col_detect_en is not in sensitivity list.||m2s010_som.srr(335);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/335||ReadFIFO_Write_SM.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/145
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(338);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/338||ReadFIFO_Write_SM.vhd(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/260
Implementation;Synthesis|| CG290 ||@W:Referenced variable sm_advance is not in sensitivity list.||m2s010_som.srr(339);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/339||ReadFIFO_Write_SM.vhd(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/266
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal lfsr_q[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(355);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/355||CRC16_Generator.vhd(79);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CRC16_Generator.vhd'/linenumber/79
Implementation;Synthesis|| CL169 ||@W:Pruning unused register First_time_reg_1. Make sure that there are no unused intermediate registers.||m2s010_som.srr(357);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/357||ReadFIFO_Write_SM.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/170
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal bit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(358);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/358||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iRX_FIFO_wr_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(359);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/359||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal hold_collision; possible missing assignment in an if or case statement.||m2s010_som.srr(360);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/360||ReadFIFO_Write_SM.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/143
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d3[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(361);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/361||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d2[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(362);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/362||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d1[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(363);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/363||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advancebit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(364);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/364||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advance_i. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(365);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/365||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_crc_data_store[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(366);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/366||ReadFIFO_Write_SM.vhd(242);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/242
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(367);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/367||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of rx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(368);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/368||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_Empty_s_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(375);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/375||AFE_RX_SM.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\AFE_RX_SM.vhd'/linenumber/91
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(377);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/377||ManchesDecoder_Adapter.vhd(206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/206
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(378);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/378||ManchesDecoder_Adapter.vhd(210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/210
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/379||ManchesDecoder_Adapter.vhd(223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/223
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(380);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/380||ManchesDecoder_Adapter.vhd(227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/227
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(381);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/381||ManchesDecoder_Adapter.vhd(235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/235
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(382);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/382||ManchesDecoder_Adapter.vhd(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/239
Implementation;Synthesis|| CD638 ||@W:Signal idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(383);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/383||ManchesDecoder_Adapter.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/75
Implementation;Synthesis|| CL169 ||@W:Pruning unused register manches_Transition_d_3(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/388||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 3 of decoder_Transition_d_4(3 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(389);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/389||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of decoder_ShiftReg_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/390||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of manches_ShiftReg_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/391||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal s2p_data[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/392||ManchesDecoder_Adapter.vhd(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/264
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal irx_center_sample. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/393||ManchesDecoder_Adapter.vhd(237);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/237
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal isampler_clk1x_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/394||ManchesDecoder_Adapter.vhd(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/225
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal clkdiv[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/395||ManchesDecoder_Adapter.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/208
Implementation;Synthesis|| CD638 ||@W:Signal man_data is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(398);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/398||ManchesEncoder.vhd(78);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesEncoder.vhd'/linenumber/78
Implementation;Synthesis|| CD638 ||@W:Signal tx_idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(407);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/407||TX_SM.vhd(95);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/95
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal txen_early_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(409);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/409||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_length[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/410||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_byte_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(411);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/411||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PostAmble_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(412);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/412||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PreAmble_cntr[6:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/413||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_preamble_pat_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(414);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/414||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_complt. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(415);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/415||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_gen. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(416);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/416||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte2_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(417);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/417||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte1_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(418);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/418||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to iTX_PostAmble are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(419);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/419||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_FIFO_rd_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/420||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_Enable. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/421||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_STATE[0:8]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/422||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_PreAmble. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/423||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_DataEn. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(424);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/424||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_idle_line_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/425||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal start_tx_FIFO_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/426||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(427);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/427||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of tx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/428||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/430||TX_Collision_Detector.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/177
Implementation;Synthesis|| CG290 ||@W:Referenced variable rx_crc_byte_en is not in sensitivity list.||m2s010_som.srr(431);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/431||TX_Collision_Detector.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/184
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_syncCompare_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(433);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/433||TX_Collision_Detector.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/165
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_DIN_d1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/434||TX_Collision_Detector.vhd(150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/150
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_sync2RX_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/435||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(436);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/436||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d1_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(437);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/437||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to TX_collision_detect are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(438);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/438||TX_Collision_Detector.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/180
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_wr_en_d(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(439);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/439||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 2 of TX_PreAmble_d_3(2 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(441);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/441||ManchesEncoder.vhd(157);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesEncoder.vhd'/linenumber/157
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_af is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(446);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/446||FIFOs.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\FIFOs.vhd'/linenumber/91
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_ae is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/447||FIFOs.vhd(92);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\FIFOs.vhd'/linenumber/92
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(450);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/450||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(451);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/451||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/452||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/453||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(454);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/454||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(455);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/455||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/456||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/457||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/458||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/459||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/460||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/461||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/462||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/463||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/464||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/465||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/466||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/467||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/468||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(469);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/469||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/470||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/471||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/472||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/473||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/474||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/475||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/482||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/483||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/484||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/485||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/487||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/490||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/491||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(492);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/492||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(493);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/493||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/495||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(496);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/496||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/501||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/502||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/503||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/504||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(13 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/505||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(13 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/506||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(507);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/507||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(508);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/508||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(509);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/509||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(510);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/510||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(511);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/511||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(13 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/512||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/513||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(514);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/514||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(515);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/515||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(516);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/516||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/517||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/518||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(519);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/519||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(520);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/520||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(521);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/521||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(522);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/522||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(523);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/523||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/524||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/525||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/526||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/527||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(528);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/528||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(529);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/529||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/530||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/531||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/532||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/533||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(534);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/534||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(535);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/535||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(536);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/536||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(537);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/537||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(538);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/538||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(539);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/539||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(540);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/540||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(541);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/541||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(542);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/542||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(543);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/543||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(544);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/544||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(546);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/546||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(547);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/547||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(548);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/548||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(549);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/549||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(550);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/550||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(551);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/551||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(552);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/552||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(553);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/553||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(554);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/554||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(555);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/555||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(556);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/556||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(557);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/557||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(558);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/558||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(559);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/559||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(560);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/560||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(561);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/561||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(562);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/562||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(563);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/563||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(564);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/564||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(565);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/565||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(566);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/566||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(567);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/567||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/568||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(569);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/569||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(570);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/570||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(574);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/574||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(575);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/575||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(576);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/576||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(577);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/577||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(578);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/578||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(579);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/579||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(580);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/580||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(581);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/581||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/582||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(583);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/583||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/584||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(585);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/585||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(586);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/586||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/587||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(588);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/588||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(589);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/589||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(590);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/590||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(591);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/591||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(592);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/592||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(593);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/593||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(594);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/594||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/595||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(596);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/596||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(597);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/597||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(598);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/598||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/599||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(604);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/604||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/605||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(606);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/606||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/607||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/609||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(612);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/612||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/613||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(614);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/614||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/615||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/617||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(618);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/618||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/623||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(624);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/624||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/625||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(626);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/626||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/627||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(628);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/628||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/629||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(630);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/630||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/631||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(632);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/632||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/633||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(634);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/634||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/635||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(636);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/636||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/637||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(638);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/638||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/639||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(640);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/640||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/641||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/642||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/643||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(644);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/644||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/645||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(646);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/646||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/647||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(648);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/648||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/649||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(650);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/650||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/651||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(652);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/652||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/653||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(654);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/654||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(655);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/655||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(656);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/656||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(657);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/657||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/658||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(659);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/659||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(660);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/660||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(661);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/661||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(662);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/662||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(664);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/664||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(665);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/665||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(666);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/666||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(667);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/667||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(668);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/668||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(669);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/669||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(670);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/670||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(671);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/671||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(672);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/672||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/673||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(674);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/674||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(675);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/675||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(676);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/676||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(677);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/677||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(678);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/678||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(679);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/679||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(680);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/680||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(681);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/681||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(682);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/682||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(683);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/683||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(684);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/684||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(685);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/685||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(686);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/686||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(687);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/687||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(688);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/688||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register packet_available_clear_reg_3(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(691);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/691||FIFOs.vhd(254);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\FIFOs.vhd'/linenumber/254
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(726);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/726||uP_if.vhd(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/584
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_2_reg is not in sensitivity list.||m2s010_som.srr(727);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/727||uP_if.vhd(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/633
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_1_reg is not in sensitivity list.||m2s010_som.srr(728);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/728||uP_if.vhd(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/631
Implementation;Synthesis|| CG290 ||@W:Referenced variable status_reg is not in sensitivity list.||m2s010_som.srr(729);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/729||uP_if.vhd(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/605
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_6_reg is not in sensitivity list.||m2s010_som.srr(730);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/730||uP_if.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/629
Implementation;Synthesis|| CG290 ||@W:Referenced variable control_reg is not in sensitivity list.||m2s010_som.srr(731);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/731||uP_if.vhd(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/599
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_5_reg is not in sensitivity list.||m2s010_som.srr(732);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/732||uP_if.vhd(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/627
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_4_reg is not in sensitivity list.||m2s010_som.srr(733);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/733||uP_if.vhd(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/625
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_3_reg is not in sensitivity list.||m2s010_som.srr(734);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/734||uP_if.vhd(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/623
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_6_reg is not in sensitivity list.||m2s010_som.srr(735);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/735||uP_if.vhd(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/653
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_2_reg is not in sensitivity list.||m2s010_som.srr(736);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/736||uP_if.vhd(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/621
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_5_reg is not in sensitivity list.||m2s010_som.srr(737);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/737||uP_if.vhd(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/651
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_1_reg is not in sensitivity list.||m2s010_som.srr(738);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/738||uP_if.vhd(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/619
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_4_reg is not in sensitivity list.||m2s010_som.srr(739);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/739||uP_if.vhd(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/649
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_6_reg is not in sensitivity list.||m2s010_som.srr(740);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/740||uP_if.vhd(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/617
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_3_reg is not in sensitivity list.||m2s010_som.srr(741);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/741||uP_if.vhd(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/647
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_5_reg is not in sensitivity list.||m2s010_som.srr(742);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/742||uP_if.vhd(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/615
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_2_reg is not in sensitivity list.||m2s010_som.srr(743);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/743||uP_if.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/645
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_4_reg is not in sensitivity list.||m2s010_som.srr(744);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/744||uP_if.vhd(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/613
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_1_reg is not in sensitivity list.||m2s010_som.srr(745);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/745||uP_if.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/643
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_3_reg is not in sensitivity list.||m2s010_som.srr(746);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/746||uP_if.vhd(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/611
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_6_reg is not in sensitivity list.||m2s010_som.srr(747);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/747||uP_if.vhd(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/641
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_2_reg is not in sensitivity list.||m2s010_som.srr(748);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/748||uP_if.vhd(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/609
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_5_reg is not in sensitivity list.||m2s010_som.srr(749);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/749||uP_if.vhd(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/639
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_1_reg is not in sensitivity list.||m2s010_som.srr(750);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/750||uP_if.vhd(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/607
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_4_reg is not in sensitivity list.||m2s010_som.srr(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/751||uP_if.vhd(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/637
Implementation;Synthesis|| CG290 ||@W:Referenced variable int_reg is not in sensitivity list.||m2s010_som.srr(752);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/752||uP_if.vhd(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/601
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_int_mask_reg is not in sensitivity list.||m2s010_som.srr(753);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/753||uP_if.vhd(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/603
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_3_reg is not in sensitivity list.||m2s010_som.srr(754);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/754||uP_if.vhd(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/635
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(769);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/769||uP_if.vhd(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/587
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(772);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/772||Debounce.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\Debounce.vhd'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable debounce_in is not in sensitivity list.||m2s010_som.srr(773);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/773||Debounce.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\Debounce.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal iData_FAIL is floating; a simulation mismatch is possible.||m2s010_som.srr(777);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/777||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of id_res(3 downto 0) is unused ||m2s010_som.srr(834);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/834||CommsFPGA_top.vhd(94);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CommsFPGA_top.vhd'/linenumber/94
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(889);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/889||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(890);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/890||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(891);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/891||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(892);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/892||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL158 ||@W:Inout GPIO_1_BIDI is unused||m2s010_som.srr(969);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/969||m2s010_som.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som\m2s010_som.vhd'/linenumber/88
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1040);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1040||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1041);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1041||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1081);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1081||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1082);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1082||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1083);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1083||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1084);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1084||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1085);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1085||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1086);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1086||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1087||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1088);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1088||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1089);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1089||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1090);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1090||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1091);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1091||readfifo_write_sm.vhd(143);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\readfifo_write_sm.vhd'/linenumber/143
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1092);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1092||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1093);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1093||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1094);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1094||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1095);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1095||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1096);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1096||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 8 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||m2s010_som.srr(1166);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1166||up_if.vhd(587);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\up_if.vhd'/linenumber/587
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 1136 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_d[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1167);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1167||interrupts.vhd(122);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\interrupts.vhd'/linenumber/122
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 4 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1168||manchesencoder.vhd(157);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\manchesencoder.vhd'/linenumber/157
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 253 sequential elements including CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr_0[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1169);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1169||debounce.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\debounce.vhd'/linenumber/49
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 794 sequential elements including m2s010_som_sb_0.CORERESETP_0.sm0_state[0:6]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1170||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 109 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1171||coreconfigp.vhd(517);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/517
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1172);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1172||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1173);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1173||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1174||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 925 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync.dout[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1175);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1175||syn_dics.v(4835);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/4835
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 8 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1176||syn_dics.v(344);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/344
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 19 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1177||syn_dics.v(5243);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/5243
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1178);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1178||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1297||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1298);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1298||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1299);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1299||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1300);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1300||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1301);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1301||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1302);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1302||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1303);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1303||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1304);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1304||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1305);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1305||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1306);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1306||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| BN401 ||@W:Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'||m2s010_som.srr(1357);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1357||syn_dics.v(212);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/212
Implementation;Synthesis|| MO160 ||@W:Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1394||coreconfigp.vhd(341);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/341
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1395||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1396);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1396||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1397);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1397||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1398);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1398||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1399);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1399||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1400||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1401||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1402);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1402||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1403);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1403||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1404||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1405||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1406||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1407);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1407||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1419);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1419||interrupts.vhd(312);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\interrupts.vhd'/linenumber/312
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.int_data[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1481||syn_dics.v(4807);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/4807
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.dout[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1482||syn_dics.v(4835);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/4835
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[114] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1483||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[115] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1484||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[116] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1485||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[117] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1486||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[118] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1487||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[119] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1488||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW[113:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||m2s010_som.srr(1490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1490||syn_dics.v(2649);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2649
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[120] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1493);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1493||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[119] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1494);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1494||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[118] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1495||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[117] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1496);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1496||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[116] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1497||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[115] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1498||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MT246 ||@W:Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(1698);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1698||m2s010_som_sb_fabosc_0_osc.vhd(66);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd'/linenumber/66
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(1699);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1699||m2s010_som_sb_ccc_0_fccc.vhd(106);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd'/linenumber/106
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"||m2s010_som.srr(1701);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1701||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"||m2s010_som.srr(1702);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1702||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.identify_clk_int"||m2s010_som.srr(1704);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1704||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX"||m2s010_som.srr(1705);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1705||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF"||m2s010_som.srr(1706);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1706||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"||m2s010_som.srr(1707);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1707||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"||m2s010_som.srr(1708);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1708||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"||m2s010_som.srr(1709);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1709||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"||m2s010_som.srr(1710);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1710||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CAM_SPI_1_CLK.Y[0]"||m2s010_som.srr(1711);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1711||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"||m2s010_som.srr(1712);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1712||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"||m2s010_som.srr(1713);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1713||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||m2s010_som.srr(1727);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1727||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||m2s010_som.srr(1729);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1729||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||m2s010_som.srr(1757);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1757||null;null
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(299);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/299||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(300);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/300||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(301);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/301||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(302);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/302||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(304);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/304||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(305);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/305||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(306);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/306||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/307||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/308||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(309);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/309||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/310||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/311||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(312);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/312||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(313);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/313||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(314);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/314||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(315);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/315||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(316);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/316||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(317);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/317||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(318);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/318||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(320);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/320||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(321);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/321||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(322);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/322||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(323);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/323||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(324);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/324||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(325);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/325||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/326||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(327);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/327||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(328);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/328||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(329);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/329||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(330);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/330||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/331||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(332);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/332||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(333);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/333||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(334);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/334||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(335);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/335||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(336);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/336||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(337);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/337||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(338);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/338||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(339);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/339||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(340);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/340||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(360);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/360||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(361);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/361||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD638 ||@W:Signal idata_fail is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(367);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/367||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(372);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/372||ReadFIFO_Write_SM.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/141
Implementation;Synthesis|| CG290 ||@W:Referenced variable tx_col_detect_en is not in sensitivity list.||m2s010_som.srr(373);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/373||ReadFIFO_Write_SM.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/145
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(376);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/376||ReadFIFO_Write_SM.vhd(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/260
Implementation;Synthesis|| CG290 ||@W:Referenced variable sm_advance is not in sensitivity list.||m2s010_som.srr(377);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/377||ReadFIFO_Write_SM.vhd(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/266
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal lfsr_q[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/393||CRC16_Generator.vhd(79);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CRC16_Generator.vhd'/linenumber/79
Implementation;Synthesis|| CL169 ||@W:Pruning unused register First_time_reg_1. Make sure that there are no unused intermediate registers.||m2s010_som.srr(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/395||ReadFIFO_Write_SM.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/170
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal bit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(396);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/396||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iRX_FIFO_wr_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(397);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/397||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal hold_collision; possible missing assignment in an if or case statement.||m2s010_som.srr(398);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/398||ReadFIFO_Write_SM.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/143
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d3[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(399);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/399||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d2[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/400||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d1[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/401||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advancebit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(402);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/402||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advance_i. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(403);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/403||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_crc_data_store[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/404||ReadFIFO_Write_SM.vhd(242);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/242
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/405||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of rx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/406||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_Empty_s_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/413||AFE_RX_SM.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\AFE_RX_SM.vhd'/linenumber/91
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(415);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/415||ManchesDecoder_Adapter.vhd(206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/206
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(416);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/416||ManchesDecoder_Adapter.vhd(210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/210
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(417);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/417||ManchesDecoder_Adapter.vhd(223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/223
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(418);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/418||ManchesDecoder_Adapter.vhd(227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/227
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(419);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/419||ManchesDecoder_Adapter.vhd(235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/235
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/420||ManchesDecoder_Adapter.vhd(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/239
Implementation;Synthesis|| CD638 ||@W:Signal idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/421||ManchesDecoder_Adapter.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/75
Implementation;Synthesis|| CL169 ||@W:Pruning unused register manches_Transition_d_3(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/426||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 3 of decoder_Transition_d_4(3 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(427);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/427||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of decoder_ShiftReg_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/428||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of manches_ShiftReg_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/429||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal s2p_data[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/430||ManchesDecoder_Adapter.vhd(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/264
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal irx_center_sample. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(431);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/431||ManchesDecoder_Adapter.vhd(237);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/237
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal isampler_clk1x_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(432);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/432||ManchesDecoder_Adapter.vhd(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/225
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal clkdiv[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(433);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/433||ManchesDecoder_Adapter.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/208
Implementation;Synthesis|| CD638 ||@W:Signal man_data is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(436);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/436||ManchesEncoder.vhd(78);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesEncoder.vhd'/linenumber/78
Implementation;Synthesis|| CD638 ||@W:Signal tx_idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/445||TX_SM.vhd(95);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/95
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal txen_early_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/447||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_length[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(448);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/448||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_byte_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(449);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/449||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PostAmble_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(450);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/450||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PreAmble_cntr[6:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(451);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/451||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_preamble_pat_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/452||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_complt. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/453||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_gen. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(454);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/454||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte2_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(455);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/455||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte1_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/456||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to iTX_PostAmble are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/457||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_FIFO_rd_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/458||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_Enable. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/459||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_STATE[0:8]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/460||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_PreAmble. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/461||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_DataEn. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/462||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_idle_line_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/463||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal start_tx_FIFO_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/464||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/465||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of tx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/466||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/468||TX_Collision_Detector.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/177
Implementation;Synthesis|| CG290 ||@W:Referenced variable rx_crc_byte_en is not in sensitivity list.||m2s010_som.srr(469);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/469||TX_Collision_Detector.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/184
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_syncCompare_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/471||TX_Collision_Detector.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/165
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_DIN_d1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/472||TX_Collision_Detector.vhd(150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/150
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_sync2RX_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/473||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/474||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d1_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/475||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to TX_collision_detect are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/476||TX_Collision_Detector.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/180
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_wr_en_d(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/477||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 2 of TX_PreAmble_d_3(2 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/479||ManchesEncoder.vhd(157);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesEncoder.vhd'/linenumber/157
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_af is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/484||FIFOs.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\FIFOs.vhd'/linenumber/91
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_ae is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/485||FIFOs.vhd(92);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\FIFOs.vhd'/linenumber/92
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/488||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/489||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/490||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/491||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(492);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/492||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(493);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/493||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(494);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/494||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/495||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(496);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/496||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/497||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/498||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(499);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/499||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/500||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/501||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/502||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/503||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/504||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/505||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/506||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(507);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/507||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(508);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/508||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(509);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/509||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(510);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/510||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(511);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/511||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/512||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/513||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(520);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/520||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(521);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/521||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(522);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/522||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(523);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/523||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/525||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(528);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/528||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(529);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/529||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/530||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/531||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/533||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(534);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/534||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(539);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/539||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(540);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/540||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(541);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/541||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(542);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/542||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(13 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(543);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/543||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(13 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(544);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/544||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(545);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/545||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(546);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/546||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(547);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/547||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(548);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/548||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(549);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/549||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(13 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(550);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/550||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(551);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/551||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(552);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/552||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(553);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/553||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(554);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/554||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(555);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/555||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(556);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/556||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(557);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/557||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(558);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/558||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(559);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/559||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(560);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/560||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(561);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/561||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(562);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/562||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(563);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/563||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(564);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/564||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(565);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/565||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(566);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/566||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(567);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/567||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/568||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(569);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/569||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(570);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/570||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(571);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/571||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(572);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/572||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(573);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/573||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(574);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/574||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(575);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/575||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(576);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/576||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(577);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/577||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(578);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/578||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(579);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/579||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(580);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/580||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(581);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/581||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/582||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/584||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(585);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/585||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(586);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/586||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/587||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(588);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/588||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(589);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/589||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(590);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/590||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(591);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/591||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(592);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/592||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(593);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/593||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(594);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/594||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/595||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(596);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/596||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(597);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/597||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(598);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/598||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/599||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(600);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/600||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/601||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(602);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/602||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/603||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(604);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/604||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/605||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(606);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/606||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/607||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(608);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/608||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(612);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/612||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/613||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(614);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/614||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/615||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/616||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/617||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(618);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/618||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/619||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(620);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/620||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/621||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(622);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/622||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/623||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(624);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/624||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/625||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(626);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/626||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/627||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(628);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/628||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/629||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(630);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/630||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/631||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(632);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/632||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/633||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(634);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/634||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/635||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(636);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/636||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/637||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/642||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/643||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(644);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/644||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/645||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/647||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(650);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/650||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/651||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(652);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/652||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/653||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(655);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/655||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(656);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/656||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(661);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/661||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(662);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/662||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(663);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/663||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(664);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/664||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(665);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/665||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(666);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/666||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(667);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/667||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(668);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/668||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(669);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/669||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(670);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/670||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(671);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/671||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(672);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/672||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/673||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(674);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/674||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(675);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/675||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(676);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/676||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(677);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/677||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(678);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/678||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(679);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/679||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(680);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/680||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(681);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/681||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(682);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/682||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(683);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/683||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(684);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/684||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(685);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/685||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(686);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/686||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(687);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/687||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(688);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/688||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(689);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/689||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(690);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/690||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(691);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/691||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(692);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/692||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(693);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/693||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(694);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/694||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(695);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/695||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(696);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/696||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(697);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/697||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(698);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/698||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(699);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/699||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(700);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/700||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(702);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/702||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(703);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/703||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(704);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/704||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(705);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/705||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(706);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/706||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(707);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/707||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(708);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/708||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(709);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/709||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(710);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/710||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(711);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/711||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(712);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/712||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(713);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/713||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(714);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/714||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(715);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/715||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(716);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/716||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(717);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/717||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(718);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/718||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(719);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/719||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(720);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/720||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(721);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/721||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(722);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/722||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(723);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/723||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(724);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/724||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(725);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/725||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(726);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/726||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register packet_available_clear_reg_3(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(729);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/729||FIFOs.vhd(254);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\FIFOs.vhd'/linenumber/254
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(764);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/764||uP_if.vhd(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/584
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_2_reg is not in sensitivity list.||m2s010_som.srr(765);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/765||uP_if.vhd(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/633
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_1_reg is not in sensitivity list.||m2s010_som.srr(766);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/766||uP_if.vhd(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/631
Implementation;Synthesis|| CG290 ||@W:Referenced variable status_reg is not in sensitivity list.||m2s010_som.srr(767);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/767||uP_if.vhd(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/605
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_6_reg is not in sensitivity list.||m2s010_som.srr(768);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/768||uP_if.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/629
Implementation;Synthesis|| CG290 ||@W:Referenced variable control_reg is not in sensitivity list.||m2s010_som.srr(769);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/769||uP_if.vhd(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/599
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_5_reg is not in sensitivity list.||m2s010_som.srr(770);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/770||uP_if.vhd(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/627
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_4_reg is not in sensitivity list.||m2s010_som.srr(771);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/771||uP_if.vhd(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/625
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_3_reg is not in sensitivity list.||m2s010_som.srr(772);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/772||uP_if.vhd(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/623
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_6_reg is not in sensitivity list.||m2s010_som.srr(773);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/773||uP_if.vhd(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/653
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_2_reg is not in sensitivity list.||m2s010_som.srr(774);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/774||uP_if.vhd(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/621
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_5_reg is not in sensitivity list.||m2s010_som.srr(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/775||uP_if.vhd(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/651
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_1_reg is not in sensitivity list.||m2s010_som.srr(776);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/776||uP_if.vhd(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/619
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_4_reg is not in sensitivity list.||m2s010_som.srr(777);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/777||uP_if.vhd(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/649
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_6_reg is not in sensitivity list.||m2s010_som.srr(778);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/778||uP_if.vhd(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/617
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_3_reg is not in sensitivity list.||m2s010_som.srr(779);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/779||uP_if.vhd(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/647
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_5_reg is not in sensitivity list.||m2s010_som.srr(780);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/780||uP_if.vhd(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/615
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_2_reg is not in sensitivity list.||m2s010_som.srr(781);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/781||uP_if.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/645
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_4_reg is not in sensitivity list.||m2s010_som.srr(782);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/782||uP_if.vhd(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/613
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_1_reg is not in sensitivity list.||m2s010_som.srr(783);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/783||uP_if.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/643
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_3_reg is not in sensitivity list.||m2s010_som.srr(784);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/784||uP_if.vhd(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/611
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_6_reg is not in sensitivity list.||m2s010_som.srr(785);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/785||uP_if.vhd(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/641
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_2_reg is not in sensitivity list.||m2s010_som.srr(786);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/786||uP_if.vhd(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/609
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_5_reg is not in sensitivity list.||m2s010_som.srr(787);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/787||uP_if.vhd(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/639
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_1_reg is not in sensitivity list.||m2s010_som.srr(788);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/788||uP_if.vhd(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/607
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_4_reg is not in sensitivity list.||m2s010_som.srr(789);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/789||uP_if.vhd(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/637
Implementation;Synthesis|| CG290 ||@W:Referenced variable int_reg is not in sensitivity list.||m2s010_som.srr(790);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/790||uP_if.vhd(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/601
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_int_mask_reg is not in sensitivity list.||m2s010_som.srr(791);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/791||uP_if.vhd(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/603
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_3_reg is not in sensitivity list.||m2s010_som.srr(792);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/792||uP_if.vhd(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/635
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(807);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/807||uP_if.vhd(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/587
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(810);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/810||Debounce.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\Debounce.vhd'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable debounce_in is not in sensitivity list.||m2s010_som.srr(811);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/811||Debounce.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\Debounce.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal iData_FAIL is floating; a simulation mismatch is possible.||m2s010_som.srr(815);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/815||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of id_res(3 downto 0) is unused ||m2s010_som.srr(872);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/872||CommsFPGA_top.vhd(94);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CommsFPGA_top.vhd'/linenumber/94
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(927);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/927||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(928);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/928||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(929);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/929||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(930);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/930||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL158 ||@W:Inout GPIO_1_BIDI is unused||m2s010_som.srr(1007);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1007||m2s010_som.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som\m2s010_som.vhd'/linenumber/88
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1078);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1078||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1079);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1079||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1119);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1119||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1120||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1121);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1121||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1122);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1122||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1123);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1123||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1124);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1124||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1125);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1125||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1126);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1126||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1127);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1127||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1128);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1128||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1129||readfifo_write_sm.vhd(143);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\readfifo_write_sm.vhd'/linenumber/143
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1130);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1130||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1131);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1131||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1132);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1132||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1133||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1134||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 8 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||m2s010_som.srr(1204);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1204||up_if.vhd(587);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\up_if.vhd'/linenumber/587
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 1131 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_d[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1205);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1205||interrupts.vhd(122);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\interrupts.vhd'/linenumber/122
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 4 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1206||manchesencoder.vhd(157);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\manchesencoder.vhd'/linenumber/157
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 253 sequential elements including CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr_0[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1207||debounce.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\debounce.vhd'/linenumber/49
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 794 sequential elements including m2s010_som_sb_0.CORERESETP_0.sm0_state[0:6]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1208||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 109 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1209);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1209||coreconfigp.vhd(517);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/517
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1210||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1211);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1211||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1212);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1212||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 918 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync.dout[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1213);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1213||syn_dics.v(4835);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/4835
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 8 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1214||syn_dics.v(344);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/344
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 18 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1215||syn_dics.v(5243);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/5243
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1216||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1335);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1335||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1336);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1336||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1337);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1337||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1338);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1338||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1339);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1339||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1340);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1340||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1341);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1341||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1342);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1342||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1343);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1343||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1344);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1344||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| BN401 ||@W:Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'||m2s010_som.srr(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1395||syn_dics.v(212);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/212
Implementation;Synthesis|| MO160 ||@W:Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1432);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1432||coreconfigp.vhd(341);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/341
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1433);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1433||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1434||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1435||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1436);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1436||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1437);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1437||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1438);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1438||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1439);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1439||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1440);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1440||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1441);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1441||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1442);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1442||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1443||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1444||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1445||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1457||interrupts.vhd(312);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\interrupts.vhd'/linenumber/312
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.int_data[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1519);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1519||syn_dics.v(4807);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/4807
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.dout[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1520);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1520||syn_dics.v(4835);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/4835
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[114] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1521);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1521||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[115] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1522);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1522||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[116] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1523);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1523||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[117] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1524||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[118] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1525||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[119] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1526||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW[113:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||m2s010_som.srr(1528);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1528||syn_dics.v(2649);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2649
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[120] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1531||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[119] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1532||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[118] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1533||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[117] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1534);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1534||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[116] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1535);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1535||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[115] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1536);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1536||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MT246 ||@W:Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(1736);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1736||m2s010_som_sb_fabosc_0_osc.vhd(66);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd'/linenumber/66
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(1737);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1737||m2s010_som_sb_ccc_0_fccc.vhd(106);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd'/linenumber/106
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"||m2s010_som.srr(1739);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1739||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"||m2s010_som.srr(1740);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1740||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.identify_clk_int"||m2s010_som.srr(1742);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1742||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX"||m2s010_som.srr(1743);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1743||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF"||m2s010_som.srr(1744);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1744||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"||m2s010_som.srr(1745);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1745||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"||m2s010_som.srr(1746);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1746||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"||m2s010_som.srr(1747);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1747||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"||m2s010_som.srr(1748);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1748||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CAM_SPI_1_CLK.Y[0]"||m2s010_som.srr(1749);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1749||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"||m2s010_som.srr(1750);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1750||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"||m2s010_som.srr(1751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1751||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||m2s010_som.srr(1765);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1765||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||m2s010_som.srr(1767);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1767||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||m2s010_som.srr(1795);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1795||null;null
Implementation;Synthesis;RootName:m2s010_som
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(299);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/299||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(300);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/300||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(301);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/301||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(302);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/302||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(304);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/304||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(305);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/305||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(306);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/306||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/307||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/308||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(309);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/309||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/310||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/311||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(312);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/312||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(313);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/313||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(314);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/314||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(315);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/315||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(316);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/316||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(317);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/317||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(318);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/318||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(320);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/320||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(321);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/321||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(322);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/322||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(323);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/323||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(324);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/324||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(325);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/325||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/326||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(327);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/327||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(328);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/328||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(329);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/329||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(330);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/330||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/331||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(332);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/332||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(333);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/333||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(334);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/334||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(335);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/335||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(336);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/336||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(337);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/337||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(338);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/338||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(339);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/339||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(340);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/340||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(360);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/360||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(361);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/361||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD638 ||@W:Signal idata_fail is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(367);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/367||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(372);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/372||ReadFIFO_Write_SM.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/141
Implementation;Synthesis|| CG290 ||@W:Referenced variable tx_col_detect_en is not in sensitivity list.||m2s010_som.srr(373);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/373||ReadFIFO_Write_SM.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/145
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(376);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/376||ReadFIFO_Write_SM.vhd(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/260
Implementation;Synthesis|| CG290 ||@W:Referenced variable sm_advance is not in sensitivity list.||m2s010_som.srr(377);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/377||ReadFIFO_Write_SM.vhd(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/266
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal lfsr_q[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/393||CRC16_Generator.vhd(79);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CRC16_Generator.vhd'/linenumber/79
Implementation;Synthesis|| CL169 ||@W:Pruning unused register First_time_reg_1. Make sure that there are no unused intermediate registers.||m2s010_som.srr(396);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/396||ReadFIFO_Write_SM.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/170
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal bit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(397);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/397||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iRX_FIFO_wr_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(398);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/398||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal hold_collision; possible missing assignment in an if or case statement.||m2s010_som.srr(399);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/399||ReadFIFO_Write_SM.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/143
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d3[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/400||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d2[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/401||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d1[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(402);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/402||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advancebit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(403);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/403||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advance_i. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/404||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_crc_data_store[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/405||ReadFIFO_Write_SM.vhd(242);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/242
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/406||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of rx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(407);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/407||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_Empty_s_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(415);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/415||AFE_RX_SM.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\AFE_RX_SM.vhd'/linenumber/91
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(417);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/417||ManchesDecoder_Adapter.vhd(206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/206
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(418);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/418||ManchesDecoder_Adapter.vhd(210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/210
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(419);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/419||ManchesDecoder_Adapter.vhd(223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/223
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/420||ManchesDecoder_Adapter.vhd(227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/227
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/421||ManchesDecoder_Adapter.vhd(235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/235
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/422||ManchesDecoder_Adapter.vhd(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/239
Implementation;Synthesis|| CD638 ||@W:Signal idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/423||ManchesDecoder_Adapter.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/75
Implementation;Synthesis|| CL169 ||@W:Pruning unused register manches_Transition_d_3(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/428||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 3 of decoder_Transition_d_4(3 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/429||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of decoder_ShiftReg_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/430||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of manches_ShiftReg_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(431);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/431||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal s2p_data[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(432);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/432||ManchesDecoder_Adapter.vhd(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/264
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal irx_center_sample. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(433);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/433||ManchesDecoder_Adapter.vhd(237);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/237
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal isampler_clk1x_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/434||ManchesDecoder_Adapter.vhd(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/225
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal clkdiv[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/435||ManchesDecoder_Adapter.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesDecoder_Adapter.vhd'/linenumber/208
Implementation;Synthesis|| CD638 ||@W:Signal man_data is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(438);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/438||ManchesEncoder.vhd(78);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesEncoder.vhd'/linenumber/78
Implementation;Synthesis|| CD638 ||@W:Signal tx_idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/447||TX_SM.vhd(95);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/95
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal txen_early_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(450);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/450||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_length[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(451);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/451||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_byte_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/452||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PostAmble_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/453||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PreAmble_cntr[6:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(454);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/454||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_preamble_pat_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(455);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/455||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_complt. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/456||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_gen. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/457||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte2_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/458||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte1_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/459||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to iTX_PostAmble are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/460||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_FIFO_rd_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/461||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_Enable. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/462||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_STATE[0:8]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/463||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_PreAmble. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/464||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_DataEn. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/465||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_idle_line_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/466||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal start_tx_FIFO_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/467||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/468||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of tx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(469);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/469||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/471||TX_Collision_Detector.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/177
Implementation;Synthesis|| CG290 ||@W:Referenced variable rx_crc_byte_en is not in sensitivity list.||m2s010_som.srr(472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/472||TX_Collision_Detector.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/184
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_syncCompare_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/474||TX_Collision_Detector.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/165
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_DIN_d1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/475||TX_Collision_Detector.vhd(150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/150
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_sync2RX_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/476||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/477||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d1_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/478||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to TX_collision_detect are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/479||TX_Collision_Detector.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/180
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_wr_en_d(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/480||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 2 of TX_PreAmble_d_3(2 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/482||ManchesEncoder.vhd(157);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\ManchesEncoder.vhd'/linenumber/157
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_af is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/487||FIFOs.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\FIFOs.vhd'/linenumber/91
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_ae is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/488||FIFOs.vhd(92);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\FIFOs.vhd'/linenumber/92
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/491||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(492);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/492||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(493);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/493||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(494);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/494||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/495||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(496);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/496||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/497||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/498||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(499);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/499||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/500||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/501||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/502||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/503||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/504||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/505||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/506||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(507);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/507||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(508);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/508||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(509);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/509||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(510);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/510||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(511);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/511||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/512||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/513||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(514);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/514||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(515);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/515||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(516);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/516||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(523);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/523||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/524||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/525||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/526||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(528);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/528||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/531||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/532||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/533||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(534);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/534||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(536);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/536||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(537);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/537||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(542);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/542||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(543);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/543||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(544);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/544||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(545);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/545||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(13 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(546);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/546||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(13 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(547);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/547||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(548);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/548||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(549);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/549||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(550);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/550||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(551);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/551||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(552);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/552||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(13 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(553);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/553||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(554);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/554||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(555);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/555||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(556);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/556||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(557);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/557||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(558);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/558||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(559);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/559||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(560);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/560||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(561);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/561||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(562);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/562||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(563);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/563||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(564);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/564||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(565);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/565||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(566);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/566||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(567);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/567||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/568||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(569);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/569||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(570);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/570||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(571);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/571||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(572);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/572||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(573);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/573||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(574);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/574||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(575);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/575||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(576);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/576||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(577);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/577||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(578);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/578||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(579);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/579||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(580);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/580||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(581);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/581||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/582||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(583);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/583||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/584||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(585);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/585||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/587||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(588);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/588||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(589);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/589||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(590);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/590||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(591);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/591||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(592);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/592||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(593);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/593||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(594);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/594||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/595||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(596);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/596||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(597);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/597||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(598);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/598||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/599||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(600);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/600||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/601||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(602);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/602||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/603||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(604);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/604||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/605||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(606);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/606||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/607||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(608);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/608||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/609||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(610);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/610||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/611||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/615||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/616||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/617||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(618);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/618||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/619||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(620);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/620||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/621||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(622);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/622||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/623||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(624);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/624||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/625||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(626);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/626||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/627||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(628);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/628||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/629||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(630);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/630||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/631||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(632);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/632||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/633||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(634);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/634||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/635||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(636);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/636||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/637||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(638);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/638||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/639||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(640);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/640||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/645||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(646);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/646||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/647||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(648);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/648||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(650);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/650||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/653||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(654);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/654||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(655);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/655||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(656);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/656||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/658||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(659);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/659||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(664);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/664||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(665);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/665||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(666);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/666||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(667);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/667||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(668);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/668||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(669);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/669||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(670);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/670||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(671);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/671||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(672);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/672||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/673||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(674);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/674||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(675);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/675||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(676);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/676||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(677);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/677||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(678);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/678||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(679);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/679||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(680);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/680||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(681);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/681||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(682);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/682||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(683);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/683||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(684);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/684||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(685);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/685||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(686);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/686||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(687);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/687||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(688);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/688||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(689);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/689||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(690);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/690||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(691);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/691||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(692);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/692||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(693);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/693||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(694);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/694||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(695);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/695||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(696);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/696||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(697);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/697||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(698);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/698||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(699);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/699||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(700);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/700||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(701);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/701||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(702);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/702||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(703);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/703||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(705);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/705||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(706);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/706||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(707);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/707||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(708);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/708||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(709);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/709||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(710);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/710||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(711);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/711||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(712);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/712||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(713);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/713||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(714);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/714||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(715);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/715||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(716);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/716||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(717);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/717||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(718);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/718||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(719);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/719||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(720);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/720||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(721);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/721||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(722);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/722||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(723);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/723||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(724);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/724||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(725);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/725||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(726);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/726||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(727);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/727||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(728);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/728||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(729);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/729||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register packet_available_clear_reg_3(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(732);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/732||FIFOs.vhd(254);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\FIFOs.vhd'/linenumber/254
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(767);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/767||uP_if.vhd(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/584
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_2_reg is not in sensitivity list.||m2s010_som.srr(768);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/768||uP_if.vhd(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/633
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_1_reg is not in sensitivity list.||m2s010_som.srr(769);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/769||uP_if.vhd(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/631
Implementation;Synthesis|| CG290 ||@W:Referenced variable status_reg is not in sensitivity list.||m2s010_som.srr(770);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/770||uP_if.vhd(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/605
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_6_reg is not in sensitivity list.||m2s010_som.srr(771);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/771||uP_if.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/629
Implementation;Synthesis|| CG290 ||@W:Referenced variable control_reg is not in sensitivity list.||m2s010_som.srr(772);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/772||uP_if.vhd(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/599
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_5_reg is not in sensitivity list.||m2s010_som.srr(773);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/773||uP_if.vhd(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/627
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_4_reg is not in sensitivity list.||m2s010_som.srr(774);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/774||uP_if.vhd(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/625
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_3_reg is not in sensitivity list.||m2s010_som.srr(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/775||uP_if.vhd(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/623
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_6_reg is not in sensitivity list.||m2s010_som.srr(776);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/776||uP_if.vhd(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/653
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_2_reg is not in sensitivity list.||m2s010_som.srr(777);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/777||uP_if.vhd(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/621
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_5_reg is not in sensitivity list.||m2s010_som.srr(778);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/778||uP_if.vhd(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/651
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_1_reg is not in sensitivity list.||m2s010_som.srr(779);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/779||uP_if.vhd(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/619
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_4_reg is not in sensitivity list.||m2s010_som.srr(780);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/780||uP_if.vhd(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/649
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_6_reg is not in sensitivity list.||m2s010_som.srr(781);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/781||uP_if.vhd(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/617
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_3_reg is not in sensitivity list.||m2s010_som.srr(782);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/782||uP_if.vhd(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/647
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_5_reg is not in sensitivity list.||m2s010_som.srr(783);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/783||uP_if.vhd(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/615
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_2_reg is not in sensitivity list.||m2s010_som.srr(784);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/784||uP_if.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/645
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_4_reg is not in sensitivity list.||m2s010_som.srr(785);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/785||uP_if.vhd(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/613
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_1_reg is not in sensitivity list.||m2s010_som.srr(786);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/786||uP_if.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/643
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_3_reg is not in sensitivity list.||m2s010_som.srr(787);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/787||uP_if.vhd(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/611
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_6_reg is not in sensitivity list.||m2s010_som.srr(788);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/788||uP_if.vhd(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/641
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_2_reg is not in sensitivity list.||m2s010_som.srr(789);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/789||uP_if.vhd(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/609
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_5_reg is not in sensitivity list.||m2s010_som.srr(790);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/790||uP_if.vhd(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/639
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_1_reg is not in sensitivity list.||m2s010_som.srr(791);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/791||uP_if.vhd(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/607
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_4_reg is not in sensitivity list.||m2s010_som.srr(792);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/792||uP_if.vhd(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/637
Implementation;Synthesis|| CG290 ||@W:Referenced variable int_reg is not in sensitivity list.||m2s010_som.srr(793);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/793||uP_if.vhd(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/601
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_int_mask_reg is not in sensitivity list.||m2s010_som.srr(794);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/794||uP_if.vhd(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/603
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_3_reg is not in sensitivity list.||m2s010_som.srr(795);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/795||uP_if.vhd(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/635
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(810);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/810||uP_if.vhd(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\uP_if.vhd'/linenumber/587
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(813);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/813||Debounce.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\Debounce.vhd'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable debounce_in is not in sensitivity list.||m2s010_som.srr(814);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/814||Debounce.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\Debounce.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal iData_FAIL is floating; a simulation mismatch is possible.||m2s010_som.srr(818);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/818||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of id_res(3 downto 0) is unused ||m2s010_som.srr(875);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/875||CommsFPGA_top.vhd(94);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\hdl\CommsFPGA_top.vhd'/linenumber/94
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(930);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/930||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(931);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/931||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(932);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/932||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(933);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/933||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL158 ||@W:Inout GPIO_1_BIDI is unused||m2s010_som.srr(1010);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1010||m2s010_som.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\component\work\m2s010_som\m2s010_som.vhd'/linenumber/88
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1081);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1081||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1082);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1082||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1127);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1127||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1128);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1128||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1129||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1130);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1130||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1131);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1131||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1132);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1132||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1133||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1134||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1135);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1135||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1136);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1136||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1137);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1137||readfifo_write_sm.vhd(143);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\readfifo_write_sm.vhd'/linenumber/143
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1138);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1138||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1139);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1139||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1140);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1140||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1141||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1142||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 8 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||m2s010_som.srr(1212);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1212||up_if.vhd(587);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\up_if.vhd'/linenumber/587
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 1244 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_d[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1213);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1213||interrupts.vhd(122);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\interrupts.vhd'/linenumber/122
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 4 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1214||manchesencoder.vhd(157);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\manchesencoder.vhd'/linenumber/157
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 253 sequential elements including CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr_0[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1215||debounce.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\debounce.vhd'/linenumber/49
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 794 sequential elements including m2s010_som_sb_0.CORERESETP_0.sm0_state[0:6]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1216||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 109 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1217);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1217||coreconfigp.vhd(517);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/517
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1218);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1218||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1219||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1220||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 1086 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync.dout[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1221);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1221||syn_dics.v(5021);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/5021
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 8 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1222||syn_dics.v(344);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/344
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 18 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1223||syn_dics.v(5429);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/5429
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1224);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1224||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1343);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1343||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1344);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1344||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1345);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1345||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1346);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1346||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1347);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1347||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1348);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1348||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1349);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1349||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1350);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1350||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1351);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1351||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1352);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1352||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| BN401 ||@W:Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'||m2s010_som.srr(1408);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1408||syn_dics.v(212);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/212
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1445||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1446);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1446||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1447||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1448);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1448||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1449);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1449||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1450);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1450||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1451);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1451||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1452||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1453||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1454);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1454||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1455);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1455||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1456||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1457||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1458||coreconfigp.vhd(341);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/341
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1470||interrupts.vhd(312);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\hdl\interrupts.vhd'/linenumber/312
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.int_data[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1532||syn_dics.v(4993);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/4993
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.dout[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1533||syn_dics.v(5021);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/5021
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[142] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1534);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1534||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[143] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1535);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1535||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[144] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1536);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1536||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[145] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1537);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1537||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[146] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1538);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1538||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[147] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1539);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1539||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW[141:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||m2s010_som.srr(1541);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1541||syn_dics.v(2649);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2649
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[148] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1544);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1544||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[147] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1545);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1545||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[146] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1546);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1546||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[145] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1547);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1547||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[144] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1548);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1548||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[143] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1549);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1549||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\synthesis\synthesis_2\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MT246 ||@W:Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(1743);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1743||m2s010_som_sb_fabosc_0_osc.vhd(66);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd'/linenumber/66
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(1744);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1744||m2s010_som_sb_ccc_0_fccc.vhd(106);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\modelsimrecovery\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd'/linenumber/106
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"||m2s010_som.srr(1746);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1746||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"||m2s010_som.srr(1747);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1747||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.identify_clk_int"||m2s010_som.srr(1749);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1749||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX"||m2s010_som.srr(1750);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1750||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF"||m2s010_som.srr(1751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1751||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"||m2s010_som.srr(1752);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1752||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"||m2s010_som.srr(1753);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1753||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"||m2s010_som.srr(1754);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1754||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"||m2s010_som.srr(1755);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1755||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CAM_SPI_1_CLK.Y[0]"||m2s010_som.srr(1756);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1756||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"||m2s010_som.srr(1757);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1757||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"||m2s010_som.srr(1758);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1758||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||m2s010_som.srr(1772);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1772||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||m2s010_som.srr(1774);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1774||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||m2s010_som.srr(1802);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\ModelSimRecovery\synthesis\synthesis_2\m2s010_som.srr'/linenumber/1802||null;null
Implementation;Compile;RootName:m2s010_som
Implementation;Compile||(null)||Please refer to the log file for details about 4 Warning(s) , 7 Info(s)||m2s010_som_compile_log.log;liberoaction://open_report/file/m2s010_som_compile_log.log||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98369539||Info: I/O Bank and Globals Assigner detected (1) out of (10) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:m2s010_som
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Info(s)||m2s010_som_layout_log.log;liberoaction://open_report/file/m2s010_som_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:m2s010_som
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||m2s010_som_generateBitstream.log;liberoaction://open_report/file/m2s010_som_generateBitstream.log||(null);(null)
