ARM GAS  /tmp/ccoflQqT.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"hall_detection.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.Hall_start_detection,"ax",%progbits
  18              		.align	1
  19              		.global	Hall_start_detection
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	Hall_start_detection:
  27              	.LFB235:
  28              		.file 1 "Core/Src/hall_detection.c"
   1:Core/Src/hall_detection.c **** /*
   2:Core/Src/hall_detection.c ****  * hall_detection.c
   3:Core/Src/hall_detection.c ****  *
   4:Core/Src/hall_detection.c ****  *  Created on: Jan 30, 2024
   5:Core/Src/hall_detection.c ****  *      Author: javier.munoz.saez@upc.edu
   6:Core/Src/hall_detection.c ****  */
   7:Core/Src/hall_detection.c **** 
   8:Core/Src/hall_detection.c **** #include "hall_detection.h" 		/*!< contains all enums, structs and includes neccesary for this .c, 
   9:Core/Src/hall_detection.c **** 
  10:Core/Src/hall_detection.c **** //Uncomment only one
  11:Core/Src/hall_detection.c **** //#define REAL_PHASES_A_B_calculated_C		/*!< our ADC is reading real current signals A and B, C=-A-
  12:Core/Src/hall_detection.c **** #define REAL_PHASES_A_C_calculated_B		/*!< our ADC is reading real current signals A and C, B=-A-C 
  13:Core/Src/hall_detection.c **** //#define REAL_PHASES_B_C_calculated_A		/*!< our ADC is reading real current signals B and C, A=-B-
  14:Core/Src/hall_detection.c **** 
  15:Core/Src/hall_detection.c **** #define TESTuart
  16:Core/Src/hall_detection.c **** 
  17:Core/Src/hall_detection.c **** 
  18:Core/Src/hall_detection.c **** #ifdef TESTuart
  19:Core/Src/hall_detection.c **** #include "usart.h"
  20:Core/Src/hall_detection.c **** #endif
  21:Core/Src/hall_detection.c **** 
  22:Core/Src/hall_detection.c **** #define MAXTICKs 1*888888		/*!< timeout for the algorithm, measured in 0.05s ticks , so 1000*0.05=5
  23:Core/Src/hall_detection.c **** #define lowpassfilter_ticks 15 						/*!< minimum number of ticks that should have passed in betwee
  24:Core/Src/hall_detection.c **** #define currentAplusBplusC (uint32_t)(3*(4096)/2)	/*!< the sum of the average of each currents shou
  25:Core/Src/hall_detection.c **** #define currentADCoffset (float) 0.0				/*!< as we are using already processed filtered currents, n
  26:Core/Src/hall_detection.c **** #define TOLERANCE_FACTOR_FOR_STATIONARY_CURRENTS 0.25
  27:Core/Src/hall_detection.c **** #define WAITING_STATIONARY_MAXZEROCROSSINGS 6
  28:Core/Src/hall_detection.c **** #define NUMBER_OF_VALID_MATCHING_RESULTS 3
  29:Core/Src/hall_detection.c **** 
  30:Core/Src/hall_detection.c **** 
ARM GAS  /tmp/ccoflQqT.s 			page 2


  31:Core/Src/hall_detection.c **** 
  32:Core/Src/hall_detection.c **** 
  33:Core/Src/hall_detection.c **** //LOCAL VARIABLES (only declared inside this .c file)
  34:Core/Src/hall_detection.c **** uint32_t ticks; 								/*!< ticks are the time measurement unit of this algorithm, each run of the
  35:Core/Src/hall_detection.c **** detection_state_enum detection_state=detection_DISABLED;	/*!< main enable disable variable, when it
  36:Core/Src/hall_detection.c **** hall_detection_general_struct general={0};
  37:Core/Src/hall_detection.c **** const hall_detection_general_struct empty_general={0};
  38:Core/Src/hall_detection.c **** 
  39:Core/Src/hall_detection.c **** 
  40:Core/Src/hall_detection.c **** 
  41:Core/Src/hall_detection.c **** 
  42:Core/Src/hall_detection.c **** 
  43:Core/Src/hall_detection.c **** 
  44:Core/Src/hall_detection.c **** 
  45:Core/Src/hall_detection.c **** 
  46:Core/Src/hall_detection.c **** 
  47:Core/Src/hall_detection.c **** //PUBLIC FUNCTIONS (also declared in the .h file)
  48:Core/Src/hall_detection.c **** void Hall_start_detection();
  49:Core/Src/hall_detection.c **** uint32_t Hall_is_detection_finished();
  50:Core/Src/hall_detection.c **** void Hall_Identification_Test_measurement(
  51:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
  52:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
  53:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
  54:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
  55:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
  56:Core/Src/hall_detection.c **** 		);
  57:Core/Src/hall_detection.c **** 
  58:Core/Src/hall_detection.c **** 
  59:Core/Src/hall_detection.c **** 
  60:Core/Src/hall_detection.c **** //PRIVATE FUNCTIONS (only declared inside this .c file)
  61:Core/Src/hall_detection.c **** //state machine
  62:Core/Src/hall_detection.c **** void resetVariables_adquisition					(hall_detection_general_struct *gen);
  63:Core/Src/hall_detection.c **** void resetVariables_diferences					(hall_detection_general_struct *gen);
  64:Core/Src/hall_detection.c **** void resetVariables_results						(hall_detection_general_struct *gen);
  65:Core/Src/hall_detection.c **** void wait_for_the_current_stationary(detection_state_enum* state,hall_detection_general_struct *gen
  66:Core/Src/hall_detection.c **** void adquisition					(detection_state_enum* state,hall_detection_general_struct *gen,hall_pin_info*
  67:Core/Src/hall_detection.c **** void interpretation					(detection_state_enum* state,hall_detection_general_struct *gen);
  68:Core/Src/hall_detection.c **** void validation						(detection_state_enum* state,hall_detection_general_struct *gen);
  69:Core/Src/hall_detection.c **** void present_and_finish				(detection_state_enum* state,hall_detection_general_struct *gen);
  70:Core/Src/hall_detection.c **** void error_handler();
  71:Core/Src/hall_detection.c **** void fill_buffers(
  72:Core/Src/hall_detection.c **** 		hall_detection_general_struct *gen,
  73:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
  74:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
  75:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
  76:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
  77:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
  78:Core/Src/hall_detection.c **** 		);
  79:Core/Src/hall_detection.c **** detection_YES_NO detect_N_zerocrossings	(hall_detection_general_struct *gen,uint32_t N);
  80:Core/Src/hall_detection.c **** void detect_N_current_zerocrossings	(uint32_t ticks,current_or_hall_measurements_struct* currx,uint
  81:Core/Src/hall_detection.c **** void detect_N_hall_zerocrossings	(uint32_t ticks,current_or_hall_measurements_struct* hallx,uint32_
  82:Core/Src/hall_detection.c **** void calculateElectricPeriod_inTicks(hall_detection_general_struct *gen, uint32_t samples);
  83:Core/Src/hall_detection.c **** detection_YES_NO is_deviation_from_period_acceptable(hall_detection_general_struct *gen, float tole
  84:Core/Src/hall_detection.c **** detection_YES_NO are_all_periods_stable(hall_detection_general_struct *gen, uint32_t samples);
  85:Core/Src/hall_detection.c **** int32_t absolute(int32_t x);
  86:Core/Src/hall_detection.c **** void assign_closest_phase_to_hall(hall_detection_general_struct *gen);
  87:Core/Src/hall_detection.c **** void assign_polarity(hall_detection_general_struct *gen);
ARM GAS  /tmp/ccoflQqT.s 			page 3


  88:Core/Src/hall_detection.c **** 
  89:Core/Src/hall_detection.c **** 
  90:Core/Src/hall_detection.c **** 
  91:Core/Src/hall_detection.c **** 
  92:Core/Src/hall_detection.c **** 
  93:Core/Src/hall_detection.c **** 
  94:Core/Src/hall_detection.c **** 
  95:Core/Src/hall_detection.c **** 
  96:Core/Src/hall_detection.c **** 
  97:Core/Src/hall_detection.c **** 
  98:Core/Src/hall_detection.c **** /**
  99:Core/Src/hall_detection.c **** * \brief public function , this should me called by anyone otside this .c .h to start the hall dete
 100:Core/Src/hall_detection.c **** */
 101:Core/Src/hall_detection.c **** void Hall_start_detection(){
  29              		.loc 1 101 28 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 102:Core/Src/hall_detection.c **** 	detection_state=detection_ENABLED;
  34              		.loc 1 102 2 view .LVU1
  35              		.loc 1 102 17 is_stmt 0 view .LVU2
  36 0000 014B     		ldr	r3, .L2
  37 0002 0122     		movs	r2, #1
  38 0004 1A70     		strb	r2, [r3]
 103:Core/Src/hall_detection.c **** }
  39              		.loc 1 103 1 view .LVU3
  40 0006 7047     		bx	lr
  41              	.L3:
  42              		.align	2
  43              	.L2:
  44 0008 00000000 		.word	.LANCHOR0
  45              		.cfi_endproc
  46              	.LFE235:
  48              		.section	.text.Hall_is_detection_finished,"ax",%progbits
  49              		.align	1
  50              		.global	Hall_is_detection_finished
  51              		.syntax unified
  52              		.thumb
  53              		.thumb_func
  54              		.fpu fpv4-sp-d16
  56              	Hall_is_detection_finished:
  57              	.LFB236:
 104:Core/Src/hall_detection.c **** 
 105:Core/Src/hall_detection.c **** /**
 106:Core/Src/hall_detection.c **** * \brief public function , this should me called by anyone otside this .c .h to figure out if the d
 107:Core/Src/hall_detection.c **** */
 108:Core/Src/hall_detection.c **** uint32_t Hall_is_detection_finished(){
  58              		.loc 1 108 38 is_stmt 1 view -0
  59              		.cfi_startproc
  60              		@ args = 0, pretend = 0, frame = 0
  61              		@ frame_needed = 0, uses_anonymous_args = 0
  62              		@ link register save eliminated.
 109:Core/Src/hall_detection.c **** 	if(detection_state==detection_DISABLED){
  63              		.loc 1 109 2 view .LVU5
  64              		.loc 1 109 20 is_stmt 0 view .LVU6
  65 0000 034B     		ldr	r3, .L7
ARM GAS  /tmp/ccoflQqT.s 			page 4


  66 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  67              		.loc 1 109 4 view .LVU7
  68 0004 0BB9     		cbnz	r3, .L6
 110:Core/Src/hall_detection.c **** 		return YES;
  69              		.loc 1 110 10 view .LVU8
  70 0006 0120     		movs	r0, #1
  71 0008 7047     		bx	lr
  72              	.L6:
 111:Core/Src/hall_detection.c **** 	}else{
 112:Core/Src/hall_detection.c **** 		return NO;
  73              		.loc 1 112 10 view .LVU9
  74 000a 0020     		movs	r0, #0
 113:Core/Src/hall_detection.c **** 	}
 114:Core/Src/hall_detection.c **** }
  75              		.loc 1 114 1 view .LVU10
  76 000c 7047     		bx	lr
  77              	.L8:
  78 000e 00BF     		.align	2
  79              	.L7:
  80 0010 00000000 		.word	.LANCHOR0
  81              		.cfi_endproc
  82              	.LFE236:
  84              		.section	.text.resetVariables_adquisition,"ax",%progbits
  85              		.align	1
  86              		.global	resetVariables_adquisition
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
  92              	resetVariables_adquisition:
  93              	.LVL0:
  94              	.LFB238:
 115:Core/Src/hall_detection.c **** 
 116:Core/Src/hall_detection.c **** //https://dot-to-ascii.ggerganov.com/
 117:Core/Src/hall_detection.c **** /*
 118:Core/Src/hall_detection.c ****  *
 119:Core/Src/hall_detection.c **** +-------------------------+
 120:Core/Src/hall_detection.c **** |          start          |
 121:Core/Src/hall_detection.c **** +-------------------------+
 122:Core/Src/hall_detection.c ****   |
 123:Core/Src/hall_detection.c ****   |
 124:Core/Src/hall_detection.c ****   v
 125:Core/Src/hall_detection.c **** +-------------------------+
 126:Core/Src/hall_detection.c **** |                         | ---+
 127:Core/Src/hall_detection.c **** | WAIT_CURRENT_STATIONARY |    | still not stationary
 128:Core/Src/hall_detection.c **** |                         | <--+
 129:Core/Src/hall_detection.c **** +-------------------------+
 130:Core/Src/hall_detection.c ****   |
 131:Core/Src/hall_detection.c ****   |	the openloop stabilished
 132:Core/Src/hall_detection.c ****   v
 133:Core/Src/hall_detection.c **** +-------------------------+
 134:Core/Src/hall_detection.c **** |       ADQUISITION       | <+
 135:Core/Src/hall_detection.c **** +-------------------------+  |
 136:Core/Src/hall_detection.c ****   |                          |
 137:Core/Src/hall_detection.c ****   | zerocrossings detected   |
 138:Core/Src/hall_detection.c ****   v                          |
 139:Core/Src/hall_detection.c **** +-------------------------+  | still not 3 matching X!X!X! type results
ARM GAS  /tmp/ccoflQqT.s 			page 5


 140:Core/Src/hall_detection.c **** |     INTERPRETATION      |  |
 141:Core/Src/hall_detection.c **** +-------------------------+  |
 142:Core/Src/hall_detection.c ****   |                          |
 143:Core/Src/hall_detection.c ****   | X!X!X! type result       |
 144:Core/Src/hall_detection.c ****   v                          |
 145:Core/Src/hall_detection.c **** +-------------------------+  |
 146:Core/Src/hall_detection.c **** |       VALIDATION        | -+
 147:Core/Src/hall_detection.c **** +-------------------------+
 148:Core/Src/hall_detection.c ****   |
 149:Core/Src/hall_detection.c ****   |	3 matching results, we are confident now
 150:Core/Src/hall_detection.c ****   v
 151:Core/Src/hall_detection.c **** +-------------------------+
 152:Core/Src/hall_detection.c **** |   PRESENTATION_FINISH   |
 153:Core/Src/hall_detection.c **** +-------------------------+
 154:Core/Src/hall_detection.c ****   |
 155:Core/Src/hall_detection.c ****   |
 156:Core/Src/hall_detection.c ****   v
 157:Core/Src/hall_detection.c **** +-------------------------+
 158:Core/Src/hall_detection.c **** |           end           |
 159:Core/Src/hall_detection.c **** +-------------------------+
 160:Core/Src/hall_detection.c **** 
 161:Core/Src/hall_detection.c **** */
 162:Core/Src/hall_detection.c **** /**
 163:Core/Src/hall_detection.c **** * \brief public function, to be included inside a 20Khz interruption routine, it manages the state 
 164:Core/Src/hall_detection.c **** * \param hall_pin_info * H1_gpio, pointer to gpio info about the hall A
 165:Core/Src/hall_detection.c **** * \param hall_pin_info * H2_gpio, pointer to gpio info about the hall B
 166:Core/Src/hall_detection.c **** * \param hall_pin_info * H3_gpio, pointer to gpio info about the hall C
 167:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr1, pointer to current value in amps for phase A
 168:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr2, pointer to current value in amps for phase C? or B?
 169:Core/Src/hall_detection.c **** */
 170:Core/Src/hall_detection.c **** void Hall_Identification_Test_measurement(
 171:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
 172:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
 173:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
 174:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
 175:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
 176:Core/Src/hall_detection.c **** 		){
 177:Core/Src/hall_detection.c **** 	switch (detection_state) {
 178:Core/Src/hall_detection.c **** 		case detection_ENABLED:
 179:Core/Src/hall_detection.c **** 			ticks=0;
 180:Core/Src/hall_detection.c **** 			resetVariables_adquisition(&general);
 181:Core/Src/hall_detection.c **** 			detection_state=detection_WAIT_CURRENT_STATIONARY;
 182:Core/Src/hall_detection.c **** 			break;
 183:Core/Src/hall_detection.c **** 		case detection_WAIT_CURRENT_STATIONARY:
 184:Core/Src/hall_detection.c **** 			wait_for_the_current_stationary(&detection_state,&general,H1_gpio,H2_gpio,H3_gpio,ADCcurr1,ADCcu
 185:Core/Src/hall_detection.c **** 			ticks++;
 186:Core/Src/hall_detection.c **** 			break;
 187:Core/Src/hall_detection.c **** 		case detection_ADQUISITION:
 188:Core/Src/hall_detection.c **** 			adquisition(&detection_state,&general,H1_gpio,H2_gpio,H3_gpio,ADCcurr1,ADCcurr2);
 189:Core/Src/hall_detection.c **** 			ticks++;
 190:Core/Src/hall_detection.c **** 			break;
 191:Core/Src/hall_detection.c **** 		case detection_INTERPRETATION:
 192:Core/Src/hall_detection.c **** 			interpretation(&detection_state, &general);
 193:Core/Src/hall_detection.c **** 			ticks++;
 194:Core/Src/hall_detection.c **** 			break;
 195:Core/Src/hall_detection.c **** 		case detection_VALIDATION:
 196:Core/Src/hall_detection.c **** 			validation(&detection_state,&general);
ARM GAS  /tmp/ccoflQqT.s 			page 6


 197:Core/Src/hall_detection.c **** 			ticks++;
 198:Core/Src/hall_detection.c **** 			break;
 199:Core/Src/hall_detection.c **** 		case detection_PRESENTATION_FINISH:
 200:Core/Src/hall_detection.c **** 			present_and_finish(&detection_state,&general);
 201:Core/Src/hall_detection.c **** 			ticks++;
 202:Core/Src/hall_detection.c **** 			break;
 203:Core/Src/hall_detection.c **** 		case detection_ERROR_OR_TIMEOUT:
 204:Core/Src/hall_detection.c **** 			detection_state=detection_DISABLED;
 205:Core/Src/hall_detection.c **** 		case detection_DISABLED://do nothing
 206:Core/Src/hall_detection.c **** 		default:
 207:Core/Src/hall_detection.c **** 			break;
 208:Core/Src/hall_detection.c **** 	}
 209:Core/Src/hall_detection.c **** }
 210:Core/Src/hall_detection.c **** 
 211:Core/Src/hall_detection.c **** /**
 212:Core/Src/hall_detection.c **** * \brief just resets to 0 the huge structure used by the detection
 213:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, pointer to the huge structure.
 214:Core/Src/hall_detection.c **** */
 215:Core/Src/hall_detection.c **** void resetVariables_adquisition(hall_detection_general_struct *gen){
  95              		.loc 1 215 68 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 0
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		@ link register save eliminated.
 100              		.loc 1 215 68 is_stmt 0 view .LVU12
 101 0000 F0B4     		push	{r4, r5, r6, r7}
 102              	.LCFI0:
 103              		.cfi_def_cfa_offset 16
 104              		.cfi_offset 4, -16
 105              		.cfi_offset 5, -12
 106              		.cfi_offset 6, -8
 107              		.cfi_offset 7, -4
 108 0002 0546     		mov	r5, r0
 216:Core/Src/hall_detection.c **** 	//wow this was taking too long it was throwing execution errors
 217:Core/Src/hall_detection.c **** 	//*gen=empty_general;		//i dont want to use memset, so we sacrifice flash memory space filled with
 218:Core/Src/hall_detection.c **** 	gen->currA=empty_general.currA;
 109              		.loc 1 218 2 is_stmt 1 view .LVU13
 110              		.loc 1 218 12 is_stmt 0 view .LVU14
 111 0004 2D4C     		ldr	r4, .L11
 112 0006 061D     		adds	r6, r0, #4
 113 0008 271D     		adds	r7, r4, #4
 114 000a 0FCF     		ldmia	r7!, {r0, r1, r2, r3}
 115              	.LVL1:
 116              		.loc 1 218 12 view .LVU15
 117 000c 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 118 000e 0FCF     		ldmia	r7!, {r0, r1, r2, r3}
 119 0010 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 120 0012 97E80700 		ldm	r7, {r0, r1, r2}
 121 0016 86E80700 		stm	r6, {r0, r1, r2}
 219:Core/Src/hall_detection.c **** 	gen->currB=empty_general.currB;
 122              		.loc 1 219 2 is_stmt 1 view .LVU16
 123              		.loc 1 219 12 is_stmt 0 view .LVU17
 124 001a 05F13006 		add	r6, r5, #48
 125 001e 04F13007 		add	r7, r4, #48
 126 0022 0FCF     		ldmia	r7!, {r0, r1, r2, r3}
 127 0024 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 128 0026 0FCF     		ldmia	r7!, {r0, r1, r2, r3}
ARM GAS  /tmp/ccoflQqT.s 			page 7


 129 0028 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 130 002a 97E80700 		ldm	r7, {r0, r1, r2}
 131 002e 86E80700 		stm	r6, {r0, r1, r2}
 220:Core/Src/hall_detection.c **** 	gen->currC=empty_general.currC;
 132              		.loc 1 220 2 is_stmt 1 view .LVU18
 133              		.loc 1 220 12 is_stmt 0 view .LVU19
 134 0032 05F15C06 		add	r6, r5, #92
 135 0036 04F15C07 		add	r7, r4, #92
 136 003a 0FCF     		ldmia	r7!, {r0, r1, r2, r3}
 137 003c 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 138 003e 0FCF     		ldmia	r7!, {r0, r1, r2, r3}
 139 0040 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 140 0042 97E80700 		ldm	r7, {r0, r1, r2}
 141 0046 86E80700 		stm	r6, {r0, r1, r2}
 221:Core/Src/hall_detection.c **** 	gen->hallA=empty_general.hallA;
 142              		.loc 1 221 2 is_stmt 1 view .LVU20
 143              		.loc 1 221 12 is_stmt 0 view .LVU21
 144 004a 05F18806 		add	r6, r5, #136
 145 004e 04F18807 		add	r7, r4, #136
 146 0052 0FCF     		ldmia	r7!, {r0, r1, r2, r3}
 147 0054 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 148 0056 0FCF     		ldmia	r7!, {r0, r1, r2, r3}
 149 0058 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 150 005a 97E80700 		ldm	r7, {r0, r1, r2}
 151 005e 86E80700 		stm	r6, {r0, r1, r2}
 222:Core/Src/hall_detection.c **** 	gen->hallB=empty_general.hallB;
 152              		.loc 1 222 2 is_stmt 1 view .LVU22
 153              		.loc 1 222 12 is_stmt 0 view .LVU23
 154 0062 05F1B406 		add	r6, r5, #180
 155 0066 04F1B407 		add	r7, r4, #180
 156 006a 0FCF     		ldmia	r7!, {r0, r1, r2, r3}
 157 006c 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 158 006e 0FCF     		ldmia	r7!, {r0, r1, r2, r3}
 159 0070 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 160 0072 97E80700 		ldm	r7, {r0, r1, r2}
 161 0076 86E80700 		stm	r6, {r0, r1, r2}
 223:Core/Src/hall_detection.c **** 	gen->hallC=empty_general.hallC;
 162              		.loc 1 223 2 is_stmt 1 view .LVU24
 163              		.loc 1 223 12 is_stmt 0 view .LVU25
 164 007a 05F1E006 		add	r6, r5, #224
 165 007e E034     		adds	r4, r4, #224
 166 0080 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 167 0082 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 168 0084 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 169 0086 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 170 0088 94E80700 		ldm	r4, {r0, r1, r2}
 171 008c 86E80700 		stm	r6, {r0, r1, r2}
 224:Core/Src/hall_detection.c **** 
 225:Core/Src/hall_detection.c **** 	gen->differences_phaseA[0]=empty_general.differences_phaseA[0];
 172              		.loc 1 225 2 is_stmt 1 view .LVU26
 173              		.loc 1 225 28 is_stmt 0 view .LVU27
 174 0090 0023     		movs	r3, #0
 175 0092 C5F80C31 		str	r3, [r5, #268]
 226:Core/Src/hall_detection.c **** 	gen->differences_phaseA[1]=empty_general.differences_phaseA[1];
 176              		.loc 1 226 2 is_stmt 1 view .LVU28
 177              		.loc 1 226 28 is_stmt 0 view .LVU29
 178 0096 C5F81031 		str	r3, [r5, #272]
ARM GAS  /tmp/ccoflQqT.s 			page 8


 227:Core/Src/hall_detection.c **** 	gen->differences_phaseA[2]=empty_general.differences_phaseA[2];
 179              		.loc 1 227 2 is_stmt 1 view .LVU30
 180              		.loc 1 227 28 is_stmt 0 view .LVU31
 181 009a C5F81431 		str	r3, [r5, #276]
 228:Core/Src/hall_detection.c **** 
 229:Core/Src/hall_detection.c **** 	gen->differences_phaseB[0]=empty_general.differences_phaseB[0];
 182              		.loc 1 229 2 is_stmt 1 view .LVU32
 183              		.loc 1 229 28 is_stmt 0 view .LVU33
 184 009e C5F81831 		str	r3, [r5, #280]
 230:Core/Src/hall_detection.c **** 	gen->differences_phaseB[1]=empty_general.differences_phaseB[1];
 185              		.loc 1 230 2 is_stmt 1 view .LVU34
 186              		.loc 1 230 28 is_stmt 0 view .LVU35
 187 00a2 C5F81C31 		str	r3, [r5, #284]
 231:Core/Src/hall_detection.c **** 	gen->differences_phaseB[2]=empty_general.differences_phaseB[2];
 188              		.loc 1 231 2 is_stmt 1 view .LVU36
 189              		.loc 1 231 28 is_stmt 0 view .LVU37
 190 00a6 C5F82031 		str	r3, [r5, #288]
 232:Core/Src/hall_detection.c **** 
 233:Core/Src/hall_detection.c **** 	gen->differences_phaseC[0]=empty_general.differences_phaseC[0];
 191              		.loc 1 233 2 is_stmt 1 view .LVU38
 192              		.loc 1 233 28 is_stmt 0 view .LVU39
 193 00aa C5F82431 		str	r3, [r5, #292]
 234:Core/Src/hall_detection.c **** 	gen->differences_phaseC[1]=empty_general.differences_phaseC[1];
 194              		.loc 1 234 2 is_stmt 1 view .LVU40
 195              		.loc 1 234 28 is_stmt 0 view .LVU41
 196 00ae C5F82831 		str	r3, [r5, #296]
 235:Core/Src/hall_detection.c **** 	gen->differences_phaseC[2]=empty_general.differences_phaseC[2];
 197              		.loc 1 235 2 is_stmt 1 view .LVU42
 198              		.loc 1 235 28 is_stmt 0 view .LVU43
 199 00b2 C5F82C31 		str	r3, [r5, #300]
 236:Core/Src/hall_detection.c **** }
 200              		.loc 1 236 1 view .LVU44
 201 00b6 F0BC     		pop	{r4, r5, r6, r7}
 202              	.LCFI1:
 203              		.cfi_restore 7
 204              		.cfi_restore 6
 205              		.cfi_restore 5
 206              		.cfi_restore 4
 207              		.cfi_def_cfa_offset 0
 208              	.LVL2:
 209              		.loc 1 236 1 view .LVU45
 210 00b8 7047     		bx	lr
 211              	.L12:
 212 00ba 00BF     		.align	2
 213              	.L11:
 214 00bc 00000000 		.word	.LANCHOR1
 215              		.cfi_endproc
 216              	.LFE238:
 218              		.section	.text.resetVariables_diferences,"ax",%progbits
 219              		.align	1
 220              		.global	resetVariables_diferences
 221              		.syntax unified
 222              		.thumb
 223              		.thumb_func
 224              		.fpu fpv4-sp-d16
 226              	resetVariables_diferences:
 227              	.LVL3:
ARM GAS  /tmp/ccoflQqT.s 			page 9


 228              	.LFB239:
 237:Core/Src/hall_detection.c **** 
 238:Core/Src/hall_detection.c **** /**
 239:Core/Src/hall_detection.c **** * \brief just resets to 0 the huge structure used by the detection
 240:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, pointer to the huge structure.
 241:Core/Src/hall_detection.c **** */
 242:Core/Src/hall_detection.c **** void resetVariables_diferences(hall_detection_general_struct *gen){
 229              		.loc 1 242 67 is_stmt 1 view -0
 230              		.cfi_startproc
 231              		@ args = 0, pretend = 0, frame = 0
 232              		@ frame_needed = 0, uses_anonymous_args = 0
 233              		@ link register save eliminated.
 243:Core/Src/hall_detection.c **** 	gen->differences_phaseA[0]=empty_general.differences_phaseA[0];
 234              		.loc 1 243 2 view .LVU47
 235              		.loc 1 243 28 is_stmt 0 view .LVU48
 236 0000 0023     		movs	r3, #0
 237 0002 C0F80C31 		str	r3, [r0, #268]
 244:Core/Src/hall_detection.c **** 	gen->differences_phaseA[1]=empty_general.differences_phaseA[1];
 238              		.loc 1 244 2 is_stmt 1 view .LVU49
 239              		.loc 1 244 28 is_stmt 0 view .LVU50
 240 0006 C0F81031 		str	r3, [r0, #272]
 245:Core/Src/hall_detection.c **** 	gen->differences_phaseA[2]=empty_general.differences_phaseA[2];
 241              		.loc 1 245 2 is_stmt 1 view .LVU51
 242              		.loc 1 245 28 is_stmt 0 view .LVU52
 243 000a C0F81431 		str	r3, [r0, #276]
 246:Core/Src/hall_detection.c **** 
 247:Core/Src/hall_detection.c **** 	gen->differences_phaseB[0]=empty_general.differences_phaseB[0];
 244              		.loc 1 247 2 is_stmt 1 view .LVU53
 245              		.loc 1 247 28 is_stmt 0 view .LVU54
 246 000e C0F81831 		str	r3, [r0, #280]
 248:Core/Src/hall_detection.c **** 	gen->differences_phaseB[1]=empty_general.differences_phaseB[1];
 247              		.loc 1 248 2 is_stmt 1 view .LVU55
 248              		.loc 1 248 28 is_stmt 0 view .LVU56
 249 0012 C0F81C31 		str	r3, [r0, #284]
 249:Core/Src/hall_detection.c **** 	gen->differences_phaseB[2]=empty_general.differences_phaseB[2];
 250              		.loc 1 249 2 is_stmt 1 view .LVU57
 251              		.loc 1 249 28 is_stmt 0 view .LVU58
 252 0016 C0F82031 		str	r3, [r0, #288]
 250:Core/Src/hall_detection.c **** 
 251:Core/Src/hall_detection.c **** 	gen->differences_phaseC[0]=empty_general.differences_phaseC[0];
 253              		.loc 1 251 2 is_stmt 1 view .LVU59
 254              		.loc 1 251 28 is_stmt 0 view .LVU60
 255 001a C0F82431 		str	r3, [r0, #292]
 252:Core/Src/hall_detection.c **** 	gen->differences_phaseC[1]=empty_general.differences_phaseC[1];
 256              		.loc 1 252 2 is_stmt 1 view .LVU61
 257              		.loc 1 252 28 is_stmt 0 view .LVU62
 258 001e C0F82831 		str	r3, [r0, #296]
 253:Core/Src/hall_detection.c **** 	gen->differences_phaseC[2]=empty_general.differences_phaseC[2];
 259              		.loc 1 253 2 is_stmt 1 view .LVU63
 260              		.loc 1 253 28 is_stmt 0 view .LVU64
 261 0022 C0F82C31 		str	r3, [r0, #300]
 254:Core/Src/hall_detection.c **** }
 262              		.loc 1 254 1 view .LVU65
 263 0026 7047     		bx	lr
 264              		.cfi_endproc
 265              	.LFE239:
 267              		.section	.text.resetVariables_results,"ax",%progbits
ARM GAS  /tmp/ccoflQqT.s 			page 10


 268              		.align	1
 269              		.global	resetVariables_results
 270              		.syntax unified
 271              		.thumb
 272              		.thumb_func
 273              		.fpu fpv4-sp-d16
 275              	resetVariables_results:
 276              	.LVL4:
 277              	.LFB240:
 255:Core/Src/hall_detection.c **** 
 256:Core/Src/hall_detection.c **** /**
 257:Core/Src/hall_detection.c **** * \brief just resets to 0 the huge structure used by the detection
 258:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, pointer to the huge structure.
 259:Core/Src/hall_detection.c **** */
 260:Core/Src/hall_detection.c **** void resetVariables_results(hall_detection_general_struct *gen){
 278              		.loc 1 260 64 is_stmt 1 view -0
 279              		.cfi_startproc
 280              		@ args = 0, pretend = 0, frame = 0
 281              		@ frame_needed = 0, uses_anonymous_args = 0
 282              		@ link register save eliminated.
 283              		.loc 1 260 64 is_stmt 0 view .LVU67
 284 0000 70B4     		push	{r4, r5, r6}
 285              	.LCFI2:
 286              		.cfi_def_cfa_offset 12
 287              		.cfi_offset 4, -12
 288              		.cfi_offset 5, -8
 289              		.cfi_offset 6, -4
 290 0002 0446     		mov	r4, r0
 261:Core/Src/hall_detection.c **** 	gen->results[0]=empty_general.results[0];
 291              		.loc 1 261 2 is_stmt 1 view .LVU68
 292              		.loc 1 261 17 is_stmt 0 view .LVU69
 293 0004 204D     		ldr	r5, .L16
 294 0006 00F5AE76 		add	r6, r0, #348
 295 000a 05F5AE73 		add	r3, r5, #348
 296 000e 0FCB     		ldm	r3, {r0, r1, r2, r3}
 297              	.LVL5:
 298              		.loc 1 261 17 view .LVU70
 299 0010 86E80F00 		stm	r6, {r0, r1, r2, r3}
 262:Core/Src/hall_detection.c **** 	gen->results[1]=empty_general.results[1];
 300              		.loc 1 262 2 is_stmt 1 view .LVU71
 301              		.loc 1 262 17 is_stmt 0 view .LVU72
 302 0014 04F5B676 		add	r6, r4, #364
 303 0018 05F5B673 		add	r3, r5, #364
 304 001c 0FCB     		ldm	r3, {r0, r1, r2, r3}
 305 001e 86E80F00 		stm	r6, {r0, r1, r2, r3}
 263:Core/Src/hall_detection.c **** 	gen->results[2]=empty_general.results[2];
 306              		.loc 1 263 2 is_stmt 1 view .LVU73
 307              		.loc 1 263 17 is_stmt 0 view .LVU74
 308 0022 04F5BE76 		add	r6, r4, #380
 309 0026 05F5BE73 		add	r3, r5, #380
 310 002a 0FCB     		ldm	r3, {r0, r1, r2, r3}
 311 002c 86E80F00 		stm	r6, {r0, r1, r2, r3}
 264:Core/Src/hall_detection.c **** 	gen->results[3]=empty_general.results[3];
 312              		.loc 1 264 2 is_stmt 1 view .LVU75
 313              		.loc 1 264 17 is_stmt 0 view .LVU76
 314 0030 04F5C676 		add	r6, r4, #396
 315 0034 05F5C673 		add	r3, r5, #396
ARM GAS  /tmp/ccoflQqT.s 			page 11


 316 0038 0FCB     		ldm	r3, {r0, r1, r2, r3}
 317 003a 86E80F00 		stm	r6, {r0, r1, r2, r3}
 265:Core/Src/hall_detection.c **** 	gen->results[4]=empty_general.results[4];
 318              		.loc 1 265 2 is_stmt 1 view .LVU77
 319              		.loc 1 265 17 is_stmt 0 view .LVU78
 320 003e 04F5CE76 		add	r6, r4, #412
 321 0042 05F5CE73 		add	r3, r5, #412
 322 0046 0FCB     		ldm	r3, {r0, r1, r2, r3}
 323 0048 86E80F00 		stm	r6, {r0, r1, r2, r3}
 266:Core/Src/hall_detection.c **** 	gen->results[5]=empty_general.results[5];
 324              		.loc 1 266 2 is_stmt 1 view .LVU79
 325              		.loc 1 266 17 is_stmt 0 view .LVU80
 326 004c 04F5D676 		add	r6, r4, #428
 327 0050 05F5D675 		add	r5, r5, #428
 328 0054 95E80F00 		ldm	r5, {r0, r1, r2, r3}
 329 0058 86E80F00 		stm	r6, {r0, r1, r2, r3}
 267:Core/Src/hall_detection.c **** 
 268:Core/Src/hall_detection.c **** 	gen->shifted_polarity[0][0]=empty_general.shifted_polarity[0][0];
 330              		.loc 1 268 2 is_stmt 1 view .LVU81
 331              		.loc 1 268 29 is_stmt 0 view .LVU82
 332 005c 0023     		movs	r3, #0
 333 005e C4F83031 		str	r3, [r4, #304]
 269:Core/Src/hall_detection.c **** 	gen->shifted_polarity[0][1]=empty_general.shifted_polarity[0][0];
 334              		.loc 1 269 2 is_stmt 1 view .LVU83
 335              		.loc 1 269 29 is_stmt 0 view .LVU84
 336 0062 C4F83431 		str	r3, [r4, #308]
 270:Core/Src/hall_detection.c **** 	gen->shifted_polarity[0][2]=empty_general.shifted_polarity[0][0];
 337              		.loc 1 270 2 is_stmt 1 view .LVU85
 338              		.loc 1 270 29 is_stmt 0 view .LVU86
 339 0066 C4F83831 		str	r3, [r4, #312]
 271:Core/Src/hall_detection.c **** 
 272:Core/Src/hall_detection.c **** 	gen->shifted_polarity[1][0]=empty_general.shifted_polarity[0][0];
 340              		.loc 1 272 2 is_stmt 1 view .LVU87
 341              		.loc 1 272 29 is_stmt 0 view .LVU88
 342 006a C4F83C31 		str	r3, [r4, #316]
 273:Core/Src/hall_detection.c **** 	gen->shifted_polarity[1][1]=empty_general.shifted_polarity[0][0];
 343              		.loc 1 273 2 is_stmt 1 view .LVU89
 344              		.loc 1 273 29 is_stmt 0 view .LVU90
 345 006e C4F84031 		str	r3, [r4, #320]
 274:Core/Src/hall_detection.c **** 	gen->shifted_polarity[1][2]=empty_general.shifted_polarity[0][0];
 346              		.loc 1 274 2 is_stmt 1 view .LVU91
 347              		.loc 1 274 29 is_stmt 0 view .LVU92
 348 0072 C4F84431 		str	r3, [r4, #324]
 275:Core/Src/hall_detection.c **** 
 276:Core/Src/hall_detection.c **** 	gen->shifted_polarity[2][0]=empty_general.shifted_polarity[0][0];
 349              		.loc 1 276 2 is_stmt 1 view .LVU93
 350              		.loc 1 276 29 is_stmt 0 view .LVU94
 351 0076 C4F84831 		str	r3, [r4, #328]
 277:Core/Src/hall_detection.c **** 	gen->shifted_polarity[2][1]=empty_general.shifted_polarity[0][0];
 352              		.loc 1 277 2 is_stmt 1 view .LVU95
 353              		.loc 1 277 29 is_stmt 0 view .LVU96
 354 007a C4F84C31 		str	r3, [r4, #332]
 278:Core/Src/hall_detection.c **** 	gen->shifted_polarity[2][2]=empty_general.shifted_polarity[0][0];
 355              		.loc 1 278 2 is_stmt 1 view .LVU97
 356              		.loc 1 278 29 is_stmt 0 view .LVU98
 357 007e C4F85031 		str	r3, [r4, #336]
 279:Core/Src/hall_detection.c **** }
ARM GAS  /tmp/ccoflQqT.s 			page 12


 358              		.loc 1 279 1 view .LVU99
 359 0082 70BC     		pop	{r4, r5, r6}
 360              	.LCFI3:
 361              		.cfi_restore 6
 362              		.cfi_restore 5
 363              		.cfi_restore 4
 364              		.cfi_def_cfa_offset 0
 365              	.LVL6:
 366              		.loc 1 279 1 view .LVU100
 367 0084 7047     		bx	lr
 368              	.L17:
 369 0086 00BF     		.align	2
 370              	.L16:
 371 0088 00000000 		.word	.LANCHOR1
 372              		.cfi_endproc
 373              	.LFE240:
 375              		.section	.text.validation,"ax",%progbits
 376              		.align	1
 377              		.global	validation
 378              		.syntax unified
 379              		.thumb
 380              		.thumb_func
 381              		.fpu fpv4-sp-d16
 383              	validation:
 384              	.LVL7:
 385              	.LFB244:
 280:Core/Src/hall_detection.c **** /**
 281:Core/Src/hall_detection.c **** * \brief the motor running in open loop control needs a bit of time to lock in place so current sig
 282:Core/Src/hall_detection.c **** * \param detection_state_enum* state,			pointer to the variable controling the state machine
 283:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 284:Core/Src/hall_detection.c **** * \param hall_pin_info * H1_gpio, pointer to gpio info about the hall A
 285:Core/Src/hall_detection.c **** * \param hall_pin_info * H2_gpio, pointer to gpio info about the hall B
 286:Core/Src/hall_detection.c **** * \param hall_pin_info * H3_gpio, pointer to gpio info about the hall C
 287:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr1, pointer to current value in amps for phase A
 288:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr2, pointer to current value in amps for phase C? or B?
 289:Core/Src/hall_detection.c **** */
 290:Core/Src/hall_detection.c **** void wait_for_the_current_stationary(detection_state_enum* state,hall_detection_general_struct *gen
 291:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
 292:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
 293:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
 294:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
 295:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
 296:Core/Src/hall_detection.c **** 		){
 297:Core/Src/hall_detection.c **** 	//timeout or currentisstationary
 298:Core/Src/hall_detection.c **** 	fill_buffers(gen, H1_gpio, H2_gpio, H3_gpio, ADCcurr1, ADCcurr2);
 299:Core/Src/hall_detection.c **** 	//timeout
 300:Core/Src/hall_detection.c **** 	if( ticks>MAXTICKs){
 301:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 302:Core/Src/hall_detection.c **** 		return;
 303:Core/Src/hall_detection.c **** 	}
 304:Core/Src/hall_detection.c **** 
 305:Core/Src/hall_detection.c ****     //endofadquisition
 306:Core/Src/hall_detection.c **** 	if(ticks>general.start_adquisition_ticks+2){//run alone signals_adquisition() to pre-fill the buff
 307:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 308:Core/Src/hall_detection.c **** 			if(are_all_periods_stable(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 309:Core/Src/hall_detection.c **** 				resetVariables_adquisition(gen);
 310:Core/Src/hall_detection.c **** 				resetVariables_results(gen);
ARM GAS  /tmp/ccoflQqT.s 			page 13


 311:Core/Src/hall_detection.c **** 				general.start_adquisition_ticks=ticks;
 312:Core/Src/hall_detection.c **** 				*state=detection_ADQUISITION;
 313:Core/Src/hall_detection.c **** 				return;
 314:Core/Src/hall_detection.c **** 			}else{
 315:Core/Src/hall_detection.c **** 				resetVariables_adquisition(gen);
 316:Core/Src/hall_detection.c **** 				general.start_adquisition_ticks=ticks;
 317:Core/Src/hall_detection.c **** 			}
 318:Core/Src/hall_detection.c **** 		}
 319:Core/Src/hall_detection.c **** 	}
 320:Core/Src/hall_detection.c **** }
 321:Core/Src/hall_detection.c **** 
 322:Core/Src/hall_detection.c **** /**
 323:Core/Src/hall_detection.c **** * \brief similar to wait_for_the_current_stationary(), but this time we mean it, we are adquiring t
 324:Core/Src/hall_detection.c **** * \param detection_state_enum* state,			pointer to the variable controling the state machine
 325:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 326:Core/Src/hall_detection.c **** * \param hall_pin_info * H1_gpio, pointer to gpio info about the hall A
 327:Core/Src/hall_detection.c **** * \param hall_pin_info * H2_gpio, pointer to gpio info about the hall B
 328:Core/Src/hall_detection.c **** * \param hall_pin_info * H3_gpio, pointer to gpio info about the hall C
 329:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr1, pointer to current value in amps for phase A
 330:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr2, pointer to current value in amps for phase C? or B?
 331:Core/Src/hall_detection.c **** */
 332:Core/Src/hall_detection.c **** void adquisition(
 333:Core/Src/hall_detection.c **** 		detection_state_enum* state,
 334:Core/Src/hall_detection.c **** 		hall_detection_general_struct *gen,
 335:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
 336:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
 337:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
 338:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
 339:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
 340:Core/Src/hall_detection.c **** 		){
 341:Core/Src/hall_detection.c **** 
 342:Core/Src/hall_detection.c **** 	fill_buffers(gen, H1_gpio, H2_gpio, H3_gpio, ADCcurr1, ADCcurr2);
 343:Core/Src/hall_detection.c **** 
 344:Core/Src/hall_detection.c **** 	//timeout
 345:Core/Src/hall_detection.c **** 	if( ticks>MAXTICKs){
 346:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 347:Core/Src/hall_detection.c **** 		return;
 348:Core/Src/hall_detection.c **** 	}
 349:Core/Src/hall_detection.c **** 
 350:Core/Src/hall_detection.c **** 	if(ticks>general.start_adquisition_ticks+2){//run alone signals_adquisition() to pre-fill the buff
 351:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 352:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,MAXZEROCROSSINGS);
 353:Core/Src/hall_detection.c **** 			*state=detection_INTERPRETATION;
 354:Core/Src/hall_detection.c **** 		}
 355:Core/Src/hall_detection.c **** 	}
 356:Core/Src/hall_detection.c **** }
 357:Core/Src/hall_detection.c **** 
 358:Core/Src/hall_detection.c **** /**
 359:Core/Src/hall_detection.c **** * \brief once we adquired the data we are trying to make sense out of it.
 360:Core/Src/hall_detection.c **** * \param detection_state_enum* state,			pointer to the variable controling the state machine
 361:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 362:Core/Src/hall_detection.c **** */
 363:Core/Src/hall_detection.c **** void interpretation(detection_state_enum* state,hall_detection_general_struct *gen){
 364:Core/Src/hall_detection.c **** 	//timeout
 365:Core/Src/hall_detection.c **** 	if( ticks>MAXTICKs){
 366:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 367:Core/Src/hall_detection.c **** 		return;
ARM GAS  /tmp/ccoflQqT.s 			page 14


 368:Core/Src/hall_detection.c **** 	}
 369:Core/Src/hall_detection.c **** 	assign_closest_phase_to_hall(gen);
 370:Core/Src/hall_detection.c **** 	assign_polarity(gen);
 371:Core/Src/hall_detection.c **** 	gen->numberOfresults++;
 372:Core/Src/hall_detection.c **** 	gen->start_adquisition_ticks=ticks;
 373:Core/Src/hall_detection.c **** 	*state=detection_VALIDATION;
 374:Core/Src/hall_detection.c **** }
 375:Core/Src/hall_detection.c **** 
 376:Core/Src/hall_detection.c **** /**
 377:Core/Src/hall_detection.c **** * \brief once we interpreted enough data, we validate results
 378:Core/Src/hall_detection.c **** * this function has a cyclomatic complexity of 19, that should be improved
 379:Core/Src/hall_detection.c **** * \param detection_state_enum* state,			pointer to the variable controling the state machine
 380:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 381:Core/Src/hall_detection.c **** */
 382:Core/Src/hall_detection.c **** void validation(detection_state_enum* state,hall_detection_general_struct *gen){
 386              		.loc 1 382 80 is_stmt 1 view -0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              		.loc 1 382 80 is_stmt 0 view .LVU102
 391 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 392              	.LCFI4:
 393              		.cfi_def_cfa_offset 24
 394              		.cfi_offset 3, -24
 395              		.cfi_offset 4, -20
 396              		.cfi_offset 5, -16
 397              		.cfi_offset 6, -12
 398              		.cfi_offset 7, -8
 399              		.cfi_offset 14, -4
 383:Core/Src/hall_detection.c **** 	//timeout or 	//reached results buffer full capacity
 384:Core/Src/hall_detection.c **** 	if( ticks>MAXTICKs || gen->numberOfresults>TOTAL_NUMBEROFRESULTS){
 400              		.loc 1 384 2 is_stmt 1 view .LVU103
 401              		.loc 1 384 11 is_stmt 0 view .LVU104
 402 0002 564B     		ldr	r3, .L47
 403 0004 1A68     		ldr	r2, [r3]
 404              		.loc 1 384 4 view .LVU105
 405 0006 564B     		ldr	r3, .L47+4
 406 0008 9A42     		cmp	r2, r3
 407 000a 06D8     		bhi	.L19
 408              		.loc 1 384 27 discriminator 1 view .LVU106
 409 000c D1F85461 		ldr	r6, [r1, #340]
 410              		.loc 1 384 21 discriminator 1 view .LVU107
 411 0010 062E     		cmp	r6, #6
 412 0012 02D8     		bhi	.L19
 413              	.LBB2:
 385:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 386:Core/Src/hall_detection.c **** 		return;
 387:Core/Src/hall_detection.c **** 	}
 388:Core/Src/hall_detection.c **** 
 389:Core/Src/hall_detection.c **** 	uint32_t all_phases_not_repeated=0;
 390:Core/Src/hall_detection.c **** 	for (uint32_t i = 0;  i < NUMBEROFPHASES; ++ i) {
 414              		.loc 1 390 16 view .LVU108
 415 0014 0022     		movs	r2, #0
 416              	.LBE2:
 389:Core/Src/hall_detection.c **** 	for (uint32_t i = 0;  i < NUMBEROFPHASES; ++ i) {
 417              		.loc 1 389 11 view .LVU109
 418 0016 1446     		mov	r4, r2
ARM GAS  /tmp/ccoflQqT.s 			page 15


 419 0018 07E0     		b	.L20
 420              	.L19:
 385:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 421              		.loc 1 385 3 is_stmt 1 view .LVU110
 385:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 422              		.loc 1 385 9 is_stmt 0 view .LVU111
 423 001a 0723     		movs	r3, #7
 424 001c 0370     		strb	r3, [r0]
 386:Core/Src/hall_detection.c **** 	}
 425              		.loc 1 386 3 is_stmt 1 view .LVU112
 426              	.LVL8:
 427              	.L18:
 391:Core/Src/hall_detection.c **** 		if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_A){
 392:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 393:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_B){
 394:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_B);
 395:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_C){
 396:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_C);
 397:Core/Src/hall_detection.c **** 		}
 398:Core/Src/hall_detection.c **** 	}
 399:Core/Src/hall_detection.c **** 
 400:Core/Src/hall_detection.c **** 	if(all_phases_not_repeated==((1<<hall_A)+(1<<hall_B)+(1<<hall_C))){
 401:Core/Src/hall_detection.c **** 		gen->results[gen->numberOfresults-1].is_valid=YES;
 402:Core/Src/hall_detection.c **** 	}else{
 403:Core/Src/hall_detection.c **** 		gen->results[gen->numberOfresults-1].is_valid=NO;
 404:Core/Src/hall_detection.c **** 	}
 405:Core/Src/hall_detection.c **** 
 406:Core/Src/hall_detection.c **** 	uint32_t numberofvalid=0;
 407:Core/Src/hall_detection.c **** 	for (uint32_t i = 0;  i < TOTAL_NUMBEROFRESULTS; ++ i) {
 408:Core/Src/hall_detection.c **** 		if(gen->results[i].is_valid==YES){
 409:Core/Src/hall_detection.c **** 			numberofvalid++;
 410:Core/Src/hall_detection.c **** 		}
 411:Core/Src/hall_detection.c **** 	}
 412:Core/Src/hall_detection.c **** 
 413:Core/Src/hall_detection.c **** 	if(numberofvalid>=NUMBER_OF_VALID_MATCHING_RESULTS){			//only if enough adquisitions were made
 414:Core/Src/hall_detection.c **** 		for (uint32_t i = 0; i < gen->numberOfresults; ++i) {			//loop trough results
 415:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){	//skip the not valid results.
 416:Core/Src/hall_detection.c **** 				uint32_t number_of_results_matching=0;
 417:Core/Src/hall_detection.c **** 				for (uint32_t j = 0; j < gen->numberOfresults; ++j) {	//compare that one result with the rest
 418:Core/Src/hall_detection.c **** 					if(
 419:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[0]==gen->results[j].hall_order[0] &&
 420:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[1]==gen->results[j].hall_order[1] &&
 421:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[2]==gen->results[j].hall_order[2] &&
 422:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[0]==gen->results[j].hall_polarity[0] &&
 423:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[1]==gen->results[j].hall_polarity[1] &&
 424:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[2]==gen->results[j].hall_polarity[2]
 425:Core/Src/hall_detection.c **** 							){//do they match?
 426:Core/Src/hall_detection.c **** 							number_of_results_matching++;
 427:Core/Src/hall_detection.c **** 						if(number_of_results_matching>=NUMBER_OF_VALID_MATCHING_RESULTS){
 428:Core/Src/hall_detection.c **** 							gen->indexOfcorrectResult=i;
 429:Core/Src/hall_detection.c **** 							*state=detection_PRESENTATION_FINISH;
 430:Core/Src/hall_detection.c **** 							return;
 431:Core/Src/hall_detection.c **** 						}
 432:Core/Src/hall_detection.c **** 					}
 433:Core/Src/hall_detection.c **** 				}
 434:Core/Src/hall_detection.c **** 			}
 435:Core/Src/hall_detection.c **** 
ARM GAS  /tmp/ccoflQqT.s 			page 16


 436:Core/Src/hall_detection.c **** 		}
 437:Core/Src/hall_detection.c **** 	}
 438:Core/Src/hall_detection.c **** 
 439:Core/Src/hall_detection.c **** 	resetVariables_adquisition(gen);
 440:Core/Src/hall_detection.c **** 	resetVariables_diferences(gen);
 441:Core/Src/hall_detection.c **** 	gen->start_adquisition_ticks=ticks;
 442:Core/Src/hall_detection.c **** 	*state=detection_ADQUISITION;
 443:Core/Src/hall_detection.c **** 	return;
 444:Core/Src/hall_detection.c **** }
 428              		.loc 1 444 1 is_stmt 0 view .LVU113
 429 001e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 430              	.LVL9:
 431              	.L22:
 432              	.LBB3:
 393:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_B);
 433              		.loc 1 393 9 is_stmt 1 view .LVU114
 393:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_B);
 434              		.loc 1 393 11 is_stmt 0 view .LVU115
 435 0020 012B     		cmp	r3, #1
 436 0022 0FD0     		beq	.L42
 395:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_C);
 437              		.loc 1 395 9 is_stmt 1 view .LVU116
 395:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_C);
 438              		.loc 1 395 11 is_stmt 0 view .LVU117
 439 0024 022B     		cmp	r3, #2
 440 0026 10D0     		beq	.L43
 441              	.L23:
 390:Core/Src/hall_detection.c **** 		if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_A){
 442              		.loc 1 390 44 discriminator 2 view .LVU118
 443 0028 0132     		adds	r2, r2, #1
 444              	.LVL10:
 445              	.L20:
 390:Core/Src/hall_detection.c **** 		if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_A){
 446              		.loc 1 390 2 discriminator 1 view .LVU119
 447 002a 022A     		cmp	r2, #2
 448 002c 10D8     		bhi	.L44
 391:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 449              		.loc 1 391 3 is_stmt 1 view .LVU120
 391:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 450              		.loc 1 391 39 is_stmt 0 view .LVU121
 451 002e 731E     		subs	r3, r6, #1
 391:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 452              		.loc 1 391 53 view .LVU122
 453 0030 01EB0313 		add	r3, r1, r3, lsl #4
 454 0034 1344     		add	r3, r3, r2
 455 0036 93F86431 		ldrb	r3, [r3, #356]	@ zero_extendqisi2
 391:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 456              		.loc 1 391 5 view .LVU123
 457 003a 002B     		cmp	r3, #0
 458 003c F0D1     		bne	.L22
 392:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_B){
 459              		.loc 1 392 4 is_stmt 1 view .LVU124
 392:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_B){
 460              		.loc 1 392 27 is_stmt 0 view .LVU125
 461 003e 44F00104 		orr	r4, r4, #1
 462              	.LVL11:
 392:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_B){
ARM GAS  /tmp/ccoflQqT.s 			page 17


 463              		.loc 1 392 27 view .LVU126
 464 0042 F1E7     		b	.L23
 465              	.L42:
 394:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_C){
 466              		.loc 1 394 4 is_stmt 1 view .LVU127
 394:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_C){
 467              		.loc 1 394 27 is_stmt 0 view .LVU128
 468 0044 44F00204 		orr	r4, r4, #2
 469              	.LVL12:
 394:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_C){
 470              		.loc 1 394 27 view .LVU129
 471 0048 EEE7     		b	.L23
 472              	.L43:
 396:Core/Src/hall_detection.c **** 		}
 473              		.loc 1 396 4 is_stmt 1 view .LVU130
 396:Core/Src/hall_detection.c **** 		}
 474              		.loc 1 396 27 is_stmt 0 view .LVU131
 475 004a 44F00404 		orr	r4, r4, #4
 476              	.LVL13:
 396:Core/Src/hall_detection.c **** 		}
 477              		.loc 1 396 27 view .LVU132
 478 004e EBE7     		b	.L23
 479              	.L44:
 396:Core/Src/hall_detection.c **** 		}
 480              		.loc 1 396 27 view .LVU133
 481              	.LBE3:
 400:Core/Src/hall_detection.c **** 		gen->results[gen->numberOfresults-1].is_valid=YES;
 482              		.loc 1 400 2 is_stmt 1 view .LVU134
 400:Core/Src/hall_detection.c **** 		gen->results[gen->numberOfresults-1].is_valid=YES;
 483              		.loc 1 400 4 is_stmt 0 view .LVU135
 484 0050 072C     		cmp	r4, #7
 485 0052 08D0     		beq	.L45
 403:Core/Src/hall_detection.c **** 	}
 486              		.loc 1 403 3 is_stmt 1 view .LVU136
 403:Core/Src/hall_detection.c **** 	}
 487              		.loc 1 403 36 is_stmt 0 view .LVU137
 488 0054 731E     		subs	r3, r6, #1
 403:Core/Src/hall_detection.c **** 	}
 489              		.loc 1 403 48 view .LVU138
 490 0056 01EB0313 		add	r3, r1, r3, lsl #4
 491 005a 0022     		movs	r2, #0
 492              	.LVL14:
 403:Core/Src/hall_detection.c **** 	}
 493              		.loc 1 403 48 view .LVU139
 494 005c 83F85C21 		strb	r2, [r3, #348]
 495              	.L27:
 406:Core/Src/hall_detection.c **** 	for (uint32_t i = 0;  i < TOTAL_NUMBEROFRESULTS; ++ i) {
 496              		.loc 1 406 2 is_stmt 1 view .LVU140
 497              	.LVL15:
 407:Core/Src/hall_detection.c **** 		if(gen->results[i].is_valid==YES){
 498              		.loc 1 407 2 view .LVU141
 499              	.LBB4:
 407:Core/Src/hall_detection.c **** 		if(gen->results[i].is_valid==YES){
 500              		.loc 1 407 7 view .LVU142
 407:Core/Src/hall_detection.c **** 		if(gen->results[i].is_valid==YES){
 501              		.loc 1 407 16 is_stmt 0 view .LVU143
 502 0060 0023     		movs	r3, #0
ARM GAS  /tmp/ccoflQqT.s 			page 18


 503              	.LBE4:
 406:Core/Src/hall_detection.c **** 	for (uint32_t i = 0;  i < TOTAL_NUMBEROFRESULTS; ++ i) {
 504              		.loc 1 406 11 view .LVU144
 505 0062 1C46     		mov	r4, r3
 506              	.LVL16:
 507              	.LBB5:
 407:Core/Src/hall_detection.c **** 		if(gen->results[i].is_valid==YES){
 508              		.loc 1 407 2 view .LVU145
 509 0064 07E0     		b	.L28
 510              	.LVL17:
 511              	.L45:
 407:Core/Src/hall_detection.c **** 		if(gen->results[i].is_valid==YES){
 512              		.loc 1 407 2 view .LVU146
 513              	.LBE5:
 401:Core/Src/hall_detection.c **** 	}else{
 514              		.loc 1 401 3 is_stmt 1 view .LVU147
 401:Core/Src/hall_detection.c **** 	}else{
 515              		.loc 1 401 36 is_stmt 0 view .LVU148
 516 0066 731E     		subs	r3, r6, #1
 401:Core/Src/hall_detection.c **** 	}else{
 517              		.loc 1 401 48 view .LVU149
 518 0068 01EB0313 		add	r3, r1, r3, lsl #4
 519 006c 0122     		movs	r2, #1
 520              	.LVL18:
 401:Core/Src/hall_detection.c **** 	}else{
 521              		.loc 1 401 48 view .LVU150
 522 006e 83F85C21 		strb	r2, [r3, #348]
 523 0072 F5E7     		b	.L27
 524              	.LVL19:
 525              	.L29:
 526              	.LBB6:
 407:Core/Src/hall_detection.c **** 		if(gen->results[i].is_valid==YES){
 527              		.loc 1 407 51 discriminator 2 view .LVU151
 528 0074 0133     		adds	r3, r3, #1
 529              	.LVL20:
 530              	.L28:
 407:Core/Src/hall_detection.c **** 		if(gen->results[i].is_valid==YES){
 531              		.loc 1 407 2 discriminator 1 view .LVU152
 532 0076 052B     		cmp	r3, #5
 533 0078 07D8     		bhi	.L46
 408:Core/Src/hall_detection.c **** 			numberofvalid++;
 534              		.loc 1 408 3 is_stmt 1 view .LVU153
 408:Core/Src/hall_detection.c **** 			numberofvalid++;
 535              		.loc 1 408 21 is_stmt 0 view .LVU154
 536 007a 01EB0312 		add	r2, r1, r3, lsl #4
 537 007e 92F85C21 		ldrb	r2, [r2, #348]	@ zero_extendqisi2
 408:Core/Src/hall_detection.c **** 			numberofvalid++;
 538              		.loc 1 408 5 view .LVU155
 539 0082 012A     		cmp	r2, #1
 540 0084 F6D1     		bne	.L29
 409:Core/Src/hall_detection.c **** 		}
 541              		.loc 1 409 4 is_stmt 1 view .LVU156
 409:Core/Src/hall_detection.c **** 		}
 542              		.loc 1 409 17 is_stmt 0 view .LVU157
 543 0086 0134     		adds	r4, r4, #1
 544              	.LVL21:
 409:Core/Src/hall_detection.c **** 		}
ARM GAS  /tmp/ccoflQqT.s 			page 19


 545              		.loc 1 409 17 view .LVU158
 546 0088 F4E7     		b	.L29
 547              	.L46:
 409:Core/Src/hall_detection.c **** 		}
 548              		.loc 1 409 17 view .LVU159
 549              	.LBE6:
 413:Core/Src/hall_detection.c **** 		for (uint32_t i = 0; i < gen->numberOfresults; ++i) {			//loop trough results
 550              		.loc 1 413 2 is_stmt 1 view .LVU160
 413:Core/Src/hall_detection.c **** 		for (uint32_t i = 0; i < gen->numberOfresults; ++i) {			//loop trough results
 551              		.loc 1 413 4 is_stmt 0 view .LVU161
 552 008a 022C     		cmp	r4, #2
 553 008c 58D9     		bls	.L32
 554              	.LBB7:
 414:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){	//skip the not valid results.
 555              		.loc 1 414 17 view .LVU162
 556 008e 0024     		movs	r4, #0
 557              	.LVL22:
 414:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){	//skip the not valid results.
 558              		.loc 1 414 17 view .LVU163
 559 0090 4BE0     		b	.L31
 560              	.LVL23:
 561              	.L35:
 562              	.LBB8:
 563              	.LBB9:
 417:Core/Src/hall_detection.c **** 					if(
 564              		.loc 1 417 52 discriminator 2 view .LVU164
 565 0092 0133     		adds	r3, r3, #1
 566              	.LVL24:
 567              	.L33:
 417:Core/Src/hall_detection.c **** 					if(
 568              		.loc 1 417 5 discriminator 1 view .LVU165
 569 0094 9E42     		cmp	r6, r3
 570 0096 47D9     		bls	.L34
 418:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[0]==gen->results[j].hall_order[0] &&
 571              		.loc 1 418 6 is_stmt 1 view .LVU166
 419:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[1]==gen->results[j].hall_order[1] &&
 572              		.loc 1 419 34 is_stmt 0 view .LVU167
 573 0098 04F11602 		add	r2, r4, #22
 574 009c 01EB0212 		add	r2, r1, r2, lsl #4
 575 00a0 1579     		ldrb	r5, [r2, #4]	@ zero_extendqisi2
 419:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[1]==gen->results[j].hall_order[1] &&
 576              		.loc 1 419 65 view .LVU168
 577 00a2 03F11602 		add	r2, r3, #22
 578 00a6 01EB0212 		add	r2, r1, r2, lsl #4
 579 00aa 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 418:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[0]==gen->results[j].hall_order[0] &&
 580              		.loc 1 418 8 view .LVU169
 581 00ac 9542     		cmp	r5, r2
 582 00ae F0D1     		bne	.L35
 420:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[2]==gen->results[j].hall_order[2] &&
 583              		.loc 1 420 34 view .LVU170
 584 00b0 01EB0412 		add	r2, r1, r4, lsl #4
 585 00b4 92F86551 		ldrb	r5, [r2, #357]	@ zero_extendqisi2
 420:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[2]==gen->results[j].hall_order[2] &&
 586              		.loc 1 420 65 view .LVU171
 587 00b8 01EB0312 		add	r2, r1, r3, lsl #4
 588 00bc 92F86521 		ldrb	r2, [r2, #357]	@ zero_extendqisi2
ARM GAS  /tmp/ccoflQqT.s 			page 20


 419:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[1]==gen->results[j].hall_order[1] &&
 589              		.loc 1 419 69 view .LVU172
 590 00c0 9542     		cmp	r5, r2
 591 00c2 E6D1     		bne	.L35
 421:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[0]==gen->results[j].hall_polarity[0] &&
 592              		.loc 1 421 34 view .LVU173
 593 00c4 01EB0412 		add	r2, r1, r4, lsl #4
 594 00c8 92F86651 		ldrb	r5, [r2, #358]	@ zero_extendqisi2
 421:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[0]==gen->results[j].hall_polarity[0] &&
 595              		.loc 1 421 65 view .LVU174
 596 00cc 01EB0312 		add	r2, r1, r3, lsl #4
 597 00d0 92F86621 		ldrb	r2, [r2, #358]	@ zero_extendqisi2
 420:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[2]==gen->results[j].hall_order[2] &&
 598              		.loc 1 420 69 view .LVU175
 599 00d4 9542     		cmp	r5, r2
 600 00d6 DCD1     		bne	.L35
 422:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[1]==gen->results[j].hall_polarity[1] &&
 601              		.loc 1 422 37 view .LVU176
 602 00d8 04F11602 		add	r2, r4, #22
 603 00dc 01EB0212 		add	r2, r1, r2, lsl #4
 604 00e0 D579     		ldrb	r5, [r2, #7]	@ zero_extendqisi2
 422:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[1]==gen->results[j].hall_polarity[1] &&
 605              		.loc 1 422 71 view .LVU177
 606 00e2 03F11602 		add	r2, r3, #22
 607 00e6 01EB0212 		add	r2, r1, r2, lsl #4
 608 00ea D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
 421:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[0]==gen->results[j].hall_polarity[0] &&
 609              		.loc 1 421 69 view .LVU178
 610 00ec 9542     		cmp	r5, r2
 611 00ee D0D1     		bne	.L35
 423:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[2]==gen->results[j].hall_polarity[2]
 612              		.loc 1 423 37 view .LVU179
 613 00f0 01EB0412 		add	r2, r1, r4, lsl #4
 614 00f4 92F86851 		ldrb	r5, [r2, #360]	@ zero_extendqisi2
 423:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[2]==gen->results[j].hall_polarity[2]
 615              		.loc 1 423 71 view .LVU180
 616 00f8 01EB0312 		add	r2, r1, r3, lsl #4
 617 00fc 92F86821 		ldrb	r2, [r2, #360]	@ zero_extendqisi2
 422:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[1]==gen->results[j].hall_polarity[1] &&
 618              		.loc 1 422 75 view .LVU181
 619 0100 9542     		cmp	r5, r2
 620 0102 C6D1     		bne	.L35
 424:Core/Src/hall_detection.c **** 							){//do they match?
 621              		.loc 1 424 37 view .LVU182
 622 0104 01EB0412 		add	r2, r1, r4, lsl #4
 623 0108 92F86951 		ldrb	r5, [r2, #361]	@ zero_extendqisi2
 424:Core/Src/hall_detection.c **** 							){//do they match?
 624              		.loc 1 424 71 view .LVU183
 625 010c 01EB0312 		add	r2, r1, r3, lsl #4
 626 0110 92F86921 		ldrb	r2, [r2, #361]	@ zero_extendqisi2
 423:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[2]==gen->results[j].hall_polarity[2]
 627              		.loc 1 423 75 view .LVU184
 628 0114 9542     		cmp	r5, r2
 629 0116 BCD1     		bne	.L35
 426:Core/Src/hall_detection.c **** 						if(number_of_results_matching>=NUMBER_OF_VALID_MATCHING_RESULTS){
 630              		.loc 1 426 8 is_stmt 1 view .LVU185
 426:Core/Src/hall_detection.c **** 						if(number_of_results_matching>=NUMBER_OF_VALID_MATCHING_RESULTS){
ARM GAS  /tmp/ccoflQqT.s 			page 21


 631              		.loc 1 426 34 is_stmt 0 view .LVU186
 632 0118 0137     		adds	r7, r7, #1
 633              	.LVL25:
 427:Core/Src/hall_detection.c **** 							gen->indexOfcorrectResult=i;
 634              		.loc 1 427 7 is_stmt 1 view .LVU187
 427:Core/Src/hall_detection.c **** 							gen->indexOfcorrectResult=i;
 635              		.loc 1 427 9 is_stmt 0 view .LVU188
 636 011a 022F     		cmp	r7, #2
 637 011c B9D9     		bls	.L35
 428:Core/Src/hall_detection.c **** 							*state=detection_PRESENTATION_FINISH;
 638              		.loc 1 428 8 is_stmt 1 view .LVU189
 428:Core/Src/hall_detection.c **** 							*state=detection_PRESENTATION_FINISH;
 639              		.loc 1 428 33 is_stmt 0 view .LVU190
 640 011e C1F85841 		str	r4, [r1, #344]
 429:Core/Src/hall_detection.c **** 							return;
 641              		.loc 1 429 8 is_stmt 1 view .LVU191
 429:Core/Src/hall_detection.c **** 							return;
 642              		.loc 1 429 14 is_stmt 0 view .LVU192
 643 0122 0623     		movs	r3, #6
 644              	.LVL26:
 429:Core/Src/hall_detection.c **** 							return;
 645              		.loc 1 429 14 view .LVU193
 646 0124 0370     		strb	r3, [r0]
 430:Core/Src/hall_detection.c **** 						}
 647              		.loc 1 430 8 is_stmt 1 view .LVU194
 648 0126 7AE7     		b	.L18
 649              	.LVL27:
 650              	.L34:
 430:Core/Src/hall_detection.c **** 						}
 651              		.loc 1 430 8 is_stmt 0 view .LVU195
 652              	.LBE9:
 653              	.LBE8:
 414:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){	//skip the not valid results.
 654              		.loc 1 414 50 discriminator 2 view .LVU196
 655 0128 0134     		adds	r4, r4, #1
 656              	.LVL28:
 657              	.L31:
 414:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){	//skip the not valid results.
 658              		.loc 1 414 3 discriminator 1 view .LVU197
 659 012a A642     		cmp	r6, r4
 660 012c 08D9     		bls	.L32
 415:Core/Src/hall_detection.c **** 				uint32_t number_of_results_matching=0;
 661              		.loc 1 415 4 is_stmt 1 view .LVU198
 415:Core/Src/hall_detection.c **** 				uint32_t number_of_results_matching=0;
 662              		.loc 1 415 22 is_stmt 0 view .LVU199
 663 012e 01EB0413 		add	r3, r1, r4, lsl #4
 664 0132 93F85C31 		ldrb	r3, [r3, #348]	@ zero_extendqisi2
 415:Core/Src/hall_detection.c **** 				uint32_t number_of_results_matching=0;
 665              		.loc 1 415 6 view .LVU200
 666 0136 012B     		cmp	r3, #1
 667 0138 F6D1     		bne	.L34
 668              	.LBB11:
 669              	.LBB10:
 417:Core/Src/hall_detection.c **** 					if(
 670              		.loc 1 417 19 view .LVU201
 671 013a 0023     		movs	r3, #0
 672              	.LBE10:
ARM GAS  /tmp/ccoflQqT.s 			page 22


 416:Core/Src/hall_detection.c **** 				for (uint32_t j = 0; j < gen->numberOfresults; ++j) {	//compare that one result with the rest
 673              		.loc 1 416 14 view .LVU202
 674 013c 1F46     		mov	r7, r3
 675 013e A9E7     		b	.L33
 676              	.LVL29:
 677              	.L32:
 416:Core/Src/hall_detection.c **** 				for (uint32_t j = 0; j < gen->numberOfresults; ++j) {	//compare that one result with the rest
 678              		.loc 1 416 14 view .LVU203
 679 0140 0C46     		mov	r4, r1
 680 0142 0546     		mov	r5, r0
 681              	.LBE11:
 682              	.LBE7:
 439:Core/Src/hall_detection.c **** 	resetVariables_diferences(gen);
 683              		.loc 1 439 2 is_stmt 1 view .LVU204
 684 0144 0846     		mov	r0, r1
 685              	.LVL30:
 439:Core/Src/hall_detection.c **** 	resetVariables_diferences(gen);
 686              		.loc 1 439 2 is_stmt 0 view .LVU205
 687 0146 FFF7FEFF 		bl	resetVariables_adquisition
 688              	.LVL31:
 440:Core/Src/hall_detection.c **** 	gen->start_adquisition_ticks=ticks;
 689              		.loc 1 440 2 is_stmt 1 view .LVU206
 690 014a 2046     		mov	r0, r4
 691 014c FFF7FEFF 		bl	resetVariables_diferences
 692              	.LVL32:
 441:Core/Src/hall_detection.c **** 	*state=detection_ADQUISITION;
 693              		.loc 1 441 2 view .LVU207
 441:Core/Src/hall_detection.c **** 	*state=detection_ADQUISITION;
 694              		.loc 1 441 30 is_stmt 0 view .LVU208
 695 0150 024B     		ldr	r3, .L47
 696 0152 1B68     		ldr	r3, [r3]
 697 0154 2360     		str	r3, [r4]
 442:Core/Src/hall_detection.c **** 	return;
 698              		.loc 1 442 2 is_stmt 1 view .LVU209
 442:Core/Src/hall_detection.c **** 	return;
 699              		.loc 1 442 8 is_stmt 0 view .LVU210
 700 0156 0323     		movs	r3, #3
 701 0158 2B70     		strb	r3, [r5]
 443:Core/Src/hall_detection.c **** }
 702              		.loc 1 443 2 is_stmt 1 view .LVU211
 703 015a 60E7     		b	.L18
 704              	.L48:
 705              		.align	2
 706              	.L47:
 707 015c 00000000 		.word	ticks
 708 0160 38900D00 		.word	888888
 709              		.cfi_endproc
 710              	.LFE244:
 712              		.section	.text.present_and_finish,"ax",%progbits
 713              		.align	1
 714              		.global	present_and_finish
 715              		.syntax unified
 716              		.thumb
 717              		.thumb_func
 718              		.fpu fpv4-sp-d16
 720              	present_and_finish:
 721              	.LVL33:
ARM GAS  /tmp/ccoflQqT.s 			page 23


 722              	.LFB245:
 445:Core/Src/hall_detection.c **** 
 446:Core/Src/hall_detection.c **** /**
 447:Core/Src/hall_detection.c **** * \brief if the resutls are validated, lets present the data, load the ASCII message for uart and/o
 448:Core/Src/hall_detection.c **** * \param detection_state_enum* state,			pointer to the variable controling the state machine
 449:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 450:Core/Src/hall_detection.c **** */
 451:Core/Src/hall_detection.c **** void present_and_finish(detection_state_enum* state,hall_detection_general_struct *gen){
 723              		.loc 1 451 88 view -0
 724              		.cfi_startproc
 725              		@ args = 0, pretend = 0, frame = 0
 726              		@ frame_needed = 0, uses_anonymous_args = 0
 727              		.loc 1 451 88 is_stmt 0 view .LVU213
 728 0000 38B5     		push	{r3, r4, r5, lr}
 729              	.LCFI5:
 730              		.cfi_def_cfa_offset 16
 731              		.cfi_offset 3, -16
 732              		.cfi_offset 4, -12
 733              		.cfi_offset 5, -8
 734              		.cfi_offset 14, -4
 735 0002 0446     		mov	r4, r0
 452:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < messageLength; ++i) {
 736              		.loc 1 452 2 is_stmt 1 view .LVU214
 737              	.LBB12:
 738              		.loc 1 452 7 view .LVU215
 739              	.LVL34:
 740              		.loc 1 452 16 is_stmt 0 view .LVU216
 741 0004 0023     		movs	r3, #0
 742              		.loc 1 452 2 view .LVU217
 743 0006 04E0     		b	.L50
 744              	.LVL35:
 745              	.L51:
 453:Core/Src/hall_detection.c **** 		gen->message[i]=' ';
 746              		.loc 1 453 3 is_stmt 1 discriminator 3 view .LVU218
 747              		.loc 1 453 18 is_stmt 0 discriminator 3 view .LVU219
 748 0008 CA18     		adds	r2, r1, r3
 749 000a 2020     		movs	r0, #32
 750 000c 82F8BC01 		strb	r0, [r2, #444]
 452:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < messageLength; ++i) {
 751              		.loc 1 452 42 discriminator 3 view .LVU220
 752 0010 0133     		adds	r3, r3, #1
 753              	.LVL36:
 754              	.L50:
 452:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < messageLength; ++i) {
 755              		.loc 1 452 2 discriminator 1 view .LVU221
 756 0012 072B     		cmp	r3, #7
 757 0014 F8D9     		bls	.L51
 758              	.LBE12:
 759              	.LBB13:
 454:Core/Src/hall_detection.c **** 	}
 455:Core/Src/hall_detection.c **** 
 456:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 760              		.loc 1 456 16 view .LVU222
 761 0016 0023     		movs	r3, #0
 762              	.LVL37:
 763              		.loc 1 456 16 view .LVU223
 764 0018 19E0     		b	.L52
ARM GAS  /tmp/ccoflQqT.s 			page 24


 765              	.LVL38:
 766              	.L53:
 457:Core/Src/hall_detection.c **** 		if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_A){
 458:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 459:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 767              		.loc 1 459 9 is_stmt 1 view .LVU224
 768              		.loc 1 459 62 is_stmt 0 view .LVU225
 769 001a 01EB0210 		add	r0, r1, r2, lsl #4
 770 001e 1844     		add	r0, r0, r3
 771 0020 90F86401 		ldrb	r0, [r0, #356]	@ zero_extendqisi2
 772              		.loc 1 459 11 view .LVU226
 773 0024 0128     		cmp	r0, #1
 774 0026 08D0     		beq	.L60
 460:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 461:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_C){
 775              		.loc 1 461 9 is_stmt 1 view .LVU227
 776              		.loc 1 461 11 is_stmt 0 view .LVU228
 777 0028 0228     		cmp	r0, #2
 778 002a 21D1     		bne	.L54
 462:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='C';
 779              		.loc 1 462 4 is_stmt 1 view .LVU229
 780              		.loc 1 462 19 is_stmt 0 view .LVU230
 781 002c 5800     		lsls	r0, r3, #1
 782              		.loc 1 462 22 view .LVU231
 783 002e 0130     		adds	r0, r0, #1
 784              		.loc 1 462 25 view .LVU232
 785 0030 0844     		add	r0, r0, r1
 786 0032 4325     		movs	r5, #67
 787 0034 80F8BC51 		strb	r5, [r0, #444]
 788 0038 1AE0     		b	.L54
 789              	.L60:
 460:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 790              		.loc 1 460 4 is_stmt 1 view .LVU233
 460:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 791              		.loc 1 460 19 is_stmt 0 view .LVU234
 792 003a 5800     		lsls	r0, r3, #1
 460:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 793              		.loc 1 460 22 view .LVU235
 794 003c 0130     		adds	r0, r0, #1
 460:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 795              		.loc 1 460 25 view .LVU236
 796 003e 0844     		add	r0, r0, r1
 797 0040 4225     		movs	r5, #66
 798 0042 80F8BC51 		strb	r5, [r0, #444]
 799 0046 13E0     		b	.L54
 800              	.L56:
 463:Core/Src/hall_detection.c **** 		}
 464:Core/Src/hall_detection.c **** 
 465:Core/Src/hall_detection.c **** 		if(gen->results[gen->indexOfcorrectResult].hall_polarity[i]==hall_direct){
 466:Core/Src/hall_detection.c **** 			gen->message[i*2]=' ';
 467:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_polarity[i]==hall_inverse){
 801              		.loc 1 467 9 is_stmt 1 view .LVU237
 802              		.loc 1 467 11 is_stmt 0 view .LVU238
 803 0048 012A     		cmp	r2, #1
 804 004a 1ED0     		beq	.L61
 805              	.L57:
 456:Core/Src/hall_detection.c **** 		if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_A){
ARM GAS  /tmp/ccoflQqT.s 			page 25


 806              		.loc 1 456 43 discriminator 2 view .LVU239
 807 004c 0133     		adds	r3, r3, #1
 808              	.LVL39:
 809              	.L52:
 456:Core/Src/hall_detection.c **** 		if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_A){
 810              		.loc 1 456 2 discriminator 1 view .LVU240
 811 004e 022B     		cmp	r3, #2
 812 0050 21D8     		bhi	.L62
 457:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 813              		.loc 1 457 3 is_stmt 1 view .LVU241
 457:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 814              		.loc 1 457 22 is_stmt 0 view .LVU242
 815 0052 D1F85821 		ldr	r2, [r1, #344]
 457:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 816              		.loc 1 457 56 view .LVU243
 817 0056 01EB0210 		add	r0, r1, r2, lsl #4
 818 005a 1844     		add	r0, r0, r3
 819 005c 90F86401 		ldrb	r0, [r0, #356]	@ zero_extendqisi2
 457:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 820              		.loc 1 457 5 view .LVU244
 821 0060 0028     		cmp	r0, #0
 822 0062 DAD1     		bne	.L53
 458:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 823              		.loc 1 458 4 is_stmt 1 view .LVU245
 458:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 824              		.loc 1 458 19 is_stmt 0 view .LVU246
 825 0064 5800     		lsls	r0, r3, #1
 458:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 826              		.loc 1 458 22 view .LVU247
 827 0066 0130     		adds	r0, r0, #1
 458:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 828              		.loc 1 458 25 view .LVU248
 829 0068 0844     		add	r0, r0, r1
 830 006a 4125     		movs	r5, #65
 831 006c 80F8BC51 		strb	r5, [r0, #444]
 832              	.L54:
 465:Core/Src/hall_detection.c **** 			gen->message[i*2]=' ';
 833              		.loc 1 465 3 is_stmt 1 view .LVU249
 465:Core/Src/hall_detection.c **** 			gen->message[i*2]=' ';
 834              		.loc 1 465 59 is_stmt 0 view .LVU250
 835 0070 01EB0212 		add	r2, r1, r2, lsl #4
 836 0074 1A44     		add	r2, r2, r3
 837 0076 92F86721 		ldrb	r2, [r2, #359]	@ zero_extendqisi2
 465:Core/Src/hall_detection.c **** 			gen->message[i*2]=' ';
 838              		.loc 1 465 5 view .LVU251
 839 007a 002A     		cmp	r2, #0
 840 007c E4D1     		bne	.L56
 466:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_polarity[i]==hall_inverse){
 841              		.loc 1 466 4 is_stmt 1 view .LVU252
 466:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_polarity[i]==hall_inverse){
 842              		.loc 1 466 21 is_stmt 0 view .LVU253
 843 007e 01EB4302 		add	r2, r1, r3, lsl #1
 844 0082 2020     		movs	r0, #32
 845 0084 82F8BC01 		strb	r0, [r2, #444]
 846 0088 E0E7     		b	.L57
 847              	.L61:
 468:Core/Src/hall_detection.c **** 			gen->message[i*2]='!';
ARM GAS  /tmp/ccoflQqT.s 			page 26


 848              		.loc 1 468 4 is_stmt 1 view .LVU254
 849              		.loc 1 468 21 is_stmt 0 view .LVU255
 850 008a 01EB4302 		add	r2, r1, r3, lsl #1
 851 008e 2120     		movs	r0, #33
 852 0090 82F8BC01 		strb	r0, [r2, #444]
 853 0094 DAE7     		b	.L57
 854              	.L62:
 855              		.loc 1 468 21 view .LVU256
 856              	.LBE13:
 469:Core/Src/hall_detection.c **** 		}
 470:Core/Src/hall_detection.c **** 	}
 471:Core/Src/hall_detection.c **** 
 472:Core/Src/hall_detection.c **** 	gen->message[messageLength-2]='\n';//two last characters
 857              		.loc 1 472 2 is_stmt 1 view .LVU257
 858              		.loc 1 472 31 is_stmt 0 view .LVU258
 859 0096 0A23     		movs	r3, #10
 860              	.LVL40:
 861              		.loc 1 472 31 view .LVU259
 862 0098 81F8C231 		strb	r3, [r1, #450]
 473:Core/Src/hall_detection.c **** 	gen->message[messageLength-1]='\r';
 863              		.loc 1 473 2 is_stmt 1 view .LVU260
 864              		.loc 1 473 31 is_stmt 0 view .LVU261
 865 009c 0D23     		movs	r3, #13
 866 009e 81F8C331 		strb	r3, [r1, #451]
 474:Core/Src/hall_detection.c **** 
 475:Core/Src/hall_detection.c **** #ifdef TESTuart
 476:Core/Src/hall_detection.c **** 	HAL_UART_Transmit(&huart2, (const uint8_t *)&general.message, messageLength,100);
 867              		.loc 1 476 2 is_stmt 1 view .LVU262
 868 00a2 6423     		movs	r3, #100
 869 00a4 0822     		movs	r2, #8
 870 00a6 0349     		ldr	r1, .L63
 871              	.LVL41:
 872              		.loc 1 476 2 is_stmt 0 view .LVU263
 873 00a8 0348     		ldr	r0, .L63+4
 874 00aa FFF7FEFF 		bl	HAL_UART_Transmit
 875              	.LVL42:
 477:Core/Src/hall_detection.c **** #endif
 478:Core/Src/hall_detection.c **** 
 479:Core/Src/hall_detection.c **** 	*state=detection_DISABLED;
 876              		.loc 1 479 2 is_stmt 1 view .LVU264
 877              		.loc 1 479 8 is_stmt 0 view .LVU265
 878 00ae 0023     		movs	r3, #0
 879 00b0 2370     		strb	r3, [r4]
 480:Core/Src/hall_detection.c **** }
 880              		.loc 1 480 1 view .LVU266
 881 00b2 38BD     		pop	{r3, r4, r5, pc}
 882              	.LVL43:
 883              	.L64:
 884              		.loc 1 480 1 view .LVU267
 885              		.align	2
 886              	.L63:
 887 00b4 BC010000 		.word	.LANCHOR2+444
 888 00b8 00000000 		.word	huart2
 889              		.cfi_endproc
 890              	.LFE245:
 892              		.section	.text.fill_buffers,"ax",%progbits
 893              		.align	1
ARM GAS  /tmp/ccoflQqT.s 			page 27


 894              		.global	fill_buffers
 895              		.syntax unified
 896              		.thumb
 897              		.thumb_func
 898              		.fpu fpv4-sp-d16
 900              	fill_buffers:
 901              	.LVL44:
 902              	.LFB246:
 481:Core/Src/hall_detection.c **** 
 482:Core/Src/hall_detection.c **** /**
 483:Core/Src/hall_detection.c **** * \brief these buffers need to be filled, not much to this function, manages the "circularity" of t
 484:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 485:Core/Src/hall_detection.c **** * \param hall_pin_info * H1_gpio, pointer to gpio info about the hall A
 486:Core/Src/hall_detection.c **** * \param hall_pin_info * H2_gpio, pointer to gpio info about the hall B
 487:Core/Src/hall_detection.c **** * \param hall_pin_info * H3_gpio, pointer to gpio info about the hall C
 488:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr1, pointer to current value in amps for phase A
 489:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr2, pointer to current value in amps for phase C? or B?
 490:Core/Src/hall_detection.c **** */
 491:Core/Src/hall_detection.c **** void fill_buffers(
 492:Core/Src/hall_detection.c **** 		hall_detection_general_struct *gen,
 493:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
 494:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
 495:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
 496:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
 497:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
 498:Core/Src/hall_detection.c **** 		){
 903              		.loc 1 498 4 is_stmt 1 view -0
 904              		.cfi_startproc
 905              		@ args = 8, pretend = 0, frame = 0
 906              		@ frame_needed = 0, uses_anonymous_args = 0
 907              		@ link register save eliminated.
 908              		.loc 1 498 4 is_stmt 0 view .LVU269
 909 0000 70B4     		push	{r4, r5, r6}
 910              	.LCFI6:
 911              		.cfi_def_cfa_offset 12
 912              		.cfi_offset 4, -12
 913              		.cfi_offset 5, -8
 914              		.cfi_offset 6, -4
 915 0002 039D     		ldr	r5, [sp, #12]
 916 0004 049C     		ldr	r4, [sp, #16]
 499:Core/Src/hall_detection.c **** 
 500:Core/Src/hall_detection.c **** #ifdef REAL_PHASES_A_B_calculated_C
 501:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[1]=gen->currA.two_samples_buffer[0];
 502:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[0]= *ADCcurr1; //i suspect ADC measurements are one sample late, bec
 503:Core/Src/hall_detection.c **** 
 504:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[1]=gen->currB.two_samples_buffer[0];
 505:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[0]= *ADCcurr2;
 506:Core/Src/hall_detection.c **** 	//c=-a-b, NO REAL MEASUREMENT OF CURRENT C, assuming ABC currents ortogonality:
 507:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[1]=gen->currC.two_samples_buffer[0];
 508:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[0]= currentAplusBplusC-*ADCcurr1-*ADCcurr2;
 509:Core/Src/hall_detection.c **** #endif
 510:Core/Src/hall_detection.c **** 
 511:Core/Src/hall_detection.c **** #ifdef REAL_PHASES_A_C_calculated_B
 512:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[1]=gen->currA.two_samples_buffer[0];
 917              		.loc 1 512 2 is_stmt 1 view .LVU270
 918              		.loc 1 512 64 is_stmt 0 view .LVU271
 919 0006 4668     		ldr	r6, [r0, #4]	@ float
ARM GAS  /tmp/ccoflQqT.s 			page 28


 920              		.loc 1 512 34 view .LVU272
 921 0008 8660     		str	r6, [r0, #8]	@ float
 513:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[0]= *ADCcurr1;
 922              		.loc 1 513 2 is_stmt 1 view .LVU273
 923              		.loc 1 513 36 is_stmt 0 view .LVU274
 924 000a 2E68     		ldr	r6, [r5]	@ float
 925              		.loc 1 513 34 view .LVU275
 926 000c 4660     		str	r6, [r0, #4]	@ float
 514:Core/Src/hall_detection.c **** 	//b=-a-c, NO REAL MEASUREMENT OF CURRENT B, assuming ABC currents ortogonality:
 515:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[1]=gen->currB.two_samples_buffer[0];
 927              		.loc 1 515 2 is_stmt 1 view .LVU276
 928              		.loc 1 515 64 is_stmt 0 view .LVU277
 929 000e 066B     		ldr	r6, [r0, #48]	@ float
 930              		.loc 1 515 34 view .LVU278
 931 0010 4663     		str	r6, [r0, #52]	@ float
 516:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[0]= -*ADCcurr1-*ADCcurr2;
 932              		.loc 1 516 2 is_stmt 1 view .LVU279
 933              		.loc 1 516 37 is_stmt 0 view .LVU280
 934 0012 D5ED007A 		vldr.32	s15, [r5]
 935              		.loc 1 516 36 view .LVU281
 936 0016 F1EE677A 		vneg.f32	s15, s15
 937              		.loc 1 516 47 view .LVU282
 938 001a 94ED007A 		vldr.32	s14, [r4]
 939              		.loc 1 516 46 view .LVU283
 940 001e 77EEC77A 		vsub.f32	s15, s15, s14
 941              		.loc 1 516 34 view .LVU284
 942 0022 C0ED0C7A 		vstr.32	s15, [r0, #48]
 517:Core/Src/hall_detection.c **** 
 518:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[1]=gen->currC.two_samples_buffer[0];
 943              		.loc 1 518 2 is_stmt 1 view .LVU285
 944              		.loc 1 518 64 is_stmt 0 view .LVU286
 945 0026 C56D     		ldr	r5, [r0, #92]	@ float
 946              		.loc 1 518 34 view .LVU287
 947 0028 0566     		str	r5, [r0, #96]	@ float
 519:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[0]= *ADCcurr2;
 948              		.loc 1 519 2 is_stmt 1 view .LVU288
 949              		.loc 1 519 36 is_stmt 0 view .LVU289
 950 002a 2468     		ldr	r4, [r4]	@ float
 951              		.loc 1 519 34 view .LVU290
 952 002c C465     		str	r4, [r0, #92]	@ float
 520:Core/Src/hall_detection.c **** #endif
 521:Core/Src/hall_detection.c **** 
 522:Core/Src/hall_detection.c **** #ifdef REAL_PHASES_B_C_calculated_A
 523:Core/Src/hall_detection.c **** 	//a=-b-bc, NO REAL MEASUREMENT OF CURRENT A, assuming ABC currents ortogonality:
 524:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[1]=gen->currA.two_samples_buffer[0];
 525:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[0]= currentAplusBplusC-*ADCcurr1-*ADCcurr2;
 526:Core/Src/hall_detection.c **** 
 527:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[1]=gen->currB.two_samples_buffer[0];
 528:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[0]= *ADCcurr1;
 529:Core/Src/hall_detection.c **** 
 530:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[1]=gen->currC.two_samples_buffer[0];
 531:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[0]= *ADCcurr2;
 532:Core/Src/hall_detection.c **** #endif
 533:Core/Src/hall_detection.c **** 
 534:Core/Src/hall_detection.c **** 	gen->hallA.two_samples_buffer[1]=gen->hallA.two_samples_buffer[0];
 953              		.loc 1 534 2 is_stmt 1 view .LVU291
 954              		.loc 1 534 64 is_stmt 0 view .LVU292
ARM GAS  /tmp/ccoflQqT.s 			page 29


 955 002e D0F88840 		ldr	r4, [r0, #136]	@ float
 956              		.loc 1 534 34 view .LVU293
 957 0032 C0F88C40 		str	r4, [r0, #140]	@ float
 535:Core/Src/hall_detection.c **** 	gen->hallA.two_samples_buffer[0]=(float) H1_gpio->state;
 958              		.loc 1 535 2 is_stmt 1 view .LVU294
 959              		.loc 1 535 50 is_stmt 0 view .LVU295
 960 0036 C979     		ldrb	r1, [r1, #7]	@ zero_extendqisi2
 961              	.LVL45:
 962              		.loc 1 535 50 view .LVU296
 963 0038 07EE901A 		vmov	s15, r1	@ int
 964              		.loc 1 535 35 view .LVU297
 965 003c F8EE677A 		vcvt.f32.u32	s15, s15
 966              		.loc 1 535 34 view .LVU298
 967 0040 C0ED227A 		vstr.32	s15, [r0, #136]
 536:Core/Src/hall_detection.c **** 
 537:Core/Src/hall_detection.c **** 	gen->hallB.two_samples_buffer[1]=gen->hallB.two_samples_buffer[0];
 968              		.loc 1 537 2 is_stmt 1 view .LVU299
 969              		.loc 1 537 64 is_stmt 0 view .LVU300
 970 0044 D0F8B410 		ldr	r1, [r0, #180]	@ float
 971              		.loc 1 537 34 view .LVU301
 972 0048 C0F8B810 		str	r1, [r0, #184]	@ float
 538:Core/Src/hall_detection.c **** 	gen->hallB.two_samples_buffer[0]=(float) H2_gpio->state;
 973              		.loc 1 538 2 is_stmt 1 view .LVU302
 974              		.loc 1 538 50 is_stmt 0 view .LVU303
 975 004c D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
 976              	.LVL46:
 977              		.loc 1 538 50 view .LVU304
 978 004e 07EE902A 		vmov	s15, r2	@ int
 979              		.loc 1 538 35 view .LVU305
 980 0052 F8EE677A 		vcvt.f32.u32	s15, s15
 981              		.loc 1 538 34 view .LVU306
 982 0056 C0ED2D7A 		vstr.32	s15, [r0, #180]
 539:Core/Src/hall_detection.c **** 
 540:Core/Src/hall_detection.c **** 	gen->hallC.two_samples_buffer[1]=gen->hallC.two_samples_buffer[0];
 983              		.loc 1 540 2 is_stmt 1 view .LVU307
 984              		.loc 1 540 64 is_stmt 0 view .LVU308
 985 005a D0F8E020 		ldr	r2, [r0, #224]	@ float
 986              		.loc 1 540 34 view .LVU309
 987 005e C0F8E420 		str	r2, [r0, #228]	@ float
 541:Core/Src/hall_detection.c **** 	gen->hallC.two_samples_buffer[0]=(float) H3_gpio->state;
 988              		.loc 1 541 2 is_stmt 1 view .LVU310
 989              		.loc 1 541 50 is_stmt 0 view .LVU311
 990 0062 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 991              	.LVL47:
 992              		.loc 1 541 50 view .LVU312
 993 0064 07EE903A 		vmov	s15, r3	@ int
 994              		.loc 1 541 35 view .LVU313
 995 0068 F8EE677A 		vcvt.f32.u32	s15, s15
 996              		.loc 1 541 34 view .LVU314
 997 006c C0ED387A 		vstr.32	s15, [r0, #224]
 542:Core/Src/hall_detection.c **** }
 998              		.loc 1 542 1 view .LVU315
 999 0070 70BC     		pop	{r4, r5, r6}
 1000              	.LCFI7:
 1001              		.cfi_restore 6
 1002              		.cfi_restore 5
 1003              		.cfi_restore 4
ARM GAS  /tmp/ccoflQqT.s 			page 30


 1004              		.cfi_def_cfa_offset 0
 1005              	.LVL48:
 1006              		.loc 1 542 1 view .LVU316
 1007 0072 7047     		bx	lr
 1008              		.cfi_endproc
 1009              	.LFE246:
 1011              		.section	.text.detect_N_current_zerocrossings,"ax",%progbits
 1012              		.align	1
 1013              		.global	detect_N_current_zerocrossings
 1014              		.syntax unified
 1015              		.thumb
 1016              		.thumb_func
 1017              		.fpu fpv4-sp-d16
 1019              	detect_N_current_zerocrossings:
 1020              	.LVL49:
 1021              	.LFB248:
 543:Core/Src/hall_detection.c **** 
 544:Core/Src/hall_detection.c **** /**
 545:Core/Src/hall_detection.c **** * \brief reading the buffers we just filled detects if a zero crossing happened in between them, it
 546:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 547:Core/Src/hall_detection.c **** * \return YES//done detecting or NO//still ongoing
 548:Core/Src/hall_detection.c **** */
 549:Core/Src/hall_detection.c **** detection_YES_NO detect_N_zerocrossings(hall_detection_general_struct *gen,uint32_t N){
 550:Core/Src/hall_detection.c **** 	if((ticks-general.start_adquisition_ticks)>2){ //skip the first two samples to fill the buffers
 551:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSI
 552:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->currB,MAXZEROCROSSI
 553:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->currC,MAXZEROCROSSI
 554:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings		((ticks-general.start_adquisition_ticks),&gen->hallA,MAXZEROCROSSING
 555:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings		((ticks-general.start_adquisition_ticks),&gen->hallB,MAXZEROCROSSING
 556:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings		((ticks-general.start_adquisition_ticks),&gen->hallC,MAXZEROCROSSING
 557:Core/Src/hall_detection.c **** 	}
 558:Core/Src/hall_detection.c **** 	if(//if all buffers are full
 559:Core/Src/hall_detection.c **** 			(gen->currA.numberof_zerocrossings>=N) &&
 560:Core/Src/hall_detection.c **** 			(gen->currB.numberof_zerocrossings>=N) &&
 561:Core/Src/hall_detection.c **** 			(gen->currC.numberof_zerocrossings>=N) &&
 562:Core/Src/hall_detection.c **** 			(gen->hallA.numberof_zerocrossings>=N) &&
 563:Core/Src/hall_detection.c **** 			(gen->hallB.numberof_zerocrossings>=N) &&
 564:Core/Src/hall_detection.c **** 			(gen->hallC.numberof_zerocrossings>=N)
 565:Core/Src/hall_detection.c **** 			){
 566:Core/Src/hall_detection.c **** 		return YES;//done detecting
 567:Core/Src/hall_detection.c **** 	}else{
 568:Core/Src/hall_detection.c **** 		return NO;//still ongoing
 569:Core/Src/hall_detection.c **** 	}
 570:Core/Src/hall_detection.c **** }
 571:Core/Src/hall_detection.c **** 
 572:Core/Src/hall_detection.c **** /**
 573:Core/Src/hall_detection.c **** * \brief reading the current buffers detects 0 crossings and takes notes of the tick number.
 574:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 575:Core/Src/hall_detection.c **** */
 576:Core/Src/hall_detection.c **** void detect_N_current_zerocrossings(uint32_t ticks,current_or_hall_measurements_struct* currx,uint3
 1022              		.loc 1 576 106 is_stmt 1 view -0
 1023              		.cfi_startproc
 1024              		@ args = 0, pretend = 0, frame = 0
 1025              		@ frame_needed = 0, uses_anonymous_args = 0
 1026              		@ link register save eliminated.
 577:Core/Src/hall_detection.c **** 	if(	   (((currx->two_samples_buffer[0]-currentADCoffset)*
 1027              		.loc 1 577 2 view .LVU318
ARM GAS  /tmp/ccoflQqT.s 			page 31


 1028              		.loc 1 577 37 is_stmt 0 view .LVU319
 1029 0000 D1ED007A 		vldr.32	s15, [r1]
 578:Core/Src/hall_detection.c **** 			 (currx->two_samples_buffer[1]-currentADCoffset))<=0)
 1030              		.loc 1 578 31 view .LVU320
 1031 0004 91ED017A 		vldr.32	s14, [r1, #4]
 577:Core/Src/hall_detection.c **** 	if(	   (((currx->two_samples_buffer[0]-currentADCoffset)*
 1032              		.loc 1 577 58 view .LVU321
 1033 0008 67EE877A 		vmul.f32	s15, s15, s14
 577:Core/Src/hall_detection.c **** 	if(	   (((currx->two_samples_buffer[0]-currentADCoffset)*
 1034              		.loc 1 577 4 view .LVU322
 1035 000c F5EEC07A 		vcmpe.f32	s15, #0
 1036 0010 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1037 0014 00D9     		bls	.L82
 1038              	.LVL50:
 1039              	.L67:
 579:Core/Src/hall_detection.c **** 			 && currx->numberof_zerocrossings<N
 580:Core/Src/hall_detection.c **** 			){
 581:Core/Src/hall_detection.c **** 
 582:Core/Src/hall_detection.c **** 		if(currx->numberof_zerocrossings==0){			//only if this is the first zerocrossing detected
 583:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 584:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 585:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 586:Core/Src/hall_detection.c **** 					}else{
 587:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=falling_polarity;
 588:Core/Src/hall_detection.c **** 					}
 589:Core/Src/hall_detection.c **** 					currx->numberof_zerocrossings++;
 590:Core/Src/hall_detection.c **** 		}else{
 591:Core/Src/hall_detection.c **** 			if((int32_t)(ticks-(currx->zerocrossings_tick[currx->numberof_zerocrossings-1]))>lowpassfilter_t
 592:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 593:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 594:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 595:Core/Src/hall_detection.c **** 					}else{
 596:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=falling_polarity;
 597:Core/Src/hall_detection.c **** 					}
 598:Core/Src/hall_detection.c **** 					currx->numberof_zerocrossings++;
 599:Core/Src/hall_detection.c **** 			}
 600:Core/Src/hall_detection.c **** 		}
 601:Core/Src/hall_detection.c **** 	}
 602:Core/Src/hall_detection.c **** }
 1040              		.loc 1 602 1 view .LVU323
 1041 0016 7047     		bx	lr
 1042              	.LVL51:
 1043              	.L82:
 579:Core/Src/hall_detection.c **** 			 && currx->numberof_zerocrossings<N
 1044              		.loc 1 579 13 view .LVU324
 1045 0018 8B6A     		ldr	r3, [r1, #40]
 579:Core/Src/hall_detection.c **** 			 && currx->numberof_zerocrossings<N
 1046              		.loc 1 579 5 view .LVU325
 1047 001a 9342     		cmp	r3, r2
 1048 001c FBD2     		bcs	.L67
 582:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 1049              		.loc 1 582 3 is_stmt 1 view .LVU326
 582:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 1050              		.loc 1 582 5 is_stmt 0 view .LVU327
 1051 001e BBB9     		cbnz	r3, .L70
 583:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 1052              		.loc 1 583 6 is_stmt 1 view .LVU328
ARM GAS  /tmp/ccoflQqT.s 			page 32


 583:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 1053              		.loc 1 583 62 is_stmt 0 view .LVU329
 1054 0020 9A1C     		adds	r2, r3, #2
 1055              	.LVL52:
 583:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 1056              		.loc 1 583 62 view .LVU330
 1057 0022 41F82200 		str	r0, [r1, r2, lsl #2]
 584:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 1058              		.loc 1 584 6 is_stmt 1 view .LVU331
 584:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 1059              		.loc 1 584 34 is_stmt 0 view .LVU332
 1060 0026 91ED007A 		vldr.32	s14, [r1]
 584:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 1061              		.loc 1 584 63 view .LVU333
 1062 002a D1ED017A 		vldr.32	s15, [r1, #4]
 584:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 1063              		.loc 1 584 8 view .LVU334
 1064 002e B4EEE77A 		vcmpe.f32	s14, s15
 1065 0032 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1066 0036 06DD     		ble	.L80
 585:Core/Src/hall_detection.c **** 					}else{
 1067              		.loc 1 585 7 is_stmt 1 view .LVU335
 585:Core/Src/hall_detection.c **** 					}else{
 1068              		.loc 1 585 67 is_stmt 0 view .LVU336
 1069 0038 CA18     		adds	r2, r1, r3
 1070 003a 0020     		movs	r0, #0
 1071              	.LVL53:
 585:Core/Src/hall_detection.c **** 					}else{
 1072              		.loc 1 585 67 view .LVU337
 1073 003c 82F82000 		strb	r0, [r2, #32]
 1074              	.LVL54:
 1075              	.L73:
 589:Core/Src/hall_detection.c **** 		}else{
 1076              		.loc 1 589 6 is_stmt 1 view .LVU338
 589:Core/Src/hall_detection.c **** 		}else{
 1077              		.loc 1 589 35 is_stmt 0 view .LVU339
 1078 0040 0133     		adds	r3, r3, #1
 1079 0042 8B62     		str	r3, [r1, #40]
 1080 0044 7047     		bx	lr
 1081              	.LVL55:
 1082              	.L80:
 587:Core/Src/hall_detection.c **** 					}
 1083              		.loc 1 587 7 is_stmt 1 view .LVU340
 587:Core/Src/hall_detection.c **** 					}
 1084              		.loc 1 587 67 is_stmt 0 view .LVU341
 1085 0046 CA18     		adds	r2, r1, r3
 1086 0048 0120     		movs	r0, #1
 1087              	.LVL56:
 587:Core/Src/hall_detection.c **** 					}
 1088              		.loc 1 587 67 view .LVU342
 1089 004a 82F82000 		strb	r0, [r2, #32]
 1090              	.LVL57:
 587:Core/Src/hall_detection.c **** 					}
 1091              		.loc 1 587 67 view .LVU343
 1092 004e F7E7     		b	.L73
 1093              	.LVL58:
 1094              	.L70:
ARM GAS  /tmp/ccoflQqT.s 			page 33


 591:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 1095              		.loc 1 591 4 is_stmt 1 view .LVU344
 591:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 1096              		.loc 1 591 49 is_stmt 0 view .LVU345
 1097 0050 5A1C     		adds	r2, r3, #1
 1098              	.LVL59:
 591:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 1099              		.loc 1 591 49 view .LVU346
 1100 0052 51F82220 		ldr	r2, [r1, r2, lsl #2]
 591:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 1101              		.loc 1 591 22 view .LVU347
 1102 0056 821A     		subs	r2, r0, r2
 591:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 1103              		.loc 1 591 6 view .LVU348
 1104 0058 0F2A     		cmp	r2, #15
 1105 005a DCDD     		ble	.L67
 592:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 1106              		.loc 1 592 6 is_stmt 1 view .LVU349
 592:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 1107              		.loc 1 592 62 is_stmt 0 view .LVU350
 1108 005c 9A1C     		adds	r2, r3, #2
 1109 005e 41F82200 		str	r0, [r1, r2, lsl #2]
 593:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 1110              		.loc 1 593 6 is_stmt 1 view .LVU351
 593:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 1111              		.loc 1 593 34 is_stmt 0 view .LVU352
 1112 0062 91ED007A 		vldr.32	s14, [r1]
 593:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 1113              		.loc 1 593 63 view .LVU353
 1114 0066 D1ED017A 		vldr.32	s15, [r1, #4]
 593:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 1115              		.loc 1 593 8 view .LVU354
 1116 006a B4EEE77A 		vcmpe.f32	s14, s15
 1117 006e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1118 0072 06DD     		ble	.L81
 594:Core/Src/hall_detection.c **** 					}else{
 1119              		.loc 1 594 7 is_stmt 1 view .LVU355
 594:Core/Src/hall_detection.c **** 					}else{
 1120              		.loc 1 594 67 is_stmt 0 view .LVU356
 1121 0074 CA18     		adds	r2, r1, r3
 1122 0076 0020     		movs	r0, #0
 1123              	.LVL60:
 594:Core/Src/hall_detection.c **** 					}else{
 1124              		.loc 1 594 67 view .LVU357
 1125 0078 82F82000 		strb	r0, [r2, #32]
 1126              	.LVL61:
 1127              	.L76:
 598:Core/Src/hall_detection.c **** 			}
 1128              		.loc 1 598 6 is_stmt 1 view .LVU358
 598:Core/Src/hall_detection.c **** 			}
 1129              		.loc 1 598 35 is_stmt 0 view .LVU359
 1130 007c 0133     		adds	r3, r3, #1
 1131 007e 8B62     		str	r3, [r1, #40]
 1132              		.loc 1 602 1 view .LVU360
 1133 0080 C9E7     		b	.L67
 1134              	.LVL62:
 1135              	.L81:
ARM GAS  /tmp/ccoflQqT.s 			page 34


 596:Core/Src/hall_detection.c **** 					}
 1136              		.loc 1 596 7 is_stmt 1 view .LVU361
 596:Core/Src/hall_detection.c **** 					}
 1137              		.loc 1 596 67 is_stmt 0 view .LVU362
 1138 0082 CA18     		adds	r2, r1, r3
 1139 0084 0120     		movs	r0, #1
 1140              	.LVL63:
 596:Core/Src/hall_detection.c **** 					}
 1141              		.loc 1 596 67 view .LVU363
 1142 0086 82F82000 		strb	r0, [r2, #32]
 1143              	.LVL64:
 596:Core/Src/hall_detection.c **** 					}
 1144              		.loc 1 596 67 view .LVU364
 1145 008a F7E7     		b	.L76
 1146              		.cfi_endproc
 1147              	.LFE248:
 1149              		.section	.text.detect_N_hall_zerocrossings,"ax",%progbits
 1150              		.align	1
 1151              		.global	detect_N_hall_zerocrossings
 1152              		.syntax unified
 1153              		.thumb
 1154              		.thumb_func
 1155              		.fpu fpv4-sp-d16
 1157              	detect_N_hall_zerocrossings:
 1158              	.LVL65:
 1159              	.LFB249:
 603:Core/Src/hall_detection.c **** 
 604:Core/Src/hall_detection.c **** /**
 605:Core/Src/hall_detection.c **** * \brief similar to detect_N_current_zerocrossings() reading the hall buffers detects logic changes
 606:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 607:Core/Src/hall_detection.c **** */
 608:Core/Src/hall_detection.c **** void detect_N_hall_zerocrossings(uint32_t ticks,current_or_hall_measurements_struct* hallx,uint32_t
 1160              		.loc 1 608 103 is_stmt 1 view -0
 1161              		.cfi_startproc
 1162              		@ args = 0, pretend = 0, frame = 0
 1163              		@ frame_needed = 0, uses_anonymous_args = 0
 1164              		@ link register save eliminated.
 609:Core/Src/hall_detection.c **** 	if(
 1165              		.loc 1 609 2 view .LVU366
 610:Core/Src/hall_detection.c **** 		hallx->two_samples_buffer[0]!=hallx->two_samples_buffer[1]
 1166              		.loc 1 610 28 is_stmt 0 view .LVU367
 1167 0000 91ED007A 		vldr.32	s14, [r1]
 1168              		.loc 1 610 58 view .LVU368
 1169 0004 D1ED017A 		vldr.32	s15, [r1, #4]
 609:Core/Src/hall_detection.c **** 	if(
 1170              		.loc 1 609 4 view .LVU369
 1171 0008 B4EE677A 		vcmp.f32	s14, s15
 1172 000c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1173 0010 12D0     		beq	.L83
 611:Core/Src/hall_detection.c **** 		&& hallx->numberof_zerocrossings<N)
 1174              		.loc 1 611 11 view .LVU370
 1175 0012 8B6A     		ldr	r3, [r1, #40]
 1176              		.loc 1 611 3 view .LVU371
 1177 0014 9342     		cmp	r3, r2
 1178 0016 0FD2     		bcs	.L83
 612:Core/Src/hall_detection.c **** 	{
 613:Core/Src/hall_detection.c **** 			hallx->zerocrossings_tick[hallx->numberof_zerocrossings]=ticks;
ARM GAS  /tmp/ccoflQqT.s 			page 35


 1179              		.loc 1 613 4 is_stmt 1 view .LVU372
 1180              		.loc 1 613 60 is_stmt 0 view .LVU373
 1181 0018 9A1C     		adds	r2, r3, #2
 1182              	.LVL66:
 1183              		.loc 1 613 60 view .LVU374
 1184 001a 41F82200 		str	r0, [r1, r2, lsl #2]
 614:Core/Src/hall_detection.c **** 			if(hallx->two_samples_buffer[0]!=0){
 1185              		.loc 1 614 4 is_stmt 1 view .LVU375
 1186              		.loc 1 614 32 is_stmt 0 view .LVU376
 1187 001e D1ED007A 		vldr.32	s15, [r1]
 1188              		.loc 1 614 6 view .LVU377
 1189 0022 F5EE407A 		vcmp.f32	s15, #0
 1190 0026 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1191 002a 06D0     		beq	.L85
 615:Core/Src/hall_detection.c **** 				hallx->zerocrossings_polarity[hallx->numberof_zerocrossings]=rising_polarity;
 1192              		.loc 1 615 5 is_stmt 1 view .LVU378
 1193              		.loc 1 615 65 is_stmt 0 view .LVU379
 1194 002c CA18     		adds	r2, r1, r3
 1195 002e 0020     		movs	r0, #0
 1196              	.LVL67:
 1197              		.loc 1 615 65 view .LVU380
 1198 0030 82F82000 		strb	r0, [r2, #32]
 1199              	.LVL68:
 1200              	.L86:
 616:Core/Src/hall_detection.c **** 			}else{
 617:Core/Src/hall_detection.c **** 				hallx->zerocrossings_polarity[hallx->numberof_zerocrossings]=falling_polarity;
 618:Core/Src/hall_detection.c **** 			}
 619:Core/Src/hall_detection.c **** 			hallx->numberof_zerocrossings++;
 1201              		.loc 1 619 4 is_stmt 1 view .LVU381
 1202              		.loc 1 619 33 is_stmt 0 view .LVU382
 1203 0034 0133     		adds	r3, r3, #1
 1204 0036 8B62     		str	r3, [r1, #40]
 1205              	.L83:
 620:Core/Src/hall_detection.c **** 	}
 621:Core/Src/hall_detection.c **** }
 1206              		.loc 1 621 1 view .LVU383
 1207 0038 7047     		bx	lr
 1208              	.LVL69:
 1209              	.L85:
 617:Core/Src/hall_detection.c **** 			}
 1210              		.loc 1 617 5 is_stmt 1 view .LVU384
 617:Core/Src/hall_detection.c **** 			}
 1211              		.loc 1 617 65 is_stmt 0 view .LVU385
 1212 003a CA18     		adds	r2, r1, r3
 1213 003c 0120     		movs	r0, #1
 1214              	.LVL70:
 617:Core/Src/hall_detection.c **** 			}
 1215              		.loc 1 617 65 view .LVU386
 1216 003e 82F82000 		strb	r0, [r2, #32]
 1217              	.LVL71:
 617:Core/Src/hall_detection.c **** 			}
 1218              		.loc 1 617 65 view .LVU387
 1219 0042 F7E7     		b	.L86
 1220              		.cfi_endproc
 1221              	.LFE249:
 1223              		.section	.text.detect_N_zerocrossings,"ax",%progbits
 1224              		.align	1
ARM GAS  /tmp/ccoflQqT.s 			page 36


 1225              		.global	detect_N_zerocrossings
 1226              		.syntax unified
 1227              		.thumb
 1228              		.thumb_func
 1229              		.fpu fpv4-sp-d16
 1231              	detect_N_zerocrossings:
 1232              	.LVL72:
 1233              	.LFB247:
 549:Core/Src/hall_detection.c **** 	if((ticks-general.start_adquisition_ticks)>2){ //skip the first two samples to fill the buffers
 1234              		.loc 1 549 87 is_stmt 1 view -0
 1235              		.cfi_startproc
 1236              		@ args = 0, pretend = 0, frame = 0
 1237              		@ frame_needed = 0, uses_anonymous_args = 0
 549:Core/Src/hall_detection.c **** 	if((ticks-general.start_adquisition_ticks)>2){ //skip the first two samples to fill the buffers
 1238              		.loc 1 549 87 is_stmt 0 view .LVU389
 1239 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1240              	.LCFI8:
 1241              		.cfi_def_cfa_offset 24
 1242              		.cfi_offset 3, -24
 1243              		.cfi_offset 4, -20
 1244              		.cfi_offset 5, -16
 1245              		.cfi_offset 6, -12
 1246              		.cfi_offset 7, -8
 1247              		.cfi_offset 14, -4
 1248 0002 0446     		mov	r4, r0
 1249 0004 0D46     		mov	r5, r1
 550:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSI
 1250              		.loc 1 550 2 is_stmt 1 view .LVU390
 550:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSI
 1251              		.loc 1 550 19 is_stmt 0 view .LVU391
 1252 0006 2D4B     		ldr	r3, .L98
 1253 0008 1B68     		ldr	r3, [r3]
 550:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSI
 1254              		.loc 1 550 11 view .LVU392
 1255 000a 2D4A     		ldr	r2, .L98+4
 1256 000c 1068     		ldr	r0, [r2]
 1257              	.LVL73:
 550:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSI
 1258              		.loc 1 550 11 view .LVU393
 1259 000e C01A     		subs	r0, r0, r3
 550:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSI
 1260              		.loc 1 550 4 view .LVU394
 1261 0010 0228     		cmp	r0, #2
 1262 0012 17D8     		bhi	.L97
 1263              	.LVL74:
 1264              	.L88:
 558:Core/Src/hall_detection.c **** 			(gen->currA.numberof_zerocrossings>=N) &&
 1265              		.loc 1 558 2 is_stmt 1 view .LVU395
 559:Core/Src/hall_detection.c **** 			(gen->currB.numberof_zerocrossings>=N) &&
 1266              		.loc 1 559 15 is_stmt 0 view .LVU396
 1267 0014 E36A     		ldr	r3, [r4, #44]
 558:Core/Src/hall_detection.c **** 			(gen->currA.numberof_zerocrossings>=N) &&
 1268              		.loc 1 558 4 view .LVU397
 1269 0016 AB42     		cmp	r3, r5
 1270 0018 43D3     		bcc	.L90
 560:Core/Src/hall_detection.c **** 			(gen->currC.numberof_zerocrossings>=N) &&
 1271              		.loc 1 560 15 view .LVU398
ARM GAS  /tmp/ccoflQqT.s 			page 37


 1272 001a A36D     		ldr	r3, [r4, #88]
 559:Core/Src/hall_detection.c **** 			(gen->currB.numberof_zerocrossings>=N) &&
 1273              		.loc 1 559 43 view .LVU399
 1274 001c AB42     		cmp	r3, r5
 1275 001e 42D3     		bcc	.L91
 561:Core/Src/hall_detection.c **** 			(gen->hallA.numberof_zerocrossings>=N) &&
 1276              		.loc 1 561 15 view .LVU400
 1277 0020 D4F88430 		ldr	r3, [r4, #132]
 560:Core/Src/hall_detection.c **** 			(gen->currC.numberof_zerocrossings>=N) &&
 1278              		.loc 1 560 43 view .LVU401
 1279 0024 AB42     		cmp	r3, r5
 1280 0026 40D3     		bcc	.L92
 562:Core/Src/hall_detection.c **** 			(gen->hallB.numberof_zerocrossings>=N) &&
 1281              		.loc 1 562 15 view .LVU402
 1282 0028 D4F8B030 		ldr	r3, [r4, #176]
 561:Core/Src/hall_detection.c **** 			(gen->hallA.numberof_zerocrossings>=N) &&
 1283              		.loc 1 561 43 view .LVU403
 1284 002c AB42     		cmp	r3, r5
 1285 002e 3ED3     		bcc	.L93
 563:Core/Src/hall_detection.c **** 			(gen->hallC.numberof_zerocrossings>=N)
 1286              		.loc 1 563 15 view .LVU404
 1287 0030 D4F8DC30 		ldr	r3, [r4, #220]
 562:Core/Src/hall_detection.c **** 			(gen->hallB.numberof_zerocrossings>=N) &&
 1288              		.loc 1 562 43 view .LVU405
 1289 0034 AB42     		cmp	r3, r5
 1290 0036 3CD3     		bcc	.L94
 564:Core/Src/hall_detection.c **** 			){
 1291              		.loc 1 564 15 view .LVU406
 1292 0038 D4F80831 		ldr	r3, [r4, #264]
 563:Core/Src/hall_detection.c **** 			(gen->hallC.numberof_zerocrossings>=N)
 1293              		.loc 1 563 43 view .LVU407
 1294 003c AB42     		cmp	r3, r5
 1295 003e 3AD2     		bcs	.L95
 568:Core/Src/hall_detection.c **** 	}
 1296              		.loc 1 568 10 view .LVU408
 1297 0040 0020     		movs	r0, #0
 1298 0042 2FE0     		b	.L89
 1299              	.LVL75:
 1300              	.L97:
 551:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->currB,MAXZEROCROSSI
 1301              		.loc 1 551 3 is_stmt 1 view .LVU409
 1302 0044 0622     		movs	r2, #6
 1303 0046 211D     		adds	r1, r4, #4
 1304              	.LVL76:
 551:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->currB,MAXZEROCROSSI
 1305              		.loc 1 551 3 is_stmt 0 view .LVU410
 1306 0048 FFF7FEFF 		bl	detect_N_current_zerocrossings
 1307              	.LVL77:
 552:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->currC,MAXZEROCROSSI
 1308              		.loc 1 552 3 is_stmt 1 view .LVU411
 552:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->currC,MAXZEROCROSSI
 1309              		.loc 1 552 49 is_stmt 0 view .LVU412
 1310 004c 1B4F     		ldr	r7, .L98
 1311 004e 3B68     		ldr	r3, [r7]
 552:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->currC,MAXZEROCROSSI
 1312              		.loc 1 552 3 view .LVU413
 1313 0050 1B4E     		ldr	r6, .L98+4
ARM GAS  /tmp/ccoflQqT.s 			page 38


 1314 0052 3068     		ldr	r0, [r6]
 1315 0054 0622     		movs	r2, #6
 1316 0056 04F13001 		add	r1, r4, #48
 1317 005a C01A     		subs	r0, r0, r3
 1318 005c FFF7FEFF 		bl	detect_N_current_zerocrossings
 1319              	.LVL78:
 553:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings		((ticks-general.start_adquisition_ticks),&gen->hallA,MAXZEROCROSSING
 1320              		.loc 1 553 3 is_stmt 1 view .LVU414
 553:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings		((ticks-general.start_adquisition_ticks),&gen->hallA,MAXZEROCROSSING
 1321              		.loc 1 553 49 is_stmt 0 view .LVU415
 1322 0060 3B68     		ldr	r3, [r7]
 553:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings		((ticks-general.start_adquisition_ticks),&gen->hallA,MAXZEROCROSSING
 1323              		.loc 1 553 3 view .LVU416
 1324 0062 3068     		ldr	r0, [r6]
 1325 0064 0622     		movs	r2, #6
 1326 0066 04F15C01 		add	r1, r4, #92
 1327 006a C01A     		subs	r0, r0, r3
 1328 006c FFF7FEFF 		bl	detect_N_current_zerocrossings
 1329              	.LVL79:
 554:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings		((ticks-general.start_adquisition_ticks),&gen->hallB,MAXZEROCROSSING
 1330              		.loc 1 554 3 is_stmt 1 view .LVU417
 554:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings		((ticks-general.start_adquisition_ticks),&gen->hallB,MAXZEROCROSSING
 1331              		.loc 1 554 47 is_stmt 0 view .LVU418
 1332 0070 3B68     		ldr	r3, [r7]
 554:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings		((ticks-general.start_adquisition_ticks),&gen->hallB,MAXZEROCROSSING
 1333              		.loc 1 554 3 view .LVU419
 1334 0072 3068     		ldr	r0, [r6]
 1335 0074 0622     		movs	r2, #6
 1336 0076 04F18801 		add	r1, r4, #136
 1337 007a C01A     		subs	r0, r0, r3
 1338 007c FFF7FEFF 		bl	detect_N_hall_zerocrossings
 1339              	.LVL80:
 555:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings		((ticks-general.start_adquisition_ticks),&gen->hallC,MAXZEROCROSSING
 1340              		.loc 1 555 3 is_stmt 1 view .LVU420
 555:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings		((ticks-general.start_adquisition_ticks),&gen->hallC,MAXZEROCROSSING
 1341              		.loc 1 555 47 is_stmt 0 view .LVU421
 1342 0080 3B68     		ldr	r3, [r7]
 555:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings		((ticks-general.start_adquisition_ticks),&gen->hallC,MAXZEROCROSSING
 1343              		.loc 1 555 3 view .LVU422
 1344 0082 3068     		ldr	r0, [r6]
 1345 0084 0622     		movs	r2, #6
 1346 0086 04F1B401 		add	r1, r4, #180
 1347 008a C01A     		subs	r0, r0, r3
 1348 008c FFF7FEFF 		bl	detect_N_hall_zerocrossings
 1349              	.LVL81:
 556:Core/Src/hall_detection.c **** 	}
 1350              		.loc 1 556 3 is_stmt 1 view .LVU423
 556:Core/Src/hall_detection.c **** 	}
 1351              		.loc 1 556 47 is_stmt 0 view .LVU424
 1352 0090 3B68     		ldr	r3, [r7]
 556:Core/Src/hall_detection.c **** 	}
 1353              		.loc 1 556 3 view .LVU425
 1354 0092 3068     		ldr	r0, [r6]
 1355 0094 0622     		movs	r2, #6
 1356 0096 04F1E001 		add	r1, r4, #224
 1357 009a C01A     		subs	r0, r0, r3
 1358 009c FFF7FEFF 		bl	detect_N_hall_zerocrossings
ARM GAS  /tmp/ccoflQqT.s 			page 39


 1359              	.LVL82:
 1360 00a0 B8E7     		b	.L88
 1361              	.L90:
 568:Core/Src/hall_detection.c **** 	}
 1362              		.loc 1 568 10 view .LVU426
 1363 00a2 0020     		movs	r0, #0
 1364              	.L89:
 570:Core/Src/hall_detection.c **** 
 1365              		.loc 1 570 1 view .LVU427
 1366 00a4 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1367              	.LVL83:
 1368              	.L91:
 568:Core/Src/hall_detection.c **** 	}
 1369              		.loc 1 568 10 view .LVU428
 1370 00a6 0020     		movs	r0, #0
 1371 00a8 FCE7     		b	.L89
 1372              	.L92:
 1373 00aa 0020     		movs	r0, #0
 1374 00ac FAE7     		b	.L89
 1375              	.L93:
 1376 00ae 0020     		movs	r0, #0
 1377 00b0 F8E7     		b	.L89
 1378              	.L94:
 1379 00b2 0020     		movs	r0, #0
 1380 00b4 F6E7     		b	.L89
 1381              	.L95:
 566:Core/Src/hall_detection.c **** 	}else{
 1382              		.loc 1 566 10 view .LVU429
 1383 00b6 0120     		movs	r0, #1
 1384 00b8 F4E7     		b	.L89
 1385              	.L99:
 1386 00ba 00BF     		.align	2
 1387              	.L98:
 1388 00bc 00000000 		.word	.LANCHOR2
 1389 00c0 00000000 		.word	ticks
 1390              		.cfi_endproc
 1391              	.LFE247:
 1393              		.section	.text.calculateElectricPeriod_inTicks,"ax",%progbits
 1394              		.align	1
 1395              		.global	calculateElectricPeriod_inTicks
 1396              		.syntax unified
 1397              		.thumb
 1398              		.thumb_func
 1399              		.fpu fpv4-sp-d16
 1401              	calculateElectricPeriod_inTicks:
 1402              	.LVL84:
 1403              	.LFB250:
 622:Core/Src/hall_detection.c **** 
 623:Core/Src/hall_detection.c **** /**
 624:Core/Src/hall_detection.c **** * \brief reading differences between noted ticks zerocrossigns averages our motor electric period
 625:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 626:Core/Src/hall_detection.c **** * \param samples number of zerocrossings to be used in the diff calculation
 627:Core/Src/hall_detection.c **** */
 628:Core/Src/hall_detection.c **** void calculateElectricPeriod_inTicks(hall_detection_general_struct *gen, uint32_t samples){
 1404              		.loc 1 628 91 is_stmt 1 view -0
 1405              		.cfi_startproc
 1406              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccoflQqT.s 			page 40


 1407              		@ frame_needed = 0, uses_anonymous_args = 0
 1408              		@ link register save eliminated.
 1409              		.loc 1 628 91 is_stmt 0 view .LVU431
 1410 0000 30B4     		push	{r4, r5}
 1411              	.LCFI9:
 1412              		.cfi_def_cfa_offset 8
 1413              		.cfi_offset 4, -8
 1414              		.cfi_offset 5, -4
 629:Core/Src/hall_detection.c **** 	uint32_t averagedsemiPeriod=0;
 1415              		.loc 1 629 2 is_stmt 1 view .LVU432
 1416              	.LVL85:
 630:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < samples-1; ++i) {
 1417              		.loc 1 630 2 view .LVU433
 1418              	.LBB14:
 1419              		.loc 1 630 7 view .LVU434
 1420              		.loc 1 630 16 is_stmt 0 view .LVU435
 1421 0002 0023     		movs	r3, #0
 1422              	.LBE14:
 629:Core/Src/hall_detection.c **** 	uint32_t averagedsemiPeriod=0;
 1423              		.loc 1 629 11 view .LVU436
 1424 0004 1A46     		mov	r2, r3
 1425              	.LVL86:
 1426              	.L101:
 1427              	.LBB15:
 1428              		.loc 1 630 34 discriminator 1 view .LVU437
 1429 0006 4C1E     		subs	r4, r1, #1
 1430              		.loc 1 630 2 discriminator 1 view .LVU438
 1431 0008 9C42     		cmp	r4, r3
 1432 000a 35D9     		bls	.L104
 631:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1433              		.loc 1 631 3 is_stmt 1 discriminator 3 view .LVU439
 1434              		.loc 1 631 53 is_stmt 0 discriminator 3 view .LVU440
 1435 000c DC1C     		adds	r4, r3, #3
 1436 000e 00EB8404 		add	r4, r0, r4, lsl #2
 1437 0012 6468     		ldr	r4, [r4, #4]
 1438              		.loc 1 631 88 discriminator 3 view .LVU441
 1439 0014 9D1C     		adds	r5, r3, #2
 1440 0016 00EB8505 		add	r5, r0, r5, lsl #2
 1441 001a 6D68     		ldr	r5, [r5, #4]
 1442              		.loc 1 631 58 discriminator 3 view .LVU442
 1443 001c 641B     		subs	r4, r4, r5
 1444              		.loc 1 631 21 discriminator 3 view .LVU443
 1445 001e 2244     		add	r2, r2, r4
 1446              	.LVL87:
 632:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currB.zerocrossings_tick[i+1]-gen->currB.zerocrossings_tick[i]);
 1447              		.loc 1 632 3 is_stmt 1 discriminator 3 view .LVU444
 1448              		.loc 1 632 53 is_stmt 0 discriminator 3 view .LVU445
 1449 0020 03F10F04 		add	r4, r3, #15
 1450 0024 50F82440 		ldr	r4, [r0, r4, lsl #2]
 1451              		.loc 1 632 88 discriminator 3 view .LVU446
 1452 0028 03F10E05 		add	r5, r3, #14
 1453 002c 50F82550 		ldr	r5, [r0, r5, lsl #2]
 1454              		.loc 1 632 58 discriminator 3 view .LVU447
 1455 0030 641B     		subs	r4, r4, r5
 1456              		.loc 1 632 21 discriminator 3 view .LVU448
 1457 0032 2244     		add	r2, r2, r4
 1458              	.LVL88:
ARM GAS  /tmp/ccoflQqT.s 			page 41


 633:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->hallA.zerocrossings_tick[i+1]-gen->hallA.zerocrossings_tick[i]);
 1459              		.loc 1 633 3 is_stmt 1 discriminator 3 view .LVU449
 1460              		.loc 1 633 53 is_stmt 0 discriminator 3 view .LVU450
 1461 0034 03F12504 		add	r4, r3, #37
 1462 0038 50F82440 		ldr	r4, [r0, r4, lsl #2]
 1463              		.loc 1 633 88 discriminator 3 view .LVU451
 1464 003c 03F12405 		add	r5, r3, #36
 1465 0040 50F82550 		ldr	r5, [r0, r5, lsl #2]
 1466              		.loc 1 633 58 discriminator 3 view .LVU452
 1467 0044 641B     		subs	r4, r4, r5
 1468              		.loc 1 633 21 discriminator 3 view .LVU453
 1469 0046 1444     		add	r4, r4, r2
 1470              	.LVL89:
 634:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->hallB.zerocrossings_tick[i+1]-gen->hallB.zerocrossings_tick[i]);
 1471              		.loc 1 634 3 is_stmt 1 discriminator 3 view .LVU454
 1472              		.loc 1 634 53 is_stmt 0 discriminator 3 view .LVU455
 1473 0048 03F12F02 		add	r2, r3, #47
 1474 004c 00EB8202 		add	r2, r0, r2, lsl #2
 1475 0050 5268     		ldr	r2, [r2, #4]
 1476              		.loc 1 634 88 discriminator 3 view .LVU456
 1477 0052 03F12E05 		add	r5, r3, #46
 1478 0056 00EB8505 		add	r5, r0, r5, lsl #2
 1479 005a 6D68     		ldr	r5, [r5, #4]
 1480              		.loc 1 634 58 discriminator 3 view .LVU457
 1481 005c 521B     		subs	r2, r2, r5
 1482              		.loc 1 634 21 discriminator 3 view .LVU458
 1483 005e 1444     		add	r4, r4, r2
 1484              	.LVL90:
 635:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->hallC.zerocrossings_tick[i+1]-gen->hallC.zerocrossings_tick[i]);
 1485              		.loc 1 635 3 is_stmt 1 discriminator 3 view .LVU459
 1486              		.loc 1 635 53 is_stmt 0 discriminator 3 view .LVU460
 1487 0060 03F13B02 		add	r2, r3, #59
 1488 0064 50F82220 		ldr	r2, [r0, r2, lsl #2]
 1489              		.loc 1 635 88 discriminator 3 view .LVU461
 1490 0068 03F13A05 		add	r5, r3, #58
 1491 006c 50F82550 		ldr	r5, [r0, r5, lsl #2]
 1492              		.loc 1 635 58 discriminator 3 view .LVU462
 1493 0070 521B     		subs	r2, r2, r5
 1494              		.loc 1 635 21 discriminator 3 view .LVU463
 1495 0072 2244     		add	r2, r2, r4
 1496              	.LVL91:
 630:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1497              		.loc 1 630 38 discriminator 3 view .LVU464
 1498 0074 0133     		adds	r3, r3, #1
 1499              	.LVL92:
 630:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1500              		.loc 1 630 38 discriminator 3 view .LVU465
 1501 0076 C6E7     		b	.L101
 1502              	.L104:
 630:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1503              		.loc 1 630 38 discriminator 3 view .LVU466
 1504              	.LBE15:
 636:Core/Src/hall_detection.c **** 	}
 637:Core/Src/hall_detection.c **** 
 638:Core/Src/hall_detection.c **** 	averagedsemiPeriod/=(samples-1);
 1505              		.loc 1 638 2 is_stmt 1 view .LVU467
 1506              		.loc 1 638 20 is_stmt 0 view .LVU468
ARM GAS  /tmp/ccoflQqT.s 			page 42


 1507 0078 B2FBF4F3 		udiv	r3, r2, r4
 1508              	.LVL93:
 639:Core/Src/hall_detection.c **** 	averagedsemiPeriod/=5;
 1509              		.loc 1 639 2 is_stmt 1 view .LVU469
 1510              		.loc 1 639 20 is_stmt 0 view .LVU470
 1511 007c 064A     		ldr	r2, .L105
 1512 007e A2FB0323 		umull	r2, r3, r2, r3
 1513              	.LVL94:
 1514              		.loc 1 639 20 view .LVU471
 1515 0082 9B08     		lsrs	r3, r3, #2
 1516              	.LVL95:
 640:Core/Src/hall_detection.c **** 	gen->results[gen->numberOfresults].electricPeriod_ticks=averagedsemiPeriod*2; //FOR torrot emulate
 1517              		.loc 1 640 2 is_stmt 1 view .LVU472
 1518              		.loc 1 640 18 is_stmt 0 view .LVU473
 1519 0084 D0F85421 		ldr	r2, [r0, #340]
 1520              		.loc 1 640 76 view .LVU474
 1521 0088 5B00     		lsls	r3, r3, #1
 1522              	.LVL96:
 1523              		.loc 1 640 57 view .LVU475
 1524 008a 00EB0210 		add	r0, r0, r2, lsl #4
 1525              	.LVL97:
 1526              		.loc 1 640 57 view .LVU476
 1527 008e C0F86031 		str	r3, [r0, #352]
 641:Core/Src/hall_detection.c **** }
 1528              		.loc 1 641 1 view .LVU477
 1529 0092 30BC     		pop	{r4, r5}
 1530              	.LCFI10:
 1531              		.cfi_restore 5
 1532              		.cfi_restore 4
 1533              		.cfi_def_cfa_offset 0
 1534 0094 7047     		bx	lr
 1535              	.L106:
 1536 0096 00BF     		.align	2
 1537              	.L105:
 1538 0098 CDCCCCCC 		.word	-858993459
 1539              		.cfi_endproc
 1540              	.LFE250:
 1542              		.section	.text.adquisition,"ax",%progbits
 1543              		.align	1
 1544              		.global	adquisition
 1545              		.syntax unified
 1546              		.thumb
 1547              		.thumb_func
 1548              		.fpu fpv4-sp-d16
 1550              	adquisition:
 1551              	.LVL98:
 1552              	.LFB242:
 340:Core/Src/hall_detection.c **** 
 1553              		.loc 1 340 4 is_stmt 1 view -0
 1554              		.cfi_startproc
 1555              		@ args = 12, pretend = 0, frame = 0
 1556              		@ frame_needed = 0, uses_anonymous_args = 0
 340:Core/Src/hall_detection.c **** 
 1557              		.loc 1 340 4 is_stmt 0 view .LVU479
 1558 0000 30B5     		push	{r4, r5, lr}
 1559              	.LCFI11:
 1560              		.cfi_def_cfa_offset 12
ARM GAS  /tmp/ccoflQqT.s 			page 43


 1561              		.cfi_offset 4, -12
 1562              		.cfi_offset 5, -8
 1563              		.cfi_offset 14, -4
 1564 0002 83B0     		sub	sp, sp, #12
 1565              	.LCFI12:
 1566              		.cfi_def_cfa_offset 24
 1567 0004 0546     		mov	r5, r0
 1568 0006 0C46     		mov	r4, r1
 1569 0008 1146     		mov	r1, r2
 1570              	.LVL99:
 340:Core/Src/hall_detection.c **** 
 1571              		.loc 1 340 4 view .LVU480
 1572 000a 1A46     		mov	r2, r3
 1573              	.LVL100:
 342:Core/Src/hall_detection.c **** 
 1574              		.loc 1 342 2 is_stmt 1 view .LVU481
 1575 000c 089B     		ldr	r3, [sp, #32]
 1576              	.LVL101:
 342:Core/Src/hall_detection.c **** 
 1577              		.loc 1 342 2 is_stmt 0 view .LVU482
 1578 000e 0193     		str	r3, [sp, #4]
 1579 0010 079B     		ldr	r3, [sp, #28]
 1580 0012 0093     		str	r3, [sp]
 1581 0014 069B     		ldr	r3, [sp, #24]
 1582 0016 2046     		mov	r0, r4
 1583              	.LVL102:
 342:Core/Src/hall_detection.c **** 
 1584              		.loc 1 342 2 view .LVU483
 1585 0018 FFF7FEFF 		bl	fill_buffers
 1586              	.LVL103:
 345:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1587              		.loc 1 345 2 is_stmt 1 view .LVU484
 345:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1588              		.loc 1 345 11 is_stmt 0 view .LVU485
 1589 001c 0D4B     		ldr	r3, .L113
 1590 001e 1B68     		ldr	r3, [r3]
 345:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1591              		.loc 1 345 4 view .LVU486
 1592 0020 0D4A     		ldr	r2, .L113+4
 1593 0022 9342     		cmp	r3, r2
 1594 0024 06D8     		bhi	.L111
 350:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 1595              		.loc 1 350 2 is_stmt 1 view .LVU487
 350:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 1596              		.loc 1 350 18 is_stmt 0 view .LVU488
 1597 0026 0D4A     		ldr	r2, .L113+8
 1598 0028 1268     		ldr	r2, [r2]
 350:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 1599              		.loc 1 350 42 view .LVU489
 1600 002a 0232     		adds	r2, r2, #2
 350:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 1601              		.loc 1 350 4 view .LVU490
 1602 002c 9342     		cmp	r3, r2
 1603 002e 04D8     		bhi	.L112
 1604              	.L107:
 356:Core/Src/hall_detection.c **** 
 1605              		.loc 1 356 1 view .LVU491
ARM GAS  /tmp/ccoflQqT.s 			page 44


 1606 0030 03B0     		add	sp, sp, #12
 1607              	.LCFI13:
 1608              		.cfi_remember_state
 1609              		.cfi_def_cfa_offset 12
 1610              		@ sp needed
 1611 0032 30BD     		pop	{r4, r5, pc}
 1612              	.LVL104:
 1613              	.L111:
 1614              	.LCFI14:
 1615              		.cfi_restore_state
 346:Core/Src/hall_detection.c **** 		return;
 1616              		.loc 1 346 3 is_stmt 1 view .LVU492
 346:Core/Src/hall_detection.c **** 		return;
 1617              		.loc 1 346 9 is_stmt 0 view .LVU493
 1618 0034 0723     		movs	r3, #7
 1619 0036 2B70     		strb	r3, [r5]
 347:Core/Src/hall_detection.c **** 	}
 1620              		.loc 1 347 3 is_stmt 1 view .LVU494
 1621 0038 FAE7     		b	.L107
 1622              	.L112:
 351:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,MAXZEROCROSSINGS);
 1623              		.loc 1 351 3 view .LVU495
 351:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,MAXZEROCROSSINGS);
 1624              		.loc 1 351 6 is_stmt 0 view .LVU496
 1625 003a 0621     		movs	r1, #6
 1626 003c 2046     		mov	r0, r4
 1627 003e FFF7FEFF 		bl	detect_N_zerocrossings
 1628              	.LVL105:
 351:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,MAXZEROCROSSINGS);
 1629              		.loc 1 351 5 view .LVU497
 1630 0042 0128     		cmp	r0, #1
 1631 0044 F4D1     		bne	.L107
 352:Core/Src/hall_detection.c **** 			*state=detection_INTERPRETATION;
 1632              		.loc 1 352 4 is_stmt 1 view .LVU498
 1633 0046 0621     		movs	r1, #6
 1634 0048 2046     		mov	r0, r4
 1635 004a FFF7FEFF 		bl	calculateElectricPeriod_inTicks
 1636              	.LVL106:
 353:Core/Src/hall_detection.c **** 		}
 1637              		.loc 1 353 4 view .LVU499
 353:Core/Src/hall_detection.c **** 		}
 1638              		.loc 1 353 10 is_stmt 0 view .LVU500
 1639 004e 0423     		movs	r3, #4
 1640 0050 2B70     		strb	r3, [r5]
 1641 0052 EDE7     		b	.L107
 1642              	.L114:
 1643              		.align	2
 1644              	.L113:
 1645 0054 00000000 		.word	ticks
 1646 0058 38900D00 		.word	888888
 1647 005c 00000000 		.word	.LANCHOR2
 1648              		.cfi_endproc
 1649              	.LFE242:
 1651              		.global	__aeabi_ui2d
 1652              		.global	__aeabi_dmul
 1653              		.global	__aeabi_d2f
 1654              		.section	.text.is_deviation_from_period_acceptable,"ax",%progbits
ARM GAS  /tmp/ccoflQqT.s 			page 45


 1655              		.align	1
 1656              		.global	is_deviation_from_period_acceptable
 1657              		.syntax unified
 1658              		.thumb
 1659              		.thumb_func
 1660              		.fpu fpv4-sp-d16
 1662              	is_deviation_from_period_acceptable:
 1663              	.LVL107:
 1664              	.LFB251:
 642:Core/Src/hall_detection.c **** 
 643:Core/Src/hall_detection.c **** /**
 644:Core/Src/hall_detection.c **** * \brief just checks if all zerocrossings fall between acceptable deviation from average period.
 645:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 646:Core/Src/hall_detection.c **** * \param float tolerance_factor, 0.1 would mean +-10%tolerance of deviation from average
 647:Core/Src/hall_detection.c **** * \param samples number of zerocrossings to be used in the diff calculation
 648:Core/Src/hall_detection.c **** * \return YES if all deviations are accceptable, or NO if they are not
 649:Core/Src/hall_detection.c **** */
 650:Core/Src/hall_detection.c **** detection_YES_NO is_deviation_from_period_acceptable(hall_detection_general_struct *gen, float tole
 1665              		.loc 1 650 130 is_stmt 1 view -0
 1666              		.cfi_startproc
 1667              		@ args = 0, pretend = 0, frame = 0
 1668              		@ frame_needed = 0, uses_anonymous_args = 0
 1669              		.loc 1 650 130 is_stmt 0 view .LVU502
 1670 0000 70B5     		push	{r4, r5, r6, lr}
 1671              	.LCFI15:
 1672              		.cfi_def_cfa_offset 16
 1673              		.cfi_offset 4, -16
 1674              		.cfi_offset 5, -12
 1675              		.cfi_offset 6, -8
 1676              		.cfi_offset 14, -4
 1677 0002 2DED028B 		vpush.64	{d8}
 1678              	.LCFI16:
 1679              		.cfi_def_cfa_offset 24
 1680              		.cfi_offset 80, -24
 1681              		.cfi_offset 81, -20
 1682 0006 0446     		mov	r4, r0
 1683 0008 B0EE408A 		vmov.f32	s16, s0
 1684 000c 0D46     		mov	r5, r1
 651:Core/Src/hall_detection.c **** 	float _semiperiod=gen->results[gen->numberOfresults].electricPeriod_ticks/2.0;
 1685              		.loc 1 651 2 is_stmt 1 view .LVU503
 1686              		.loc 1 651 36 is_stmt 0 view .LVU504
 1687 000e D0F85431 		ldr	r3, [r0, #340]
 1688              		.loc 1 651 54 view .LVU505
 1689 0012 00EB0313 		add	r3, r0, r3, lsl #4
 1690              		.loc 1 651 75 view .LVU506
 1691 0016 D3F86001 		ldr	r0, [r3, #352]
 1692              	.LVL108:
 1693              		.loc 1 651 75 view .LVU507
 1694 001a FFF7FEFF 		bl	__aeabi_ui2d
 1695              	.LVL109:
 1696              		.loc 1 651 75 view .LVU508
 1697 001e 0022     		movs	r2, #0
 1698 0020 174B     		ldr	r3, .L123
 1699 0022 FFF7FEFF 		bl	__aeabi_dmul
 1700              	.LVL110:
 1701              		.loc 1 651 8 view .LVU509
 1702 0026 FFF7FEFF 		bl	__aeabi_d2f
ARM GAS  /tmp/ccoflQqT.s 			page 46


 1703              	.LVL111:
 1704 002a 07EE900A 		vmov	s15, r0
 1705              	.LVL112:
 652:Core/Src/hall_detection.c **** 	uint32_t _deviation_top=	_semiperiod +_semiperiod*tolerance_factor;
 1706              		.loc 1 652 2 is_stmt 1 view .LVU510
 1707              		.loc 1 652 51 is_stmt 0 view .LVU511
 1708 002e 27EE880A 		vmul.f32	s0, s15, s16
 1709              		.loc 1 652 39 view .LVU512
 1710 0032 30EE277A 		vadd.f32	s14, s0, s15
 1711              		.loc 1 652 11 view .LVU513
 1712 0036 BCEEC77A 		vcvt.u32.f32	s14, s14
 1713 003a 17EE106A 		vmov	r6, s14	@ int
 1714              	.LVL113:
 653:Core/Src/hall_detection.c **** 	uint32_t _deviation_bottom=	_semiperiod	-_semiperiod*tolerance_factor;
 1715              		.loc 1 653 2 is_stmt 1 view .LVU514
 1716              		.loc 1 653 42 is_stmt 0 view .LVU515
 1717 003e 77EEC07A 		vsub.f32	s15, s15, s0
 1718              		.loc 1 653 11 view .LVU516
 1719 0042 FCEEE77A 		vcvt.u32.f32	s15, s15
 1720 0046 17EE900A 		vmov	r0, s15	@ int
 1721              	.LVL114:
 654:Core/Src/hall_detection.c **** 
 655:Core/Src/hall_detection.c **** 	for (uint32_t i = samples/2; i < samples-1; ++i) {
 1722              		.loc 1 655 2 is_stmt 1 view .LVU517
 1723              	.LBB16:
 1724              		.loc 1 655 7 view .LVU518
 1725              		.loc 1 655 16 is_stmt 0 view .LVU519
 1726 004a 6B08     		lsrs	r3, r5, #1
 1727              	.LVL115:
 1728              	.L116:
 1729              		.loc 1 655 42 discriminator 1 view .LVU520
 1730 004c 6A1E     		subs	r2, r5, #1
 1731              		.loc 1 655 2 discriminator 1 view .LVU521
 1732 004e 9A42     		cmp	r2, r3
 1733 0050 10D9     		bls	.L122
 1734              	.LBB17:
 656:Core/Src/hall_detection.c **** 		uint32_t _sampled_period=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1735              		.loc 1 656 3 is_stmt 1 view .LVU522
 1736              		.loc 1 656 60 is_stmt 0 view .LVU523
 1737 0052 591C     		adds	r1, r3, #1
 1738              		.loc 1 656 58 view .LVU524
 1739 0054 DA1C     		adds	r2, r3, #3
 1740 0056 04EB8202 		add	r2, r4, r2, lsl #2
 1741 005a 5268     		ldr	r2, [r2, #4]
 1742              		.loc 1 656 93 view .LVU525
 1743 005c 0233     		adds	r3, r3, #2
 1744              	.LVL116:
 1745              		.loc 1 656 93 view .LVU526
 1746 005e 04EB8303 		add	r3, r4, r3, lsl #2
 1747              	.LVL117:
 1748              		.loc 1 656 93 view .LVU527
 1749 0062 5B68     		ldr	r3, [r3, #4]
 1750              		.loc 1 656 12 view .LVU528
 1751 0064 D21A     		subs	r2, r2, r3
 1752              	.LVL118:
 657:Core/Src/hall_detection.c **** 		if((_sampled_period<(_deviation_bottom))||(_sampled_period>(_deviation_top))){
 1753              		.loc 1 657 3 is_stmt 1 view .LVU529
ARM GAS  /tmp/ccoflQqT.s 			page 47


 1754              		.loc 1 657 5 is_stmt 0 view .LVU530
 1755 0066 9042     		cmp	r0, r2
 1756 0068 08D8     		bhi	.L119
 1757              	.LBE17:
 655:Core/Src/hall_detection.c **** 		uint32_t _sampled_period=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1758              		.loc 1 655 46 discriminator 1 view .LVU531
 1759 006a 0B46     		mov	r3, r1
 1760              	.LBB18:
 1761              		.loc 1 657 43 discriminator 1 view .LVU532
 1762 006c 9642     		cmp	r6, r2
 1763 006e EDD2     		bcs	.L116
 658:Core/Src/hall_detection.c **** 			return NO;//early return, bad news
 1764              		.loc 1 658 11 view .LVU533
 1765 0070 0020     		movs	r0, #0
 1766              	.LVL119:
 1767              		.loc 1 658 11 view .LVU534
 1768 0072 00E0     		b	.L117
 1769              	.LVL120:
 1770              	.L122:
 1771              		.loc 1 658 11 view .LVU535
 1772              	.LBE18:
 1773              	.LBE16:
 659:Core/Src/hall_detection.c **** 		}
 660:Core/Src/hall_detection.c **** 	}
 661:Core/Src/hall_detection.c **** 	return YES;//acceptable
 1774              		.loc 1 661 9 view .LVU536
 1775 0074 0120     		movs	r0, #1
 1776              	.LVL121:
 1777              	.L117:
 662:Core/Src/hall_detection.c **** }
 1778              		.loc 1 662 1 view .LVU537
 1779 0076 BDEC028B 		vldm	sp!, {d8}
 1780              	.LCFI17:
 1781              		.cfi_remember_state
 1782              		.cfi_restore 80
 1783              		.cfi_restore 81
 1784              		.cfi_def_cfa_offset 16
 1785              	.LVL122:
 1786              		.loc 1 662 1 view .LVU538
 1787 007a 70BD     		pop	{r4, r5, r6, pc}
 1788              	.LVL123:
 1789              	.L119:
 1790              	.LCFI18:
 1791              		.cfi_restore_state
 1792              	.LBB20:
 1793              	.LBB19:
 658:Core/Src/hall_detection.c **** 			return NO;//early return, bad news
 1794              		.loc 1 658 11 view .LVU539
 1795 007c 0020     		movs	r0, #0
 1796              	.LVL124:
 658:Core/Src/hall_detection.c **** 			return NO;//early return, bad news
 1797              		.loc 1 658 11 view .LVU540
 1798 007e FAE7     		b	.L117
 1799              	.L124:
 1800              		.align	2
 1801              	.L123:
 1802 0080 0000E03F 		.word	1071644672
ARM GAS  /tmp/ccoflQqT.s 			page 48


 1803              	.LBE19:
 1804              	.LBE20:
 1805              		.cfi_endproc
 1806              	.LFE251:
 1808              		.section	.text.are_all_periods_stable,"ax",%progbits
 1809              		.align	1
 1810              		.global	are_all_periods_stable
 1811              		.syntax unified
 1812              		.thumb
 1813              		.thumb_func
 1814              		.fpu fpv4-sp-d16
 1816              	are_all_periods_stable:
 1817              	.LVL125:
 1818              	.LFB252:
 663:Core/Src/hall_detection.c **** 
 664:Core/Src/hall_detection.c **** 
 665:Core/Src/hall_detection.c **** /**
 666:Core/Src/hall_detection.c **** * \brief a wrapper to tidy up and make sure we calculate the electric period before calculating dev
 667:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 668:Core/Src/hall_detection.c **** * \param samples number of zerocrossings to be used in the diff calculation
 669:Core/Src/hall_detection.c **** * \return YES if we are in the stable zone of steady periods. NO otherwise
 670:Core/Src/hall_detection.c **** */
 671:Core/Src/hall_detection.c **** detection_YES_NO are_all_periods_stable(hall_detection_general_struct *gen, uint32_t samples){
 1819              		.loc 1 671 94 is_stmt 1 view -0
 1820              		.cfi_startproc
 1821              		@ args = 0, pretend = 0, frame = 0
 1822              		@ frame_needed = 0, uses_anonymous_args = 0
 1823              		.loc 1 671 94 is_stmt 0 view .LVU542
 1824 0000 38B5     		push	{r3, r4, r5, lr}
 1825              	.LCFI19:
 1826              		.cfi_def_cfa_offset 16
 1827              		.cfi_offset 3, -16
 1828              		.cfi_offset 4, -12
 1829              		.cfi_offset 5, -8
 1830              		.cfi_offset 14, -4
 1831 0002 0446     		mov	r4, r0
 1832 0004 0D46     		mov	r5, r1
 672:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,samples);
 1833              		.loc 1 672 4 is_stmt 1 view .LVU543
 1834 0006 FFF7FEFF 		bl	calculateElectricPeriod_inTicks
 1835              	.LVL126:
 673:Core/Src/hall_detection.c **** 	return 	is_deviation_from_period_acceptable(gen,TOLERANCE_FACTOR_FOR_STATIONARY_CURRENTS,samples);
 1836              		.loc 1 673 2 view .LVU544
 1837              		.loc 1 673 10 is_stmt 0 view .LVU545
 1838 000a 2946     		mov	r1, r5
 1839 000c B5EE000A 		vmov.f32	s0, #2.5e-1
 1840 0010 2046     		mov	r0, r4
 1841 0012 FFF7FEFF 		bl	is_deviation_from_period_acceptable
 1842              	.LVL127:
 674:Core/Src/hall_detection.c **** }
 1843              		.loc 1 674 1 view .LVU546
 1844 0016 38BD     		pop	{r3, r4, r5, pc}
 1845              		.loc 1 674 1 view .LVU547
 1846              		.cfi_endproc
 1847              	.LFE252:
 1849              		.section	.text.wait_for_the_current_stationary,"ax",%progbits
 1850              		.align	1
ARM GAS  /tmp/ccoflQqT.s 			page 49


 1851              		.global	wait_for_the_current_stationary
 1852              		.syntax unified
 1853              		.thumb
 1854              		.thumb_func
 1855              		.fpu fpv4-sp-d16
 1857              	wait_for_the_current_stationary:
 1858              	.LVL128:
 1859              	.LFB241:
 296:Core/Src/hall_detection.c **** 	//timeout or currentisstationary
 1860              		.loc 1 296 4 is_stmt 1 view -0
 1861              		.cfi_startproc
 1862              		@ args = 12, pretend = 0, frame = 0
 1863              		@ frame_needed = 0, uses_anonymous_args = 0
 296:Core/Src/hall_detection.c **** 	//timeout or currentisstationary
 1864              		.loc 1 296 4 is_stmt 0 view .LVU549
 1865 0000 30B5     		push	{r4, r5, lr}
 1866              	.LCFI20:
 1867              		.cfi_def_cfa_offset 12
 1868              		.cfi_offset 4, -12
 1869              		.cfi_offset 5, -8
 1870              		.cfi_offset 14, -4
 1871 0002 83B0     		sub	sp, sp, #12
 1872              	.LCFI21:
 1873              		.cfi_def_cfa_offset 24
 1874 0004 0546     		mov	r5, r0
 1875 0006 0C46     		mov	r4, r1
 1876 0008 1146     		mov	r1, r2
 1877              	.LVL129:
 296:Core/Src/hall_detection.c **** 	//timeout or currentisstationary
 1878              		.loc 1 296 4 view .LVU550
 1879 000a 1A46     		mov	r2, r3
 1880              	.LVL130:
 298:Core/Src/hall_detection.c **** 	//timeout
 1881              		.loc 1 298 2 is_stmt 1 view .LVU551
 1882 000c 089B     		ldr	r3, [sp, #32]
 1883              	.LVL131:
 298:Core/Src/hall_detection.c **** 	//timeout
 1884              		.loc 1 298 2 is_stmt 0 view .LVU552
 1885 000e 0193     		str	r3, [sp, #4]
 1886 0010 079B     		ldr	r3, [sp, #28]
 1887 0012 0093     		str	r3, [sp]
 1888 0014 069B     		ldr	r3, [sp, #24]
 1889 0016 2046     		mov	r0, r4
 1890              	.LVL132:
 298:Core/Src/hall_detection.c **** 	//timeout
 1891              		.loc 1 298 2 view .LVU553
 1892 0018 FFF7FEFF 		bl	fill_buffers
 1893              	.LVL133:
 300:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1894              		.loc 1 300 2 is_stmt 1 view .LVU554
 300:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1895              		.loc 1 300 11 is_stmt 0 view .LVU555
 1896 001c 174B     		ldr	r3, .L135
 1897 001e 1B68     		ldr	r3, [r3]
 300:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1898              		.loc 1 300 4 view .LVU556
 1899 0020 174A     		ldr	r2, .L135+4
ARM GAS  /tmp/ccoflQqT.s 			page 50


 1900 0022 9342     		cmp	r3, r2
 1901 0024 06D8     		bhi	.L132
 306:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1902              		.loc 1 306 2 is_stmt 1 view .LVU557
 306:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1903              		.loc 1 306 18 is_stmt 0 view .LVU558
 1904 0026 174A     		ldr	r2, .L135+8
 1905 0028 1268     		ldr	r2, [r2]
 306:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1906              		.loc 1 306 42 view .LVU559
 1907 002a 0232     		adds	r2, r2, #2
 306:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1908              		.loc 1 306 4 view .LVU560
 1909 002c 9342     		cmp	r3, r2
 1910 002e 04D8     		bhi	.L133
 1911              	.L127:
 320:Core/Src/hall_detection.c **** 
 1912              		.loc 1 320 1 view .LVU561
 1913 0030 03B0     		add	sp, sp, #12
 1914              	.LCFI22:
 1915              		.cfi_remember_state
 1916              		.cfi_def_cfa_offset 12
 1917              		@ sp needed
 1918 0032 30BD     		pop	{r4, r5, pc}
 1919              	.LVL134:
 1920              	.L132:
 1921              	.LCFI23:
 1922              		.cfi_restore_state
 301:Core/Src/hall_detection.c **** 		return;
 1923              		.loc 1 301 3 is_stmt 1 view .LVU562
 301:Core/Src/hall_detection.c **** 		return;
 1924              		.loc 1 301 9 is_stmt 0 view .LVU563
 1925 0034 0723     		movs	r3, #7
 1926 0036 2B70     		strb	r3, [r5]
 302:Core/Src/hall_detection.c **** 	}
 1927              		.loc 1 302 3 is_stmt 1 view .LVU564
 1928 0038 FAE7     		b	.L127
 1929              	.L133:
 307:Core/Src/hall_detection.c **** 			if(are_all_periods_stable(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1930              		.loc 1 307 3 view .LVU565
 307:Core/Src/hall_detection.c **** 			if(are_all_periods_stable(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1931              		.loc 1 307 6 is_stmt 0 view .LVU566
 1932 003a 0621     		movs	r1, #6
 1933 003c 2046     		mov	r0, r4
 1934 003e FFF7FEFF 		bl	detect_N_zerocrossings
 1935              	.LVL135:
 307:Core/Src/hall_detection.c **** 			if(are_all_periods_stable(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1936              		.loc 1 307 5 view .LVU567
 1937 0042 0128     		cmp	r0, #1
 1938 0044 F4D1     		bne	.L127
 308:Core/Src/hall_detection.c **** 				resetVariables_adquisition(gen);
 1939              		.loc 1 308 4 is_stmt 1 view .LVU568
 308:Core/Src/hall_detection.c **** 				resetVariables_adquisition(gen);
 1940              		.loc 1 308 7 is_stmt 0 view .LVU569
 1941 0046 0621     		movs	r1, #6
 1942 0048 2046     		mov	r0, r4
 1943 004a FFF7FEFF 		bl	are_all_periods_stable
ARM GAS  /tmp/ccoflQqT.s 			page 51


 1944              	.LVL136:
 308:Core/Src/hall_detection.c **** 				resetVariables_adquisition(gen);
 1945              		.loc 1 308 6 view .LVU570
 1946 004e 0128     		cmp	r0, #1
 1947 0050 07D0     		beq	.L134
 315:Core/Src/hall_detection.c **** 				general.start_adquisition_ticks=ticks;
 1948              		.loc 1 315 5 is_stmt 1 view .LVU571
 1949 0052 2046     		mov	r0, r4
 1950 0054 FFF7FEFF 		bl	resetVariables_adquisition
 1951              	.LVL137:
 316:Core/Src/hall_detection.c **** 			}
 1952              		.loc 1 316 5 view .LVU572
 316:Core/Src/hall_detection.c **** 			}
 1953              		.loc 1 316 36 is_stmt 0 view .LVU573
 1954 0058 084B     		ldr	r3, .L135
 1955 005a 1A68     		ldr	r2, [r3]
 1956 005c 094B     		ldr	r3, .L135+8
 1957 005e 1A60     		str	r2, [r3]
 1958 0060 E6E7     		b	.L127
 1959              	.L134:
 309:Core/Src/hall_detection.c **** 				resetVariables_results(gen);
 1960              		.loc 1 309 5 is_stmt 1 view .LVU574
 1961 0062 2046     		mov	r0, r4
 1962 0064 FFF7FEFF 		bl	resetVariables_adquisition
 1963              	.LVL138:
 310:Core/Src/hall_detection.c **** 				general.start_adquisition_ticks=ticks;
 1964              		.loc 1 310 5 view .LVU575
 1965 0068 2046     		mov	r0, r4
 1966 006a FFF7FEFF 		bl	resetVariables_results
 1967              	.LVL139:
 311:Core/Src/hall_detection.c **** 				*state=detection_ADQUISITION;
 1968              		.loc 1 311 5 view .LVU576
 311:Core/Src/hall_detection.c **** 				*state=detection_ADQUISITION;
 1969              		.loc 1 311 36 is_stmt 0 view .LVU577
 1970 006e 034B     		ldr	r3, .L135
 1971 0070 1A68     		ldr	r2, [r3]
 1972 0072 044B     		ldr	r3, .L135+8
 1973 0074 1A60     		str	r2, [r3]
 312:Core/Src/hall_detection.c **** 				return;
 1974              		.loc 1 312 5 is_stmt 1 view .LVU578
 312:Core/Src/hall_detection.c **** 				return;
 1975              		.loc 1 312 11 is_stmt 0 view .LVU579
 1976 0076 0323     		movs	r3, #3
 1977 0078 2B70     		strb	r3, [r5]
 313:Core/Src/hall_detection.c **** 			}else{
 1978              		.loc 1 313 5 is_stmt 1 view .LVU580
 1979 007a D9E7     		b	.L127
 1980              	.L136:
 1981              		.align	2
 1982              	.L135:
 1983 007c 00000000 		.word	ticks
 1984 0080 38900D00 		.word	888888
 1985 0084 00000000 		.word	.LANCHOR2
 1986              		.cfi_endproc
 1987              	.LFE241:
 1989              		.section	.text.absolute,"ax",%progbits
 1990              		.align	1
ARM GAS  /tmp/ccoflQqT.s 			page 52


 1991              		.global	absolute
 1992              		.syntax unified
 1993              		.thumb
 1994              		.thumb_func
 1995              		.fpu fpv4-sp-d16
 1997              	absolute:
 1998              	.LVL140:
 1999              	.LFB253:
 675:Core/Src/hall_detection.c **** 
 676:Core/Src/hall_detection.c **** 
 677:Core/Src/hall_detection.c **** ///**
 678:Core/Src/hall_detection.c **** //* \brief
 679:Core/Src/hall_detection.c **** //* \param
 680:Core/Src/hall_detection.c **** //*/
 681:Core/Src/hall_detection.c **** //void swap_hall_gpios_with_detected_results(hall_pin_info* pin_infoH1,hall_pin_info* pin_infoH2,ha
 682:Core/Src/hall_detection.c **** //	hall_pin_info old_pin_infoH1=*pin_infoH1;
 683:Core/Src/hall_detection.c **** //	hall_pin_info old_pin_infoH2=*pin_infoH2;
 684:Core/Src/hall_detection.c **** //	hall_pin_info old_pin_infoH3=*pin_infoH3;
 685:Core/Src/hall_detection.c **** //
 686:Core/Src/hall_detection.c **** //	switch (results.hall_order[phase_A]) {
 687:Core/Src/hall_detection.c **** //		case hall_A:
 688:Core/Src/hall_detection.c **** //			*pin_infoH1=old_pin_infoH1;
 689:Core/Src/hall_detection.c **** //			break;
 690:Core/Src/hall_detection.c **** //		case hall_B:
 691:Core/Src/hall_detection.c **** //			*pin_infoH2=old_pin_infoH1;
 692:Core/Src/hall_detection.c **** //			break;
 693:Core/Src/hall_detection.c **** //		case hall_C:
 694:Core/Src/hall_detection.c **** //			*pin_infoH3=old_pin_infoH1;
 695:Core/Src/hall_detection.c **** //			break;
 696:Core/Src/hall_detection.c **** //		default:
 697:Core/Src/hall_detection.c **** //			break;
 698:Core/Src/hall_detection.c **** //	}
 699:Core/Src/hall_detection.c **** //
 700:Core/Src/hall_detection.c **** //	switch (results.hall_order[phase_B]) {
 701:Core/Src/hall_detection.c **** //		case hall_A:
 702:Core/Src/hall_detection.c **** //			*pin_infoH1=old_pin_infoH2;
 703:Core/Src/hall_detection.c **** //			break;
 704:Core/Src/hall_detection.c **** //		case hall_B:
 705:Core/Src/hall_detection.c **** //			*pin_infoH2=old_pin_infoH2;
 706:Core/Src/hall_detection.c **** //			break;
 707:Core/Src/hall_detection.c **** //		case hall_C:
 708:Core/Src/hall_detection.c **** //			*pin_infoH3=old_pin_infoH2;
 709:Core/Src/hall_detection.c **** //			break;
 710:Core/Src/hall_detection.c **** //		default:
 711:Core/Src/hall_detection.c **** //			break;
 712:Core/Src/hall_detection.c **** //	}
 713:Core/Src/hall_detection.c **** //
 714:Core/Src/hall_detection.c **** //	switch (results.hall_order[phase_C]) {
 715:Core/Src/hall_detection.c **** //		case hall_A:
 716:Core/Src/hall_detection.c **** //			*pin_infoH1=old_pin_infoH3;
 717:Core/Src/hall_detection.c **** //			break;
 718:Core/Src/hall_detection.c **** //		case hall_B:
 719:Core/Src/hall_detection.c **** //			*pin_infoH2=old_pin_infoH3;
 720:Core/Src/hall_detection.c **** //			break;
 721:Core/Src/hall_detection.c **** //		case hall_C:
 722:Core/Src/hall_detection.c **** //			*pin_infoH3=old_pin_infoH3;
 723:Core/Src/hall_detection.c **** //			break;
ARM GAS  /tmp/ccoflQqT.s 			page 53


 724:Core/Src/hall_detection.c **** //		default:
 725:Core/Src/hall_detection.c **** //			break;
 726:Core/Src/hall_detection.c **** //	}
 727:Core/Src/hall_detection.c **** //
 728:Core/Src/hall_detection.c **** //}
 729:Core/Src/hall_detection.c **** 
 730:Core/Src/hall_detection.c **** /**
 731:Core/Src/hall_detection.c **** * \brief small and util to calculate signed absolute values
 732:Core/Src/hall_detection.c **** * \param the number to be absoluted
 733:Core/Src/hall_detection.c **** * \return |x|
 734:Core/Src/hall_detection.c **** */
 735:Core/Src/hall_detection.c **** int32_t absolute(int32_t x){
 2000              		.loc 1 735 28 view -0
 2001              		.cfi_startproc
 2002              		@ args = 0, pretend = 0, frame = 0
 2003              		@ frame_needed = 0, uses_anonymous_args = 0
 2004              		@ link register save eliminated.
 736:Core/Src/hall_detection.c ****     return (int32_t)x < (int32_t)0 ? -x : x;
 2005              		.loc 1 736 5 view .LVU582
 737:Core/Src/hall_detection.c **** }
 2006              		.loc 1 737 1 is_stmt 0 view .LVU583
 2007 0000 0028     		cmp	r0, #0
 2008 0002 B8BF     		it	lt
 2009 0004 4042     		rsblt	r0, r0, #0
 2010              	.LVL141:
 2011              		.loc 1 737 1 view .LVU584
 2012 0006 7047     		bx	lr
 2013              		.cfi_endproc
 2014              	.LFE253:
 2016              		.global	__aeabi_d2iz
 2017              		.section	.text.assign_closest_phase_to_hall,"ax",%progbits
 2018              		.align	1
 2019              		.global	assign_closest_phase_to_hall
 2020              		.syntax unified
 2021              		.thumb
 2022              		.thumb_func
 2023              		.fpu fpv4-sp-d16
 2025              	assign_closest_phase_to_hall:
 2026              	.LVL142:
 2027              	.LFB254:
 738:Core/Src/hall_detection.c **** 
 739:Core/Src/hall_detection.c **** /**
 740:Core/Src/hall_detection.c **** * \brief magic function, from zerocrossings decides actuall order of hall/current signals, this fun
 741:Core/Src/hall_detection.c **** * right now has a cyclomatic complexity of 21, that should be reduced.
 742:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 743:Core/Src/hall_detection.c **** */
 744:Core/Src/hall_detection.c **** void assign_closest_phase_to_hall(hall_detection_general_struct *gen){
 2028              		.loc 1 744 70 is_stmt 1 view -0
 2029              		.cfi_startproc
 2030              		@ args = 0, pretend = 0, frame = 16
 2031              		@ frame_needed = 0, uses_anonymous_args = 0
 2032              		.loc 1 744 70 is_stmt 0 view .LVU586
 2033 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 2034              	.LCFI24:
 2035              		.cfi_def_cfa_offset 28
 2036              		.cfi_offset 4, -28
 2037              		.cfi_offset 5, -24
ARM GAS  /tmp/ccoflQqT.s 			page 54


 2038              		.cfi_offset 6, -20
 2039              		.cfi_offset 7, -16
 2040              		.cfi_offset 8, -12
 2041              		.cfi_offset 9, -8
 2042              		.cfi_offset 14, -4
 2043 0004 85B0     		sub	sp, sp, #20
 2044              	.LCFI25:
 2045              		.cfi_def_cfa_offset 48
 2046 0006 0446     		mov	r4, r0
 745:Core/Src/hall_detection.c **** 
 746:Core/Src/hall_detection.c **** 	resetVariables_diferences(gen);
 2047              		.loc 1 746 2 is_stmt 1 view .LVU587
 2048 0008 FFF7FEFF 		bl	resetVariables_diferences
 2049              	.LVL143:
 747:Core/Src/hall_detection.c **** 
 748:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < MAXZEROCROSSINGS; ++i) {// all zerocrossings loop
 2050              		.loc 1 748 2 view .LVU588
 2051              	.LBB21:
 2052              		.loc 1 748 7 view .LVU589
 2053              		.loc 1 748 16 is_stmt 0 view .LVU590
 2054 000c 0025     		movs	r5, #0
 2055              	.LVL144:
 2056              	.L139:
 2057              		.loc 1 748 2 discriminator 1 view .LVU591
 2058 000e 052D     		cmp	r5, #5
 2059 0010 6AD8     		bhi	.L158
 749:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 2060              		.loc 1 749 3 is_stmt 1 discriminator 3 view .LVU592
 2061              		.loc 1 749 84 is_stmt 0 discriminator 3 view .LVU593
 2062 0012 AB1C     		adds	r3, r5, #2
 2063 0014 04EB8303 		add	r3, r4, r3, lsl #2
 2064 0018 5F68     		ldr	r7, [r3, #4]
 2065              		.loc 1 749 126 discriminator 3 view .LVU594
 2066 001a 05F12403 		add	r3, r5, #36
 2067 001e 54F82390 		ldr	r9, [r4, r3, lsl #2]
 2068              		.loc 1 749 37 discriminator 3 view .LVU595
 2069 0022 A7EB0900 		sub	r0, r7, r9
 2070 0026 FFF7FEFF 		bl	absolute
 2071              	.LVL145:
 2072              		.loc 1 749 35 discriminator 3 view .LVU596
 2073 002a D4F80C31 		ldr	r3, [r4, #268]
 2074 002e 1844     		add	r0, r0, r3
 2075 0030 C4F80C01 		str	r0, [r4, #268]
 750:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_B]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 2076              		.loc 1 750 3 is_stmt 1 discriminator 3 view .LVU597
 2077              		.loc 1 750 126 is_stmt 0 discriminator 3 view .LVU598
 2078 0034 05F12E03 		add	r3, r5, #46
 2079 0038 04EB8303 		add	r3, r4, r3, lsl #2
 2080 003c D3F80480 		ldr	r8, [r3, #4]
 2081              		.loc 1 750 37 discriminator 3 view .LVU599
 2082 0040 A7EB0800 		sub	r0, r7, r8
 2083 0044 FFF7FEFF 		bl	absolute
 2084              	.LVL146:
 2085              		.loc 1 750 35 discriminator 3 view .LVU600
 2086 0048 D4F81031 		ldr	r3, [r4, #272]
 2087 004c 1844     		add	r0, r0, r3
 2088 004e C4F81001 		str	r0, [r4, #272]
ARM GAS  /tmp/ccoflQqT.s 			page 55


 751:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_C]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 2089              		.loc 1 751 3 is_stmt 1 discriminator 3 view .LVU601
 2090              		.loc 1 751 126 is_stmt 0 discriminator 3 view .LVU602
 2091 0052 05F13A03 		add	r3, r5, #58
 2092 0056 54F82360 		ldr	r6, [r4, r3, lsl #2]
 2093              		.loc 1 751 37 discriminator 3 view .LVU603
 2094 005a B81B     		subs	r0, r7, r6
 2095 005c FFF7FEFF 		bl	absolute
 2096              	.LVL147:
 2097              		.loc 1 751 35 discriminator 3 view .LVU604
 2098 0060 D4F81431 		ldr	r3, [r4, #276]
 2099 0064 1844     		add	r0, r0, r3
 2100 0066 C4F81401 		str	r0, [r4, #276]
 752:Core/Src/hall_detection.c **** 
 753:Core/Src/hall_detection.c **** 		gen->differences_phaseB[phase_A]+=absolute((int32_t)gen->currB.zerocrossings_tick[i]-(int32_t)gen
 2101              		.loc 1 753 3 is_stmt 1 discriminator 3 view .LVU605
 2102              		.loc 1 753 84 is_stmt 0 discriminator 3 view .LVU606
 2103 006a 05F10E03 		add	r3, r5, #14
 2104 006e 54F82370 		ldr	r7, [r4, r3, lsl #2]
 2105              		.loc 1 753 37 discriminator 3 view .LVU607
 2106 0072 A7EB0900 		sub	r0, r7, r9
 2107 0076 FFF7FEFF 		bl	absolute
 2108              	.LVL148:
 2109              		.loc 1 753 35 discriminator 3 view .LVU608
 2110 007a D4F81831 		ldr	r3, [r4, #280]
 2111 007e 1844     		add	r0, r0, r3
 2112 0080 C4F81801 		str	r0, [r4, #280]
 754:Core/Src/hall_detection.c **** 		gen->differences_phaseB[phase_B]+=absolute((int32_t)gen->currB.zerocrossings_tick[i]-(int32_t)gen
 2113              		.loc 1 754 3 is_stmt 1 discriminator 3 view .LVU609
 2114              		.loc 1 754 37 is_stmt 0 discriminator 3 view .LVU610
 2115 0084 A7EB0800 		sub	r0, r7, r8
 2116 0088 FFF7FEFF 		bl	absolute
 2117              	.LVL149:
 2118              		.loc 1 754 35 discriminator 3 view .LVU611
 2119 008c D4F81C31 		ldr	r3, [r4, #284]
 2120 0090 1844     		add	r0, r0, r3
 2121 0092 C4F81C01 		str	r0, [r4, #284]
 755:Core/Src/hall_detection.c **** 		gen->differences_phaseB[phase_C]+=absolute((int32_t)gen->currB.zerocrossings_tick[i]-(int32_t)gen
 2122              		.loc 1 755 3 is_stmt 1 discriminator 3 view .LVU612
 2123              		.loc 1 755 37 is_stmt 0 discriminator 3 view .LVU613
 2124 0096 B81B     		subs	r0, r7, r6
 2125 0098 FFF7FEFF 		bl	absolute
 2126              	.LVL150:
 2127              		.loc 1 755 35 discriminator 3 view .LVU614
 2128 009c D4F82031 		ldr	r3, [r4, #288]
 2129 00a0 1844     		add	r0, r0, r3
 2130 00a2 C4F82001 		str	r0, [r4, #288]
 756:Core/Src/hall_detection.c **** 
 757:Core/Src/hall_detection.c **** 		gen->differences_phaseC[phase_A]+=absolute((int32_t)gen->currC.zerocrossings_tick[i]-(int32_t)gen
 2131              		.loc 1 757 3 is_stmt 1 discriminator 3 view .LVU615
 2132              		.loc 1 757 84 is_stmt 0 discriminator 3 view .LVU616
 2133 00a6 05F11803 		add	r3, r5, #24
 2134 00aa 04EB8303 		add	r3, r4, r3, lsl #2
 2135 00ae 5F68     		ldr	r7, [r3, #4]
 2136              		.loc 1 757 37 discriminator 3 view .LVU617
 2137 00b0 A7EB0900 		sub	r0, r7, r9
 2138 00b4 FFF7FEFF 		bl	absolute
ARM GAS  /tmp/ccoflQqT.s 			page 56


 2139              	.LVL151:
 2140              		.loc 1 757 35 discriminator 3 view .LVU618
 2141 00b8 D4F82431 		ldr	r3, [r4, #292]
 2142 00bc 1844     		add	r0, r0, r3
 2143 00be C4F82401 		str	r0, [r4, #292]
 758:Core/Src/hall_detection.c **** 		gen->differences_phaseC[phase_B]+=absolute((int32_t)gen->currC.zerocrossings_tick[i]-(int32_t)gen
 2144              		.loc 1 758 3 is_stmt 1 discriminator 3 view .LVU619
 2145              		.loc 1 758 37 is_stmt 0 discriminator 3 view .LVU620
 2146 00c2 A7EB0800 		sub	r0, r7, r8
 2147 00c6 FFF7FEFF 		bl	absolute
 2148              	.LVL152:
 2149              		.loc 1 758 35 discriminator 3 view .LVU621
 2150 00ca D4F82831 		ldr	r3, [r4, #296]
 2151 00ce 1844     		add	r0, r0, r3
 2152 00d0 C4F82801 		str	r0, [r4, #296]
 759:Core/Src/hall_detection.c **** 		gen->differences_phaseC[phase_C]+=absolute((int32_t)gen->currC.zerocrossings_tick[i]-(int32_t)gen
 2153              		.loc 1 759 3 is_stmt 1 discriminator 3 view .LVU622
 2154              		.loc 1 759 37 is_stmt 0 discriminator 3 view .LVU623
 2155 00d4 B81B     		subs	r0, r7, r6
 2156 00d6 FFF7FEFF 		bl	absolute
 2157              	.LVL153:
 2158              		.loc 1 759 35 discriminator 3 view .LVU624
 2159 00da D4F82C31 		ldr	r3, [r4, #300]
 2160 00de 1844     		add	r0, r0, r3
 2161 00e0 C4F82C01 		str	r0, [r4, #300]
 748:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 2162              		.loc 1 748 45 discriminator 3 view .LVU625
 2163 00e4 0135     		adds	r5, r5, #1
 2164              	.LVL154:
 748:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 2165              		.loc 1 748 45 discriminator 3 view .LVU626
 2166 00e6 92E7     		b	.L139
 2167              	.L158:
 748:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 2168              		.loc 1 748 45 discriminator 3 view .LVU627
 2169              	.LBE21:
 760:Core/Src/hall_detection.c **** 	}
 761:Core/Src/hall_detection.c **** 
 762:Core/Src/hall_detection.c **** 	int32_t _bottom_limit	=(int32_t)((gen->results[gen->numberOfresults].electricPeriod_ticks/2)*0.95)
 2170              		.loc 1 762 2 is_stmt 1 view .LVU628
 2171              		.loc 1 762 52 is_stmt 0 view .LVU629
 2172 00e8 D4F85431 		ldr	r3, [r4, #340]
 2173              		.loc 1 762 70 view .LVU630
 2174 00ec 04EB0313 		add	r3, r4, r3, lsl #4
 2175 00f0 D3F86071 		ldr	r7, [r3, #352]
 2176              		.loc 1 762 94 view .LVU631
 2177 00f4 7808     		lsrs	r0, r7, #1
 2178 00f6 FFF7FEFF 		bl	__aeabi_ui2d
 2179              	.LVL155:
 2180 00fa 6BA3     		adr	r3, .L163+8
 2181 00fc D3E90023 		ldrd	r2, [r3]
 2182 0100 FFF7FEFF 		bl	__aeabi_dmul
 2183              	.LVL156:
 2184              		.loc 1 762 10 view .LVU632
 2185 0104 FFF7FEFF 		bl	__aeabi_d2iz
 2186              	.LVL157:
 2187 0108 0646     		mov	r6, r0
ARM GAS  /tmp/ccoflQqT.s 			page 57


 2188              	.LVL158:
 763:Core/Src/hall_detection.c **** 	int32_t _top_limit		=(int32_t)(gen->results[gen->numberOfresults].electricPeriod_ticks);
 2189              		.loc 1 763 2 is_stmt 1 view .LVU633
 764:Core/Src/hall_detection.c **** 	int32_t minimum[NUMBEROFPHASES]={0xFF,0xFF,0xFF};
 2190              		.loc 1 764 2 view .LVU634
 2191              		.loc 1 764 10 is_stmt 0 view .LVU635
 2192 010a 654B     		ldr	r3, .L163
 2193 010c 93E80700 		ldm	r3, {r0, r1, r2}
 2194              	.LVL159:
 2195              		.loc 1 764 10 view .LVU636
 2196 0110 04AB     		add	r3, sp, #16
 2197 0112 03E90700 		stmdb	r3, {r0, r1, r2}
 765:Core/Src/hall_detection.c **** 
 766:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 2198              		.loc 1 766 2 is_stmt 1 view .LVU637
 2199              	.LBB22:
 2200              		.loc 1 766 7 view .LVU638
 2201              	.LVL160:
 2202              		.loc 1 766 16 is_stmt 0 view .LVU639
 2203 0116 0023     		movs	r3, #0
 2204              		.loc 1 766 2 view .LVU640
 2205 0118 53E0     		b	.L141
 2206              	.LVL161:
 2207              	.L142:
 767:Core/Src/hall_detection.c **** 		gen->differences_phaseA[i]/=MAXZEROCROSSINGS;
 768:Core/Src/hall_detection.c **** 		gen->differences_phaseB[i]/=MAXZEROCROSSINGS;
 769:Core/Src/hall_detection.c **** 		gen->differences_phaseC[i]/=MAXZEROCROSSINGS;
 770:Core/Src/hall_detection.c **** 
 771:Core/Src/hall_detection.c **** 		//sometimes the toggled polarity is detected from a non relevant phase, in this case we are wrong
 772:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]>_bottom_limit && gen->differences_phaseA[i]<_top_limit){
 773:Core/Src/hall_detection.c **** 			gen->differences_phaseA[i]%=_bottom_limit;
 774:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_A][i]=1;
 775:Core/Src/hall_detection.c **** 		}else{
 776:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_A][i]=0;
 2208              		.loc 1 776 4 is_stmt 1 view .LVU641
 2209              		.loc 1 776 36 is_stmt 0 view .LVU642
 2210 011a 03F14C02 		add	r2, r3, #76
 2211 011e 0020     		movs	r0, #0
 2212 0120 44F82200 		str	r0, [r4, r2, lsl #2]
 2213              	.L143:
 777:Core/Src/hall_detection.c **** 		}
 778:Core/Src/hall_detection.c **** 
 779:Core/Src/hall_detection.c **** 		if(gen->differences_phaseB[i]>_bottom_limit && gen->differences_phaseB[i]<_top_limit){
 2214              		.loc 1 779 3 is_stmt 1 view .LVU643
 2215              		.loc 1 779 5 is_stmt 0 view .LVU644
 2216 0124 B142     		cmp	r1, r6
 2217 0126 0FDD     		ble	.L144
 2218              		.loc 1 779 47 discriminator 1 view .LVU645
 2219 0128 B942     		cmp	r1, r7
 2220 012a 0DDA     		bge	.L144
 780:Core/Src/hall_detection.c **** 			gen->differences_phaseB[i]%=_bottom_limit;
 2221              		.loc 1 780 4 is_stmt 1 view .LVU646
 2222              		.loc 1 780 30 is_stmt 0 view .LVU647
 2223 012c 03F14600 		add	r0, r3, #70
 2224 0130 91FBF6F2 		sdiv	r2, r1, r6
 2225 0134 06FB1211 		mls	r1, r6, r2, r1
 2226 0138 44F82010 		str	r1, [r4, r0, lsl #2]
ARM GAS  /tmp/ccoflQqT.s 			page 58


 781:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_B][i]=1;
 2227              		.loc 1 781 4 is_stmt 1 view .LVU648
 2228              		.loc 1 781 36 is_stmt 0 view .LVU649
 2229 013c 03F14F02 		add	r2, r3, #79
 2230 0140 0121     		movs	r1, #1
 2231 0142 44F82210 		str	r1, [r4, r2, lsl #2]
 2232 0146 04E0     		b	.L145
 2233              	.L144:
 782:Core/Src/hall_detection.c **** 		}else{
 783:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_B][i]=0;
 2234              		.loc 1 783 4 is_stmt 1 view .LVU650
 2235              		.loc 1 783 36 is_stmt 0 view .LVU651
 2236 0148 03F14F02 		add	r2, r3, #79
 2237 014c 0021     		movs	r1, #0
 2238 014e 44F82210 		str	r1, [r4, r2, lsl #2]
 2239              	.L145:
 784:Core/Src/hall_detection.c **** 		}
 785:Core/Src/hall_detection.c **** 
 786:Core/Src/hall_detection.c **** 		if(gen->differences_phaseC[i]>_bottom_limit && gen->differences_phaseC[i]<_top_limit){
 2240              		.loc 1 786 3 is_stmt 1 view .LVU652
 2241              		.loc 1 786 29 is_stmt 0 view .LVU653
 2242 0152 03F14802 		add	r2, r3, #72
 2243 0156 04EB8202 		add	r2, r4, r2, lsl #2
 2244 015a 5268     		ldr	r2, [r2, #4]
 2245              		.loc 1 786 5 view .LVU654
 2246 015c B242     		cmp	r2, r6
 2247 015e 10DD     		ble	.L146
 2248              		.loc 1 786 47 discriminator 1 view .LVU655
 2249 0160 BA42     		cmp	r2, r7
 2250 0162 0EDA     		bge	.L146
 787:Core/Src/hall_detection.c **** 			gen->differences_phaseC[i]%=_bottom_limit;
 2251              		.loc 1 787 4 is_stmt 1 view .LVU656
 2252              		.loc 1 787 30 is_stmt 0 view .LVU657
 2253 0164 03F14801 		add	r1, r3, #72
 2254 0168 04EB8101 		add	r1, r4, r1, lsl #2
 2255 016c 92FBF6F0 		sdiv	r0, r2, r6
 2256 0170 06FB1022 		mls	r2, r6, r0, r2
 2257 0174 4A60     		str	r2, [r1, #4]
 788:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_C][i]=1;
 2258              		.loc 1 788 4 is_stmt 1 view .LVU658
 2259              		.loc 1 788 36 is_stmt 0 view .LVU659
 2260 0176 03F15202 		add	r2, r3, #82
 2261 017a 0121     		movs	r1, #1
 2262 017c 44F82210 		str	r1, [r4, r2, lsl #2]
 2263 0180 04E0     		b	.L147
 2264              	.L146:
 789:Core/Src/hall_detection.c **** 		}else{
 790:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_C][i]=0;
 2265              		.loc 1 790 4 is_stmt 1 view .LVU660
 2266              		.loc 1 790 36 is_stmt 0 view .LVU661
 2267 0182 03F15202 		add	r2, r3, #82
 2268 0186 0021     		movs	r1, #0
 2269 0188 44F82210 		str	r1, [r4, r2, lsl #2]
 2270              	.L147:
 791:Core/Src/hall_detection.c **** 		}
 792:Core/Src/hall_detection.c **** 
 793:Core/Src/hall_detection.c **** 		//takes notes of the minimum difference
ARM GAS  /tmp/ccoflQqT.s 			page 59


 794:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]<minimum[phase_A]){
 2271              		.loc 1 794 3 is_stmt 1 view .LVU662
 2272              		.loc 1 794 29 is_stmt 0 view .LVU663
 2273 018c 03F14202 		add	r2, r3, #66
 2274 0190 04EB8202 		add	r2, r4, r2, lsl #2
 2275 0194 5268     		ldr	r2, [r2, #4]
 2276              		.loc 1 794 40 view .LVU664
 2277 0196 0199     		ldr	r1, [sp, #4]
 2278              		.loc 1 794 5 view .LVU665
 2279 0198 8A42     		cmp	r2, r1
 2280 019a 00DA     		bge	.L148
 795:Core/Src/hall_detection.c **** 			minimum[phase_A]=gen->differences_phaseA[i];
 2281              		.loc 1 795 4 is_stmt 1 view .LVU666
 2282              		.loc 1 795 20 is_stmt 0 view .LVU667
 2283 019c 0192     		str	r2, [sp, #4]
 2284              	.L148:
 796:Core/Src/hall_detection.c **** 		}
 797:Core/Src/hall_detection.c **** 
 798:Core/Src/hall_detection.c **** 		if(gen->differences_phaseB[i]<minimum[phase_B]){
 2285              		.loc 1 798 3 is_stmt 1 view .LVU668
 2286              		.loc 1 798 29 is_stmt 0 view .LVU669
 2287 019e 03F14602 		add	r2, r3, #70
 2288 01a2 54F82220 		ldr	r2, [r4, r2, lsl #2]
 2289              		.loc 1 798 40 view .LVU670
 2290 01a6 0299     		ldr	r1, [sp, #8]
 2291              		.loc 1 798 5 view .LVU671
 2292 01a8 8A42     		cmp	r2, r1
 2293 01aa 00DA     		bge	.L149
 799:Core/Src/hall_detection.c **** 			minimum[phase_B]=gen->differences_phaseB[i];
 2294              		.loc 1 799 4 is_stmt 1 view .LVU672
 2295              		.loc 1 799 20 is_stmt 0 view .LVU673
 2296 01ac 0292     		str	r2, [sp, #8]
 2297              	.L149:
 800:Core/Src/hall_detection.c **** 		}
 801:Core/Src/hall_detection.c **** 
 802:Core/Src/hall_detection.c **** 		if(gen->differences_phaseC[i]<minimum[phase_C]){
 2298              		.loc 1 802 3 is_stmt 1 view .LVU674
 2299              		.loc 1 802 29 is_stmt 0 view .LVU675
 2300 01ae 03F14802 		add	r2, r3, #72
 2301 01b2 04EB8202 		add	r2, r4, r2, lsl #2
 2302 01b6 5268     		ldr	r2, [r2, #4]
 2303              		.loc 1 802 40 view .LVU676
 2304 01b8 0399     		ldr	r1, [sp, #12]
 2305              		.loc 1 802 5 view .LVU677
 2306 01ba 8A42     		cmp	r2, r1
 2307 01bc 00DA     		bge	.L150
 803:Core/Src/hall_detection.c **** 			minimum[phase_C]=gen->differences_phaseC[i];
 2308              		.loc 1 803 4 is_stmt 1 view .LVU678
 2309              		.loc 1 803 20 is_stmt 0 view .LVU679
 2310 01be 0392     		str	r2, [sp, #12]
 2311              	.L150:
 766:Core/Src/hall_detection.c **** 		gen->differences_phaseA[i]/=MAXZEROCROSSINGS;
 2312              		.loc 1 766 43 discriminator 2 view .LVU680
 2313 01c0 0133     		adds	r3, r3, #1
 2314              	.LVL162:
 2315              	.L141:
 766:Core/Src/hall_detection.c **** 		gen->differences_phaseA[i]/=MAXZEROCROSSINGS;
ARM GAS  /tmp/ccoflQqT.s 			page 60


 2316              		.loc 1 766 2 discriminator 1 view .LVU681
 2317 01c2 022B     		cmp	r3, #2
 2318 01c4 32D8     		bhi	.L159
 767:Core/Src/hall_detection.c **** 		gen->differences_phaseB[i]/=MAXZEROCROSSINGS;
 2319              		.loc 1 767 3 is_stmt 1 view .LVU682
 767:Core/Src/hall_detection.c **** 		gen->differences_phaseB[i]/=MAXZEROCROSSINGS;
 2320              		.loc 1 767 29 is_stmt 0 view .LVU683
 2321 01c6 03F14201 		add	r1, r3, #66
 2322 01ca 04EB8101 		add	r1, r4, r1, lsl #2
 2323 01ce 4868     		ldr	r0, [r1, #4]
 2324 01d0 344A     		ldr	r2, .L163+4
 2325 01d2 82FB00C5 		smull	ip, r5, r2, r0
 2326 01d6 A5EBE070 		sub	r0, r5, r0, asr #31
 2327 01da 4860     		str	r0, [r1, #4]
 768:Core/Src/hall_detection.c **** 		gen->differences_phaseC[i]/=MAXZEROCROSSINGS;
 2328              		.loc 1 768 3 is_stmt 1 view .LVU684
 768:Core/Src/hall_detection.c **** 		gen->differences_phaseC[i]/=MAXZEROCROSSINGS;
 2329              		.loc 1 768 29 is_stmt 0 view .LVU685
 2330 01dc 03F14605 		add	r5, r3, #70
 2331 01e0 54F82510 		ldr	r1, [r4, r5, lsl #2]
 2332 01e4 82FB01EC 		smull	lr, ip, r2, r1
 2333 01e8 ACEBE171 		sub	r1, ip, r1, asr #31
 2334 01ec 44F82510 		str	r1, [r4, r5, lsl #2]
 769:Core/Src/hall_detection.c **** 
 2335              		.loc 1 769 3 is_stmt 1 view .LVU686
 769:Core/Src/hall_detection.c **** 
 2336              		.loc 1 769 29 is_stmt 0 view .LVU687
 2337 01f0 03F14805 		add	r5, r3, #72
 2338 01f4 04EB8505 		add	r5, r4, r5, lsl #2
 2339 01f8 D5F804C0 		ldr	ip, [r5, #4]
 2340 01fc 82FB0CE2 		smull	lr, r2, r2, ip
 2341 0200 A2EBEC72 		sub	r2, r2, ip, asr #31
 2342 0204 6A60     		str	r2, [r5, #4]
 772:Core/Src/hall_detection.c **** 			gen->differences_phaseA[i]%=_bottom_limit;
 2343              		.loc 1 772 3 is_stmt 1 view .LVU688
 772:Core/Src/hall_detection.c **** 			gen->differences_phaseA[i]%=_bottom_limit;
 2344              		.loc 1 772 5 is_stmt 0 view .LVU689
 2345 0206 B042     		cmp	r0, r6
 2346 0208 87DD     		ble	.L142
 772:Core/Src/hall_detection.c **** 			gen->differences_phaseA[i]%=_bottom_limit;
 2347              		.loc 1 772 47 discriminator 1 view .LVU690
 2348 020a B842     		cmp	r0, r7
 2349 020c 85DA     		bge	.L142
 773:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_A][i]=1;
 2350              		.loc 1 773 4 is_stmt 1 view .LVU691
 773:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_A][i]=1;
 2351              		.loc 1 773 30 is_stmt 0 view .LVU692
 2352 020e 03F14202 		add	r2, r3, #66
 2353 0212 04EB8202 		add	r2, r4, r2, lsl #2
 2354 0216 90FBF6F5 		sdiv	r5, r0, r6
 2355 021a 06FB1500 		mls	r0, r6, r5, r0
 2356 021e 5060     		str	r0, [r2, #4]
 774:Core/Src/hall_detection.c **** 		}else{
 2357              		.loc 1 774 4 is_stmt 1 view .LVU693
 774:Core/Src/hall_detection.c **** 		}else{
 2358              		.loc 1 774 36 is_stmt 0 view .LVU694
 2359 0220 03F14C02 		add	r2, r3, #76
ARM GAS  /tmp/ccoflQqT.s 			page 61


 2360 0224 0120     		movs	r0, #1
 2361 0226 44F82200 		str	r0, [r4, r2, lsl #2]
 2362 022a 7BE7     		b	.L143
 2363              	.L159:
 774:Core/Src/hall_detection.c **** 		}else{
 2364              		.loc 1 774 36 view .LVU695
 2365              	.LBE22:
 2366              	.LBB23:
 804:Core/Src/hall_detection.c **** 		}
 805:Core/Src/hall_detection.c **** 	}
 806:Core/Src/hall_detection.c **** 	//finds out wichone is the minimum diff
 807:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 2367              		.loc 1 807 16 view .LVU696
 2368 022c 0023     		movs	r3, #0
 2369              	.LVL163:
 2370              		.loc 1 807 16 view .LVU697
 2371 022e 12E0     		b	.L152
 2372              	.LVL164:
 2373              	.L161:
 808:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 809:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_A;
 2374              		.loc 1 809 4 is_stmt 1 view .LVU698
 2375              		.loc 1 809 20 is_stmt 0 view .LVU699
 2376 0230 D4F85421 		ldr	r2, [r4, #340]
 2377              		.loc 1 809 52 view .LVU700
 2378 0234 04EB0212 		add	r2, r4, r2, lsl #4
 2379 0238 1A44     		add	r2, r2, r3
 2380 023a 0021     		movs	r1, #0
 2381 023c 82F86411 		strb	r1, [r2, #356]
 2382 0240 13E0     		b	.L153
 2383              	.L162:
 810:Core/Src/hall_detection.c **** 		}
 811:Core/Src/hall_detection.c **** 
 812:Core/Src/hall_detection.c **** 		if(gen->differences_phaseB[i]==minimum[phase_B]){
 813:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_B;
 2384              		.loc 1 813 4 is_stmt 1 view .LVU701
 2385              		.loc 1 813 20 is_stmt 0 view .LVU702
 2386 0242 D4F85421 		ldr	r2, [r4, #340]
 2387              		.loc 1 813 52 view .LVU703
 2388 0246 04EB0212 		add	r2, r4, r2, lsl #4
 2389 024a 1A44     		add	r2, r2, r3
 2390 024c 0121     		movs	r1, #1
 2391 024e 82F86411 		strb	r1, [r2, #356]
 2392 0252 11E0     		b	.L154
 2393              	.L155:
 807:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 2394              		.loc 1 807 43 discriminator 2 view .LVU704
 2395 0254 0133     		adds	r3, r3, #1
 2396              	.LVL165:
 2397              	.L152:
 807:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 2398              		.loc 1 807 2 discriminator 1 view .LVU705
 2399 0256 022B     		cmp	r3, #2
 2400 0258 1FD8     		bhi	.L160
 808:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 2401              		.loc 1 808 3 is_stmt 1 view .LVU706
 808:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
ARM GAS  /tmp/ccoflQqT.s 			page 62


 2402              		.loc 1 808 29 is_stmt 0 view .LVU707
 2403 025a 03F14202 		add	r2, r3, #66
 2404 025e 04EB8202 		add	r2, r4, r2, lsl #2
 2405 0262 5168     		ldr	r1, [r2, #4]
 808:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 2406              		.loc 1 808 41 view .LVU708
 2407 0264 019A     		ldr	r2, [sp, #4]
 808:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 2408              		.loc 1 808 5 view .LVU709
 2409 0266 9142     		cmp	r1, r2
 2410 0268 E2D0     		beq	.L161
 2411              	.L153:
 812:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_B;
 2412              		.loc 1 812 3 is_stmt 1 view .LVU710
 812:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_B;
 2413              		.loc 1 812 29 is_stmt 0 view .LVU711
 2414 026a 03F14602 		add	r2, r3, #70
 2415 026e 54F82210 		ldr	r1, [r4, r2, lsl #2]
 812:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_B;
 2416              		.loc 1 812 41 view .LVU712
 2417 0272 029A     		ldr	r2, [sp, #8]
 812:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_B;
 2418              		.loc 1 812 5 view .LVU713
 2419 0274 9142     		cmp	r1, r2
 2420 0276 E4D0     		beq	.L162
 2421              	.L154:
 814:Core/Src/hall_detection.c **** 		}
 815:Core/Src/hall_detection.c **** 
 816:Core/Src/hall_detection.c **** 		if(gen->differences_phaseC[i]==minimum[phase_C]){
 2422              		.loc 1 816 3 is_stmt 1 view .LVU714
 2423              		.loc 1 816 29 is_stmt 0 view .LVU715
 2424 0278 03F14802 		add	r2, r3, #72
 2425 027c 04EB8202 		add	r2, r4, r2, lsl #2
 2426 0280 5168     		ldr	r1, [r2, #4]
 2427              		.loc 1 816 41 view .LVU716
 2428 0282 039A     		ldr	r2, [sp, #12]
 2429              		.loc 1 816 5 view .LVU717
 2430 0284 9142     		cmp	r1, r2
 2431 0286 E5D1     		bne	.L155
 817:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_C;
 2432              		.loc 1 817 4 is_stmt 1 view .LVU718
 2433              		.loc 1 817 20 is_stmt 0 view .LVU719
 2434 0288 D4F85421 		ldr	r2, [r4, #340]
 2435              		.loc 1 817 52 view .LVU720
 2436 028c 04EB0212 		add	r2, r4, r2, lsl #4
 2437 0290 1A44     		add	r2, r2, r3
 2438 0292 0221     		movs	r1, #2
 2439 0294 82F86411 		strb	r1, [r2, #356]
 2440 0298 DCE7     		b	.L155
 2441              	.L160:
 2442              		.loc 1 817 52 view .LVU721
 2443              	.LBE23:
 818:Core/Src/hall_detection.c **** 		}
 819:Core/Src/hall_detection.c **** 	}
 820:Core/Src/hall_detection.c **** }
 2444              		.loc 1 820 1 view .LVU722
 2445 029a 05B0     		add	sp, sp, #20
ARM GAS  /tmp/ccoflQqT.s 			page 63


 2446              	.LCFI26:
 2447              		.cfi_def_cfa_offset 28
 2448              		@ sp needed
 2449 029c BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 2450              	.LVL166:
 2451              	.L164:
 2452              		.loc 1 820 1 view .LVU723
 2453              		.align	3
 2454              	.L163:
 2455 02a0 00000000 		.word	.LANCHOR3
 2456 02a4 ABAAAA2A 		.word	715827883
 2457 02a8 66666666 		.word	1717986918
 2458 02ac 6666EE3F 		.word	1072588390
 2459              		.cfi_endproc
 2460              	.LFE254:
 2462              		.section	.text.assign_polarity,"ax",%progbits
 2463              		.align	1
 2464              		.global	assign_polarity
 2465              		.syntax unified
 2466              		.thumb
 2467              		.thumb_func
 2468              		.fpu fpv4-sp-d16
 2470              	assign_polarity:
 2471              	.LVL167:
 2472              	.LFB255:
 821:Core/Src/hall_detection.c **** 
 822:Core/Src/hall_detection.c **** 
 823:Core/Src/hall_detection.c **** 
 824:Core/Src/hall_detection.c **** /**
 825:Core/Src/hall_detection.c **** * \brief the other magic function, asigns polarity from risign or falling edges, it also takes into
 826:Core/Src/hall_detection.c **** * right now has a cyclomatic complexity of 21, that should be reduced.
 827:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 828:Core/Src/hall_detection.c **** */
 829:Core/Src/hall_detection.c **** void assign_polarity(hall_detection_general_struct *gen){
 2473              		.loc 1 829 57 is_stmt 1 view -0
 2474              		.cfi_startproc
 2475              		@ args = 0, pretend = 0, frame = 24
 2476              		@ frame_needed = 0, uses_anonymous_args = 0
 2477              		@ link register save eliminated.
 2478              		.loc 1 829 57 is_stmt 0 view .LVU725
 2479 0000 30B4     		push	{r4, r5}
 2480              	.LCFI27:
 2481              		.cfi_def_cfa_offset 8
 2482              		.cfi_offset 4, -8
 2483              		.cfi_offset 5, -4
 2484 0002 86B0     		sub	sp, sp, #24
 2485              	.LCFI28:
 2486              		.cfi_def_cfa_offset 32
 830:Core/Src/hall_detection.c **** 	current_or_hall_measurements_struct*	currents[NUMBEROFPHASES]={&gen->currA,&gen->currB,&gen->currC
 2487              		.loc 1 830 2 is_stmt 1 view .LVU726
 2488              		.loc 1 830 65 is_stmt 0 view .LVU727
 2489 0004 031D     		adds	r3, r0, #4
 2490              		.loc 1 830 39 view .LVU728
 2491 0006 0393     		str	r3, [sp, #12]
 2492              		.loc 1 830 77 view .LVU729
 2493 0008 00F13003 		add	r3, r0, #48
 2494              		.loc 1 830 39 view .LVU730
ARM GAS  /tmp/ccoflQqT.s 			page 64


 2495 000c 0493     		str	r3, [sp, #16]
 2496              		.loc 1 830 89 view .LVU731
 2497 000e 00F15C03 		add	r3, r0, #92
 2498              		.loc 1 830 39 view .LVU732
 2499 0012 0593     		str	r3, [sp, #20]
 831:Core/Src/hall_detection.c **** 	current_or_hall_measurements_struct*	halls[NUMBEROFPHASES]	={&gen->hallA,&gen->hallB,&gen->hallC};
 2500              		.loc 1 831 2 is_stmt 1 view .LVU733
 2501              		.loc 1 831 63 is_stmt 0 view .LVU734
 2502 0014 00F18803 		add	r3, r0, #136
 2503              		.loc 1 831 39 view .LVU735
 2504 0018 0093     		str	r3, [sp]
 2505              		.loc 1 831 75 view .LVU736
 2506 001a 00F1B403 		add	r3, r0, #180
 2507              		.loc 1 831 39 view .LVU737
 2508 001e 0193     		str	r3, [sp, #4]
 2509              		.loc 1 831 87 view .LVU738
 2510 0020 00F1E003 		add	r3, r0, #224
 2511              		.loc 1 831 39 view .LVU739
 2512 0024 0293     		str	r3, [sp, #8]
 832:Core/Src/hall_detection.c **** 	detection_results_struct *pointerOfcurrentResult=&gen->results[gen->numberOfresults];
 2513              		.loc 1 832 2 is_stmt 1 view .LVU740
 2514              		.loc 1 832 68 is_stmt 0 view .LVU741
 2515 0026 D0F85441 		ldr	r4, [r0, #340]
 2516              	.LVL168:
 833:Core/Src/hall_detection.c **** 
 834:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 2517              		.loc 1 834 2 is_stmt 1 view .LVU742
 2518              	.LBB24:
 2519              		.loc 1 834 7 view .LVU743
 2520              		.loc 1 834 16 is_stmt 0 view .LVU744
 2521 002a 0023     		movs	r3, #0
 2522              		.loc 1 834 2 view .LVU745
 2523 002c 1BE0     		b	.L166
 2524              	.LVL169:
 2525              	.L174:
 835:Core/Src/hall_detection.c **** 		if(currents[pointerOfcurrentResult->hall_order[i]]->zerocrossings_polarity[1]==halls[i]->zerocros
 836:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2526              		.loc 1 836 4 is_stmt 1 view .LVU746
 2527              		.loc 1 836 67 is_stmt 0 view .LVU747
 2528 002e 02EB4201 		add	r1, r2, r2, lsl #1
 2529 0032 1944     		add	r1, r1, r3
 2530 0034 4C31     		adds	r1, r1, #76
 2531 0036 50F82110 		ldr	r1, [r0, r1, lsl #2]
 2532              		.loc 1 836 6 view .LVU748
 2533 003a 31B9     		cbnz	r1, .L168
 837:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_direct;
 2534              		.loc 1 837 5 is_stmt 1 view .LVU749
 2535              		.loc 1 837 81 is_stmt 0 view .LVU750
 2536 003c 00EB0411 		add	r1, r0, r4, lsl #4
 2537 0040 0A44     		add	r2, r2, r1
 2538 0042 0021     		movs	r1, #0
 2539 0044 82F86711 		strb	r1, [r2, #359]
 2540 0048 0CE0     		b	.L169
 2541              	.L168:
 838:Core/Src/hall_detection.c **** 			}else{
 839:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 2542              		.loc 1 839 5 is_stmt 1 view .LVU751
ARM GAS  /tmp/ccoflQqT.s 			page 65


 2543              		.loc 1 839 81 is_stmt 0 view .LVU752
 2544 004a 00EB0411 		add	r1, r0, r4, lsl #4
 2545 004e 0A44     		add	r2, r2, r1
 2546 0050 0121     		movs	r1, #1
 2547 0052 82F86711 		strb	r1, [r2, #359]
 2548 0056 05E0     		b	.L169
 2549              	.L170:
 840:Core/Src/hall_detection.c **** 			}
 841:Core/Src/hall_detection.c **** 		}else{
 842:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 843:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 844:Core/Src/hall_detection.c **** 			}else{
 845:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_direct;
 2550              		.loc 1 845 5 is_stmt 1 view .LVU753
 2551              		.loc 1 845 81 is_stmt 0 view .LVU754
 2552 0058 00EB0411 		add	r1, r0, r4, lsl #4
 2553 005c 0A44     		add	r2, r2, r1
 2554 005e 0021     		movs	r1, #0
 2555 0060 82F86711 		strb	r1, [r2, #359]
 2556              	.L169:
 834:Core/Src/hall_detection.c **** 		if(currents[pointerOfcurrentResult->hall_order[i]]->zerocrossings_polarity[1]==halls[i]->zerocros
 2557              		.loc 1 834 43 discriminator 2 view .LVU755
 2558 0064 0133     		adds	r3, r3, #1
 2559              	.LVL170:
 2560              	.L166:
 834:Core/Src/hall_detection.c **** 		if(currents[pointerOfcurrentResult->hall_order[i]]->zerocrossings_polarity[1]==halls[i]->zerocros
 2561              		.loc 1 834 2 discriminator 1 view .LVU756
 2562 0066 022B     		cmp	r3, #2
 2563 0068 23D8     		bhi	.L173
 835:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2564              		.loc 1 835 3 is_stmt 1 view .LVU757
 835:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2565              		.loc 1 835 49 is_stmt 0 view .LVU758
 2566 006a 00EB0412 		add	r2, r0, r4, lsl #4
 2567 006e 1A44     		add	r2, r2, r3
 2568 0070 92F86421 		ldrb	r2, [r2, #356]	@ zero_extendqisi2
 835:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2569              		.loc 1 835 14 view .LVU759
 2570 0074 06A9     		add	r1, sp, #24
 2571 0076 01EB8201 		add	r1, r1, r2, lsl #2
 2572 007a 51F80C1C 		ldr	r1, [r1, #-12]
 835:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2573              		.loc 1 835 77 view .LVU760
 2574 007e 91F82150 		ldrb	r5, [r1, #33]	@ zero_extendqisi2
 835:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2575              		.loc 1 835 87 view .LVU761
 2576 0082 06A9     		add	r1, sp, #24
 2577 0084 01EB8301 		add	r1, r1, r3, lsl #2
 2578 0088 51F8181C 		ldr	r1, [r1, #-24]
 835:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2579              		.loc 1 835 114 view .LVU762
 2580 008c 91F82110 		ldrb	r1, [r1, #33]	@ zero_extendqisi2
 835:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2581              		.loc 1 835 5 view .LVU763
 2582 0090 8D42     		cmp	r5, r1
 2583 0092 CCD0     		beq	.L174
 842:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
ARM GAS  /tmp/ccoflQqT.s 			page 66


 2584              		.loc 1 842 4 is_stmt 1 view .LVU764
 842:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 2585              		.loc 1 842 67 is_stmt 0 view .LVU765
 2586 0094 02EB4201 		add	r1, r2, r2, lsl #1
 2587 0098 1944     		add	r1, r1, r3
 2588 009a 4C31     		adds	r1, r1, #76
 2589 009c 50F82110 		ldr	r1, [r0, r1, lsl #2]
 842:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 2590              		.loc 1 842 6 view .LVU766
 2591 00a0 0029     		cmp	r1, #0
 2592 00a2 D9D1     		bne	.L170
 843:Core/Src/hall_detection.c **** 			}else{
 2593              		.loc 1 843 5 is_stmt 1 view .LVU767
 843:Core/Src/hall_detection.c **** 			}else{
 2594              		.loc 1 843 81 is_stmt 0 view .LVU768
 2595 00a4 00EB0411 		add	r1, r0, r4, lsl #4
 2596 00a8 0A44     		add	r2, r2, r1
 2597 00aa 0121     		movs	r1, #1
 2598 00ac 82F86711 		strb	r1, [r2, #359]
 2599 00b0 D8E7     		b	.L169
 2600              	.L173:
 843:Core/Src/hall_detection.c **** 			}else{
 2601              		.loc 1 843 81 view .LVU769
 2602              	.LBE24:
 846:Core/Src/hall_detection.c **** 			}
 847:Core/Src/hall_detection.c **** 		}
 848:Core/Src/hall_detection.c **** 	}
 849:Core/Src/hall_detection.c **** 
 850:Core/Src/hall_detection.c **** }
 2603              		.loc 1 850 1 view .LVU770
 2604 00b2 06B0     		add	sp, sp, #24
 2605              	.LCFI29:
 2606              		.cfi_def_cfa_offset 8
 2607              		@ sp needed
 2608 00b4 30BC     		pop	{r4, r5}
 2609              	.LCFI30:
 2610              		.cfi_restore 5
 2611              		.cfi_restore 4
 2612              		.cfi_def_cfa_offset 0
 2613              	.LVL171:
 2614              		.loc 1 850 1 view .LVU771
 2615 00b6 7047     		bx	lr
 2616              		.cfi_endproc
 2617              	.LFE255:
 2619              		.section	.text.interpretation,"ax",%progbits
 2620              		.align	1
 2621              		.global	interpretation
 2622              		.syntax unified
 2623              		.thumb
 2624              		.thumb_func
 2625              		.fpu fpv4-sp-d16
 2627              	interpretation:
 2628              	.LVL172:
 2629              	.LFB243:
 363:Core/Src/hall_detection.c **** 	//timeout
 2630              		.loc 1 363 84 is_stmt 1 view -0
 2631              		.cfi_startproc
ARM GAS  /tmp/ccoflQqT.s 			page 67


 2632              		@ args = 0, pretend = 0, frame = 0
 2633              		@ frame_needed = 0, uses_anonymous_args = 0
 363:Core/Src/hall_detection.c **** 	//timeout
 2634              		.loc 1 363 84 is_stmt 0 view .LVU773
 2635 0000 38B5     		push	{r3, r4, r5, lr}
 2636              	.LCFI31:
 2637              		.cfi_def_cfa_offset 16
 2638              		.cfi_offset 3, -16
 2639              		.cfi_offset 4, -12
 2640              		.cfi_offset 5, -8
 2641              		.cfi_offset 14, -4
 365:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 2642              		.loc 1 365 2 is_stmt 1 view .LVU774
 365:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 2643              		.loc 1 365 11 is_stmt 0 view .LVU775
 2644 0002 0D4B     		ldr	r3, .L179
 2645 0004 1A68     		ldr	r2, [r3]
 365:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 2646              		.loc 1 365 4 view .LVU776
 2647 0006 0D4B     		ldr	r3, .L179+4
 2648 0008 9A42     		cmp	r2, r3
 2649 000a 02D9     		bls	.L176
 366:Core/Src/hall_detection.c **** 		return;
 2650              		.loc 1 366 3 is_stmt 1 view .LVU777
 366:Core/Src/hall_detection.c **** 		return;
 2651              		.loc 1 366 9 is_stmt 0 view .LVU778
 2652 000c 0723     		movs	r3, #7
 2653 000e 0370     		strb	r3, [r0]
 367:Core/Src/hall_detection.c **** 	}
 2654              		.loc 1 367 3 is_stmt 1 view .LVU779
 2655              	.LVL173:
 2656              	.L175:
 374:Core/Src/hall_detection.c **** 
 2657              		.loc 1 374 1 is_stmt 0 view .LVU780
 2658 0010 38BD     		pop	{r3, r4, r5, pc}
 2659              	.LVL174:
 2660              	.L176:
 374:Core/Src/hall_detection.c **** 
 2661              		.loc 1 374 1 view .LVU781
 2662 0012 0C46     		mov	r4, r1
 2663 0014 0546     		mov	r5, r0
 369:Core/Src/hall_detection.c **** 	assign_polarity(gen);
 2664              		.loc 1 369 2 is_stmt 1 view .LVU782
 2665 0016 0846     		mov	r0, r1
 2666              	.LVL175:
 369:Core/Src/hall_detection.c **** 	assign_polarity(gen);
 2667              		.loc 1 369 2 is_stmt 0 view .LVU783
 2668 0018 FFF7FEFF 		bl	assign_closest_phase_to_hall
 2669              	.LVL176:
 370:Core/Src/hall_detection.c **** 	gen->numberOfresults++;
 2670              		.loc 1 370 2 is_stmt 1 view .LVU784
 2671 001c 2046     		mov	r0, r4
 2672 001e FFF7FEFF 		bl	assign_polarity
 2673              	.LVL177:
 371:Core/Src/hall_detection.c **** 	gen->start_adquisition_ticks=ticks;
 2674              		.loc 1 371 2 view .LVU785
 371:Core/Src/hall_detection.c **** 	gen->start_adquisition_ticks=ticks;
ARM GAS  /tmp/ccoflQqT.s 			page 68


 2675              		.loc 1 371 5 is_stmt 0 view .LVU786
 2676 0022 D4F85431 		ldr	r3, [r4, #340]
 371:Core/Src/hall_detection.c **** 	gen->start_adquisition_ticks=ticks;
 2677              		.loc 1 371 22 view .LVU787
 2678 0026 0133     		adds	r3, r3, #1
 2679 0028 C4F85431 		str	r3, [r4, #340]
 372:Core/Src/hall_detection.c **** 	*state=detection_VALIDATION;
 2680              		.loc 1 372 2 is_stmt 1 view .LVU788
 372:Core/Src/hall_detection.c **** 	*state=detection_VALIDATION;
 2681              		.loc 1 372 30 is_stmt 0 view .LVU789
 2682 002c 024B     		ldr	r3, .L179
 2683 002e 1B68     		ldr	r3, [r3]
 2684 0030 2360     		str	r3, [r4]
 373:Core/Src/hall_detection.c **** }
 2685              		.loc 1 373 2 is_stmt 1 view .LVU790
 373:Core/Src/hall_detection.c **** }
 2686              		.loc 1 373 8 is_stmt 0 view .LVU791
 2687 0032 0523     		movs	r3, #5
 2688 0034 2B70     		strb	r3, [r5]
 2689 0036 EBE7     		b	.L175
 2690              	.L180:
 2691              		.align	2
 2692              	.L179:
 2693 0038 00000000 		.word	ticks
 2694 003c 38900D00 		.word	888888
 2695              		.cfi_endproc
 2696              	.LFE243:
 2698              		.section	.text.Hall_Identification_Test_measurement,"ax",%progbits
 2699              		.align	1
 2700              		.global	Hall_Identification_Test_measurement
 2701              		.syntax unified
 2702              		.thumb
 2703              		.thumb_func
 2704              		.fpu fpv4-sp-d16
 2706              	Hall_Identification_Test_measurement:
 2707              	.LVL178:
 2708              	.LFB237:
 176:Core/Src/hall_detection.c **** 	switch (detection_state) {
 2709              		.loc 1 176 4 is_stmt 1 view -0
 2710              		.cfi_startproc
 2711              		@ args = 4, pretend = 0, frame = 0
 2712              		@ frame_needed = 0, uses_anonymous_args = 0
 176:Core/Src/hall_detection.c **** 	switch (detection_state) {
 2713              		.loc 1 176 4 is_stmt 0 view .LVU793
 2714 0000 10B5     		push	{r4, lr}
 2715              	.LCFI32:
 2716              		.cfi_def_cfa_offset 8
 2717              		.cfi_offset 4, -8
 2718              		.cfi_offset 14, -4
 2719 0002 84B0     		sub	sp, sp, #16
 2720              	.LCFI33:
 2721              		.cfi_def_cfa_offset 24
 177:Core/Src/hall_detection.c **** 		case detection_ENABLED:
 2722              		.loc 1 177 2 is_stmt 1 view .LVU794
 2723 0004 294C     		ldr	r4, .L192
 2724 0006 2478     		ldrb	r4, [r4]	@ zero_extendqisi2
 2725 0008 013C     		subs	r4, r4, #1
ARM GAS  /tmp/ccoflQqT.s 			page 69


 2726 000a 062C     		cmp	r4, #6
 2727 000c 0ED8     		bhi	.L181
 2728 000e DFE804F0 		tbb	[pc, r4]
 2729              	.L184:
 2730 0012 04       		.byte	(.L190-.L184)/2
 2731 0013 0F       		.byte	(.L189-.L184)/2
 2732 0014 1E       		.byte	(.L188-.L184)/2
 2733 0015 2D       		.byte	(.L187-.L184)/2
 2734 0016 36       		.byte	(.L186-.L184)/2
 2735 0017 3F       		.byte	(.L185-.L184)/2
 2736 0018 48       		.byte	(.L183-.L184)/2
 2737 0019 00       		.p2align 1
 2738              	.L190:
 179:Core/Src/hall_detection.c **** 			resetVariables_adquisition(&general);
 2739              		.loc 1 179 4 view .LVU795
 179:Core/Src/hall_detection.c **** 			resetVariables_adquisition(&general);
 2740              		.loc 1 179 9 is_stmt 0 view .LVU796
 2741 001a 254B     		ldr	r3, .L192+4
 2742              	.LVL179:
 179:Core/Src/hall_detection.c **** 			resetVariables_adquisition(&general);
 2743              		.loc 1 179 9 view .LVU797
 2744 001c 0022     		movs	r2, #0
 2745              	.LVL180:
 179:Core/Src/hall_detection.c **** 			resetVariables_adquisition(&general);
 2746              		.loc 1 179 9 view .LVU798
 2747 001e 1A60     		str	r2, [r3]
 180:Core/Src/hall_detection.c **** 			detection_state=detection_WAIT_CURRENT_STATIONARY;
 2748              		.loc 1 180 4 is_stmt 1 view .LVU799
 2749 0020 2448     		ldr	r0, .L192+8
 2750              	.LVL181:
 180:Core/Src/hall_detection.c **** 			detection_state=detection_WAIT_CURRENT_STATIONARY;
 2751              		.loc 1 180 4 is_stmt 0 view .LVU800
 2752 0022 FFF7FEFF 		bl	resetVariables_adquisition
 2753              	.LVL182:
 181:Core/Src/hall_detection.c **** 			break;
 2754              		.loc 1 181 4 is_stmt 1 view .LVU801
 181:Core/Src/hall_detection.c **** 			break;
 2755              		.loc 1 181 19 is_stmt 0 view .LVU802
 2756 0026 214B     		ldr	r3, .L192
 2757 0028 0222     		movs	r2, #2
 2758 002a 1A70     		strb	r2, [r3]
 182:Core/Src/hall_detection.c **** 		case detection_WAIT_CURRENT_STATIONARY:
 2759              		.loc 1 182 4 is_stmt 1 view .LVU803
 2760              	.L181:
 209:Core/Src/hall_detection.c **** 
 2761              		.loc 1 209 1 is_stmt 0 view .LVU804
 2762 002c 04B0     		add	sp, sp, #16
 2763              	.LCFI34:
 2764              		.cfi_remember_state
 2765              		.cfi_def_cfa_offset 8
 2766              		@ sp needed
 2767 002e 10BD     		pop	{r4, pc}
 2768              	.LVL183:
 2769              	.L189:
 2770              	.LCFI35:
 2771              		.cfi_restore_state
 184:Core/Src/hall_detection.c **** 			ticks++;
ARM GAS  /tmp/ccoflQqT.s 			page 70


 2772              		.loc 1 184 4 is_stmt 1 view .LVU805
 2773 0030 069C     		ldr	r4, [sp, #24]
 2774 0032 0294     		str	r4, [sp, #8]
 2775 0034 0193     		str	r3, [sp, #4]
 2776 0036 0092     		str	r2, [sp]
 2777 0038 0B46     		mov	r3, r1
 2778              	.LVL184:
 184:Core/Src/hall_detection.c **** 			ticks++;
 2779              		.loc 1 184 4 is_stmt 0 view .LVU806
 2780 003a 0246     		mov	r2, r0
 2781              	.LVL185:
 184:Core/Src/hall_detection.c **** 			ticks++;
 2782              		.loc 1 184 4 view .LVU807
 2783 003c 1D49     		ldr	r1, .L192+8
 2784              	.LVL186:
 184:Core/Src/hall_detection.c **** 			ticks++;
 2785              		.loc 1 184 4 view .LVU808
 2786 003e 1B48     		ldr	r0, .L192
 2787              	.LVL187:
 184:Core/Src/hall_detection.c **** 			ticks++;
 2788              		.loc 1 184 4 view .LVU809
 2789 0040 FFF7FEFF 		bl	wait_for_the_current_stationary
 2790              	.LVL188:
 185:Core/Src/hall_detection.c **** 			break;
 2791              		.loc 1 185 4 is_stmt 1 view .LVU810
 185:Core/Src/hall_detection.c **** 			break;
 2792              		.loc 1 185 9 is_stmt 0 view .LVU811
 2793 0044 1A4A     		ldr	r2, .L192+4
 2794 0046 1368     		ldr	r3, [r2]
 2795 0048 0133     		adds	r3, r3, #1
 2796 004a 1360     		str	r3, [r2]
 186:Core/Src/hall_detection.c **** 		case detection_ADQUISITION:
 2797              		.loc 1 186 4 is_stmt 1 view .LVU812
 2798 004c EEE7     		b	.L181
 2799              	.LVL189:
 2800              	.L188:
 188:Core/Src/hall_detection.c **** 			ticks++;
 2801              		.loc 1 188 4 view .LVU813
 2802 004e 069C     		ldr	r4, [sp, #24]
 2803 0050 0294     		str	r4, [sp, #8]
 2804 0052 0193     		str	r3, [sp, #4]
 2805 0054 0092     		str	r2, [sp]
 2806 0056 0B46     		mov	r3, r1
 2807              	.LVL190:
 188:Core/Src/hall_detection.c **** 			ticks++;
 2808              		.loc 1 188 4 is_stmt 0 view .LVU814
 2809 0058 0246     		mov	r2, r0
 2810              	.LVL191:
 188:Core/Src/hall_detection.c **** 			ticks++;
 2811              		.loc 1 188 4 view .LVU815
 2812 005a 1649     		ldr	r1, .L192+8
 2813              	.LVL192:
 188:Core/Src/hall_detection.c **** 			ticks++;
 2814              		.loc 1 188 4 view .LVU816
 2815 005c 1348     		ldr	r0, .L192
 2816              	.LVL193:
 188:Core/Src/hall_detection.c **** 			ticks++;
ARM GAS  /tmp/ccoflQqT.s 			page 71


 2817              		.loc 1 188 4 view .LVU817
 2818 005e FFF7FEFF 		bl	adquisition
 2819              	.LVL194:
 189:Core/Src/hall_detection.c **** 			break;
 2820              		.loc 1 189 4 is_stmt 1 view .LVU818
 189:Core/Src/hall_detection.c **** 			break;
 2821              		.loc 1 189 9 is_stmt 0 view .LVU819
 2822 0062 134A     		ldr	r2, .L192+4
 2823 0064 1368     		ldr	r3, [r2]
 2824 0066 0133     		adds	r3, r3, #1
 2825 0068 1360     		str	r3, [r2]
 190:Core/Src/hall_detection.c **** 		case detection_INTERPRETATION:
 2826              		.loc 1 190 4 is_stmt 1 view .LVU820
 2827 006a DFE7     		b	.L181
 2828              	.LVL195:
 2829              	.L187:
 192:Core/Src/hall_detection.c **** 			ticks++;
 2830              		.loc 1 192 4 view .LVU821
 2831 006c 1149     		ldr	r1, .L192+8
 2832              	.LVL196:
 192:Core/Src/hall_detection.c **** 			ticks++;
 2833              		.loc 1 192 4 is_stmt 0 view .LVU822
 2834 006e 0F48     		ldr	r0, .L192
 2835              	.LVL197:
 192:Core/Src/hall_detection.c **** 			ticks++;
 2836              		.loc 1 192 4 view .LVU823
 2837 0070 FFF7FEFF 		bl	interpretation
 2838              	.LVL198:
 193:Core/Src/hall_detection.c **** 			break;
 2839              		.loc 1 193 4 is_stmt 1 view .LVU824
 193:Core/Src/hall_detection.c **** 			break;
 2840              		.loc 1 193 9 is_stmt 0 view .LVU825
 2841 0074 0E4A     		ldr	r2, .L192+4
 2842 0076 1368     		ldr	r3, [r2]
 2843 0078 0133     		adds	r3, r3, #1
 2844 007a 1360     		str	r3, [r2]
 194:Core/Src/hall_detection.c **** 		case detection_VALIDATION:
 2845              		.loc 1 194 4 is_stmt 1 view .LVU826
 2846 007c D6E7     		b	.L181
 2847              	.LVL199:
 2848              	.L186:
 196:Core/Src/hall_detection.c **** 			ticks++;
 2849              		.loc 1 196 4 view .LVU827
 2850 007e 0D49     		ldr	r1, .L192+8
 2851              	.LVL200:
 196:Core/Src/hall_detection.c **** 			ticks++;
 2852              		.loc 1 196 4 is_stmt 0 view .LVU828
 2853 0080 0A48     		ldr	r0, .L192
 2854              	.LVL201:
 196:Core/Src/hall_detection.c **** 			ticks++;
 2855              		.loc 1 196 4 view .LVU829
 2856 0082 FFF7FEFF 		bl	validation
 2857              	.LVL202:
 197:Core/Src/hall_detection.c **** 			break;
 2858              		.loc 1 197 4 is_stmt 1 view .LVU830
 197:Core/Src/hall_detection.c **** 			break;
 2859              		.loc 1 197 9 is_stmt 0 view .LVU831
ARM GAS  /tmp/ccoflQqT.s 			page 72


 2860 0086 0A4A     		ldr	r2, .L192+4
 2861 0088 1368     		ldr	r3, [r2]
 2862 008a 0133     		adds	r3, r3, #1
 2863 008c 1360     		str	r3, [r2]
 198:Core/Src/hall_detection.c **** 		case detection_PRESENTATION_FINISH:
 2864              		.loc 1 198 4 is_stmt 1 view .LVU832
 2865 008e CDE7     		b	.L181
 2866              	.LVL203:
 2867              	.L185:
 200:Core/Src/hall_detection.c **** 			ticks++;
 2868              		.loc 1 200 4 view .LVU833
 2869 0090 0849     		ldr	r1, .L192+8
 2870              	.LVL204:
 200:Core/Src/hall_detection.c **** 			ticks++;
 2871              		.loc 1 200 4 is_stmt 0 view .LVU834
 2872 0092 0648     		ldr	r0, .L192
 2873              	.LVL205:
 200:Core/Src/hall_detection.c **** 			ticks++;
 2874              		.loc 1 200 4 view .LVU835
 2875 0094 FFF7FEFF 		bl	present_and_finish
 2876              	.LVL206:
 201:Core/Src/hall_detection.c **** 			break;
 2877              		.loc 1 201 4 is_stmt 1 view .LVU836
 201:Core/Src/hall_detection.c **** 			break;
 2878              		.loc 1 201 9 is_stmt 0 view .LVU837
 2879 0098 054A     		ldr	r2, .L192+4
 2880 009a 1368     		ldr	r3, [r2]
 2881 009c 0133     		adds	r3, r3, #1
 2882 009e 1360     		str	r3, [r2]
 202:Core/Src/hall_detection.c **** 		case detection_ERROR_OR_TIMEOUT:
 2883              		.loc 1 202 4 is_stmt 1 view .LVU838
 2884 00a0 C4E7     		b	.L181
 2885              	.LVL207:
 2886              	.L183:
 204:Core/Src/hall_detection.c **** 		case detection_DISABLED://do nothing
 2887              		.loc 1 204 4 view .LVU839
 204:Core/Src/hall_detection.c **** 		case detection_DISABLED://do nothing
 2888              		.loc 1 204 19 is_stmt 0 view .LVU840
 2889 00a2 024B     		ldr	r3, .L192
 2890              	.LVL208:
 204:Core/Src/hall_detection.c **** 		case detection_DISABLED://do nothing
 2891              		.loc 1 204 19 view .LVU841
 2892 00a4 0022     		movs	r2, #0
 2893              	.LVL209:
 204:Core/Src/hall_detection.c **** 		case detection_DISABLED://do nothing
 2894              		.loc 1 204 19 view .LVU842
 2895 00a6 1A70     		strb	r2, [r3]
 209:Core/Src/hall_detection.c **** 
 2896              		.loc 1 209 1 view .LVU843
 2897 00a8 C0E7     		b	.L181
 2898              	.L193:
 2899 00aa 00BF     		.align	2
 2900              	.L192:
 2901 00ac 00000000 		.word	.LANCHOR0
 2902 00b0 00000000 		.word	ticks
 2903 00b4 00000000 		.word	.LANCHOR2
 2904              		.cfi_endproc
ARM GAS  /tmp/ccoflQqT.s 			page 73


 2905              	.LFE237:
 2907              		.section	.text.error_handler,"ax",%progbits
 2908              		.align	1
 2909              		.global	error_handler
 2910              		.syntax unified
 2911              		.thumb
 2912              		.thumb_func
 2913              		.fpu fpv4-sp-d16
 2915              	error_handler:
 2916              	.LFB256:
 851:Core/Src/hall_detection.c **** 
 852:Core/Src/hall_detection.c **** 
 853:Core/Src/hall_detection.c **** void error_handler(){
 2917              		.loc 1 853 21 is_stmt 1 view -0
 2918              		.cfi_startproc
 2919              		@ args = 0, pretend = 0, frame = 8
 2920              		@ frame_needed = 0, uses_anonymous_args = 0
 2921 0000 00B5     		push	{lr}
 2922              	.LCFI36:
 2923              		.cfi_def_cfa_offset 4
 2924              		.cfi_offset 14, -4
 2925 0002 83B0     		sub	sp, sp, #12
 2926              	.LCFI37:
 2927              		.cfi_def_cfa_offset 16
 854:Core/Src/hall_detection.c **** const uint8_t error_message[]="error";
 2928              		.loc 1 854 1 view .LVU845
 2929              		.loc 1 854 15 is_stmt 0 view .LVU846
 2930 0004 074B     		ldr	r3, .L196
 2931 0006 93E80300 		ldm	r3, {r0, r1}
 2932 000a 0090     		str	r0, [sp]
 2933 000c ADF80410 		strh	r1, [sp, #4]	@ movhi
 855:Core/Src/hall_detection.c **** #ifdef TESTuart
 856:Core/Src/hall_detection.c **** 	HAL_UART_Transmit(&huart2, (const uint8_t *)&error_message, sizeof(error_message),100);
 2934              		.loc 1 856 2 is_stmt 1 view .LVU847
 2935 0010 6423     		movs	r3, #100
 2936 0012 0622     		movs	r2, #6
 2937 0014 6946     		mov	r1, sp
 2938 0016 0448     		ldr	r0, .L196+4
 2939 0018 FFF7FEFF 		bl	HAL_UART_Transmit
 2940              	.LVL210:
 857:Core/Src/hall_detection.c **** #endif
 858:Core/Src/hall_detection.c **** }
 2941              		.loc 1 858 1 is_stmt 0 view .LVU848
 2942 001c 03B0     		add	sp, sp, #12
 2943              	.LCFI38:
 2944              		.cfi_def_cfa_offset 4
 2945              		@ sp needed
 2946 001e 5DF804FB 		ldr	pc, [sp], #4
 2947              	.L197:
 2948 0022 00BF     		.align	2
 2949              	.L196:
 2950 0024 00000000 		.word	.LC1
 2951 0028 00000000 		.word	huart2
 2952              		.cfi_endproc
 2953              	.LFE256:
 2955              		.global	empty_general
 2956              		.global	general
ARM GAS  /tmp/ccoflQqT.s 			page 74


 2957              		.global	detection_state
 2958              		.comm	ticks,4,4
 2959              		.section	.rodata
 2960              		.align	2
 2961              		.set	.LANCHOR3,. + 0
 2962              	.LC0:
 2963 0000 FF000000 		.word	255
 2964 0004 FF000000 		.word	255
 2965 0008 FF000000 		.word	255
 2966              		.section	.bss.detection_state,"aw",%nobits
 2967              		.set	.LANCHOR0,. + 0
 2970              	detection_state:
 2971 0000 00       		.space	1
 2972              		.section	.bss.general,"aw",%nobits
 2973              		.align	2
 2974              		.set	.LANCHOR2,. + 0
 2977              	general:
 2978 0000 00000000 		.space	452
 2978      00000000 
 2978      00000000 
 2978      00000000 
 2978      00000000 
 2979              		.section	.rodata.empty_general,"a"
 2980              		.align	2
 2981              		.set	.LANCHOR1,. + 0
 2984              	empty_general:
 2985 0000 00000000 		.space	452
 2985      00000000 
 2985      00000000 
 2985      00000000 
 2985      00000000 
 2986              		.section	.rodata.error_handler.str1.4,"aMS",%progbits,1
 2987              		.align	2
 2988              	.LC1:
 2989 0000 6572726F 		.ascii	"error\000"
 2989      7200
 2990              		.text
 2991              	.Letext0:
 2992              		.file 2 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stdint.h"
 2993              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 2994              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2995              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 2996              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2997              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2998              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2999              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 3000              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 3001              		.file 11 "Core/Inc/main.h"
 3002              		.file 12 "Core/Inc/hall_detection.h"
 3003              		.file 13 "Core/Inc/usart.h"
ARM GAS  /tmp/ccoflQqT.s 			page 75


DEFINED SYMBOLS
                            *ABS*:0000000000000000 hall_detection.c
     /tmp/ccoflQqT.s:18     .text.Hall_start_detection:0000000000000000 $t
     /tmp/ccoflQqT.s:26     .text.Hall_start_detection:0000000000000000 Hall_start_detection
     /tmp/ccoflQqT.s:44     .text.Hall_start_detection:0000000000000008 $d
     /tmp/ccoflQqT.s:49     .text.Hall_is_detection_finished:0000000000000000 $t
     /tmp/ccoflQqT.s:56     .text.Hall_is_detection_finished:0000000000000000 Hall_is_detection_finished
     /tmp/ccoflQqT.s:80     .text.Hall_is_detection_finished:0000000000000010 $d
     /tmp/ccoflQqT.s:85     .text.resetVariables_adquisition:0000000000000000 $t
     /tmp/ccoflQqT.s:92     .text.resetVariables_adquisition:0000000000000000 resetVariables_adquisition
     /tmp/ccoflQqT.s:214    .text.resetVariables_adquisition:00000000000000bc $d
     /tmp/ccoflQqT.s:219    .text.resetVariables_diferences:0000000000000000 $t
     /tmp/ccoflQqT.s:226    .text.resetVariables_diferences:0000000000000000 resetVariables_diferences
     /tmp/ccoflQqT.s:268    .text.resetVariables_results:0000000000000000 $t
     /tmp/ccoflQqT.s:275    .text.resetVariables_results:0000000000000000 resetVariables_results
     /tmp/ccoflQqT.s:371    .text.resetVariables_results:0000000000000088 $d
     /tmp/ccoflQqT.s:376    .text.validation:0000000000000000 $t
     /tmp/ccoflQqT.s:383    .text.validation:0000000000000000 validation
     /tmp/ccoflQqT.s:707    .text.validation:000000000000015c $d
                            *COM*:0000000000000004 ticks
     /tmp/ccoflQqT.s:713    .text.present_and_finish:0000000000000000 $t
     /tmp/ccoflQqT.s:720    .text.present_and_finish:0000000000000000 present_and_finish
     /tmp/ccoflQqT.s:887    .text.present_and_finish:00000000000000b4 $d
     /tmp/ccoflQqT.s:893    .text.fill_buffers:0000000000000000 $t
     /tmp/ccoflQqT.s:900    .text.fill_buffers:0000000000000000 fill_buffers
     /tmp/ccoflQqT.s:1012   .text.detect_N_current_zerocrossings:0000000000000000 $t
     /tmp/ccoflQqT.s:1019   .text.detect_N_current_zerocrossings:0000000000000000 detect_N_current_zerocrossings
     /tmp/ccoflQqT.s:1150   .text.detect_N_hall_zerocrossings:0000000000000000 $t
     /tmp/ccoflQqT.s:1157   .text.detect_N_hall_zerocrossings:0000000000000000 detect_N_hall_zerocrossings
     /tmp/ccoflQqT.s:1224   .text.detect_N_zerocrossings:0000000000000000 $t
     /tmp/ccoflQqT.s:1231   .text.detect_N_zerocrossings:0000000000000000 detect_N_zerocrossings
     /tmp/ccoflQqT.s:1388   .text.detect_N_zerocrossings:00000000000000bc $d
     /tmp/ccoflQqT.s:1394   .text.calculateElectricPeriod_inTicks:0000000000000000 $t
     /tmp/ccoflQqT.s:1401   .text.calculateElectricPeriod_inTicks:0000000000000000 calculateElectricPeriod_inTicks
     /tmp/ccoflQqT.s:1538   .text.calculateElectricPeriod_inTicks:0000000000000098 $d
     /tmp/ccoflQqT.s:1543   .text.adquisition:0000000000000000 $t
     /tmp/ccoflQqT.s:1550   .text.adquisition:0000000000000000 adquisition
     /tmp/ccoflQqT.s:1645   .text.adquisition:0000000000000054 $d
     /tmp/ccoflQqT.s:1655   .text.is_deviation_from_period_acceptable:0000000000000000 $t
     /tmp/ccoflQqT.s:1662   .text.is_deviation_from_period_acceptable:0000000000000000 is_deviation_from_period_acceptable
     /tmp/ccoflQqT.s:1802   .text.is_deviation_from_period_acceptable:0000000000000080 $d
     /tmp/ccoflQqT.s:1809   .text.are_all_periods_stable:0000000000000000 $t
     /tmp/ccoflQqT.s:1816   .text.are_all_periods_stable:0000000000000000 are_all_periods_stable
     /tmp/ccoflQqT.s:1850   .text.wait_for_the_current_stationary:0000000000000000 $t
     /tmp/ccoflQqT.s:1857   .text.wait_for_the_current_stationary:0000000000000000 wait_for_the_current_stationary
     /tmp/ccoflQqT.s:1983   .text.wait_for_the_current_stationary:000000000000007c $d
     /tmp/ccoflQqT.s:1990   .text.absolute:0000000000000000 $t
     /tmp/ccoflQqT.s:1997   .text.absolute:0000000000000000 absolute
     /tmp/ccoflQqT.s:2018   .text.assign_closest_phase_to_hall:0000000000000000 $t
     /tmp/ccoflQqT.s:2025   .text.assign_closest_phase_to_hall:0000000000000000 assign_closest_phase_to_hall
     /tmp/ccoflQqT.s:2455   .text.assign_closest_phase_to_hall:00000000000002a0 $d
     /tmp/ccoflQqT.s:2463   .text.assign_polarity:0000000000000000 $t
     /tmp/ccoflQqT.s:2470   .text.assign_polarity:0000000000000000 assign_polarity
     /tmp/ccoflQqT.s:2620   .text.interpretation:0000000000000000 $t
     /tmp/ccoflQqT.s:2627   .text.interpretation:0000000000000000 interpretation
     /tmp/ccoflQqT.s:2693   .text.interpretation:0000000000000038 $d
     /tmp/ccoflQqT.s:2699   .text.Hall_Identification_Test_measurement:0000000000000000 $t
ARM GAS  /tmp/ccoflQqT.s 			page 76


     /tmp/ccoflQqT.s:2706   .text.Hall_Identification_Test_measurement:0000000000000000 Hall_Identification_Test_measurement
     /tmp/ccoflQqT.s:2730   .text.Hall_Identification_Test_measurement:0000000000000012 $d
     /tmp/ccoflQqT.s:2901   .text.Hall_Identification_Test_measurement:00000000000000ac $d
     /tmp/ccoflQqT.s:2908   .text.error_handler:0000000000000000 $t
     /tmp/ccoflQqT.s:2915   .text.error_handler:0000000000000000 error_handler
     /tmp/ccoflQqT.s:2950   .text.error_handler:0000000000000024 $d
     /tmp/ccoflQqT.s:2984   .rodata.empty_general:0000000000000000 empty_general
     /tmp/ccoflQqT.s:2977   .bss.general:0000000000000000 general
     /tmp/ccoflQqT.s:2970   .bss.detection_state:0000000000000000 detection_state
     /tmp/ccoflQqT.s:2960   .rodata:0000000000000000 $d
     /tmp/ccoflQqT.s:2971   .bss.detection_state:0000000000000000 $d
     /tmp/ccoflQqT.s:2973   .bss.general:0000000000000000 $d
     /tmp/ccoflQqT.s:2980   .rodata.empty_general:0000000000000000 $d
     /tmp/ccoflQqT.s:2987   .rodata.error_handler.str1.4:0000000000000000 $d
     /tmp/ccoflQqT.s:2737   .text.Hall_Identification_Test_measurement:0000000000000019 $d
     /tmp/ccoflQqT.s:2737   .text.Hall_Identification_Test_measurement:000000000000001a $t

UNDEFINED SYMBOLS
HAL_UART_Transmit
huart2
__aeabi_ui2d
__aeabi_dmul
__aeabi_d2f
__aeabi_d2iz
