Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Tue Dec 12 19:14:07 2023
| Host             : DESKTOP-L4AEQ4H running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7k325tffg676-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.292        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.128        |
| Device Static (W)        | 0.164        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 99.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.008 |        7 |       --- |             --- |
| Slice Logic              |     0.002 |    18644 |       --- |             --- |
|   LUT as Logic           |     0.002 |     9232 |    203800 |            4.53 |
|   CARRY4                 |    <0.001 |      547 |     50950 |            1.07 |
|   Register               |    <0.001 |     6540 |    407600 |            1.60 |
|   F7/F8 Muxes            |    <0.001 |      690 |    203800 |            0.34 |
|   LUT as Distributed RAM |    <0.001 |       36 |     64000 |            0.06 |
|   LUT as Shift Register  |    <0.001 |       14 |     64000 |            0.02 |
|   Others                 |     0.000 |      679 |       --- |             --- |
| Signals                  |     0.002 |    13496 |       --- |             --- |
| Block RAM                |     0.001 |      0.5 |       445 |            0.11 |
| MMCM                     |     0.107 |        1 |        10 |           10.00 |
| I/O                      |     0.008 |       41 |       400 |           10.25 |
| Static Power             |     0.164 |          |           |                 |
| Total                    |     0.292 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.084 |       0.015 |      0.069 |
| Vccaux    |       1.800 |     0.089 |       0.061 |      0.028 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------+------------------+-----------------+
| Clock      | Domain           | Constraint (ns) |
+------------+------------------+-----------------+
| CLK_200M_P | CLK_200M_P       |             5.0 |
| clkfbout   | CLK_GEN/clkfbout |             5.0 |
| clkout0    | CLK_GEN/clkout0  |            10.0 |
| clkout2    | CLK_GEN/clkout2  |            40.0 |
| clkout3    | CLK_GEN/clkout3  |           100.0 |
+------------+------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------+-----------+
| Name                                                                    | Power (W) |
+-------------------------------------------------------------------------+-----------+
| top                                                                     |     0.128 |
|   BTN_SCAN                                                              |    <0.001 |
|   CLK_DIFF                                                              |     0.004 |
|   CLK_GEN                                                               |     0.110 |
|   DISPLAY                                                               |    <0.001 |
|     P2S_LED                                                             |    <0.001 |
|     P2S_SEG                                                             |    <0.001 |
|   core                                                                  |     0.005 |
|     REG_PC                                                              |    <0.001 |
|     add_IF                                                              |    <0.001 |
|     alu                                                                 |    <0.001 |
|     ctrl                                                                |    <0.001 |
|     du                                                                  |     0.003 |
|       div                                                               |     0.003 |
|         U0                                                              |     0.003 |
|           i_synth                                                       |     0.003 |
|             i_nd_to_rdy                                                 |    <0.001 |
|             i_nonzero_fract.i_synth                                     |     0.003 |
|               i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider           |     0.003 |
|                 i_sdivider.divider_blk                                  |     0.003 |
|                   div_loop[0].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                   div_loop[0].num_stages.numerator_gen.del_numer        |    <0.001 |
|                   div_loop[10].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                   div_loop[10].num_stages.numerator_gen.del_numer       |    <0.001 |
|                   div_loop[10].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                   div_loop[11].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                   div_loop[11].num_stages.numerator_gen.del_numer       |    <0.001 |
|                   div_loop[11].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                   div_loop[12].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                   div_loop[12].num_stages.numerator_gen.del_numer       |    <0.001 |
|                   div_loop[12].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                   div_loop[13].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                   div_loop[13].num_stages.numerator_gen.del_numer       |    <0.001 |
|                   div_loop[13].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                   div_loop[14].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                   div_loop[14].num_stages.numerator_gen.del_numer       |    <0.001 |
|                   div_loop[14].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                   div_loop[15].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                   div_loop[15].num_stages.numerator_gen.del_numer       |    <0.001 |
|                   div_loop[15].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                   div_loop[16].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                   div_loop[16].num_stages.numerator_gen.del_numer       |    <0.001 |
|                   div_loop[16].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                   div_loop[17].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                   div_loop[17].num_stages.numerator_gen.del_numer       |    <0.001 |
|                   div_loop[17].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                   div_loop[18].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                   div_loop[18].num_stages.numerator_gen.del_numer       |    <0.001 |
|                   div_loop[18].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                   div_loop[19].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                   div_loop[19].num_stages.numerator_gen.del_numer       |    <0.001 |
|                   div_loop[19].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                   div_loop[1].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                   div_loop[1].num_stages.numerator_gen.del_numer        |    <0.001 |
|                   div_loop[1].quot_gen.quot_reg.i_div1.quot_out         |    <0.001 |
|                   div_loop[20].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                   div_loop[20].num_stages.numerator_gen.del_numer       |    <0.001 |
|                   div_loop[20].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                   div_loop[21].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                   div_loop[21].num_stages.numerator_gen.del_numer       |    <0.001 |
|                   div_loop[21].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                   div_loop[22].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                   div_loop[22].num_stages.numerator_gen.del_numer       |    <0.001 |
|                   div_loop[22].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                   div_loop[23].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                   div_loop[23].num_stages.numerator_gen.del_numer       |    <0.001 |
|                   div_loop[23].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                   div_loop[24].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                   div_loop[24].num_stages.numerator_gen.del_numer       |    <0.001 |
|                   div_loop[24].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                   div_loop[25].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                   div_loop[25].num_stages.numerator_gen.del_numer       |    <0.001 |
|                   div_loop[25].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                   div_loop[26].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                   div_loop[26].num_stages.numerator_gen.del_numer       |    <0.001 |
|                   div_loop[26].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                   div_loop[27].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                   div_loop[27].num_stages.numerator_gen.del_numer       |    <0.001 |
|                   div_loop[27].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                   div_loop[28].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                   div_loop[28].num_stages.numerator_gen.del_numer       |    <0.001 |
|                   div_loop[28].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                   div_loop[29].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                   div_loop[29].num_stages.numerator_gen.del_numer       |    <0.001 |
|                   div_loop[29].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                   div_loop[2].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                   div_loop[2].num_stages.numerator_gen.del_numer        |    <0.001 |
|                   div_loop[2].quot_gen.quot_reg.i_div1.quot_out         |    <0.001 |
|                   div_loop[30].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                   div_loop[30].num_stages.numerator_gen.del_numer       |    <0.001 |
|                   div_loop[30].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                   div_loop[31].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[31].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                   div_loop[31].num_stages.numerator_gen.del_numer       |    <0.001 |
|                   div_loop[31].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                   div_loop[3].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                   div_loop[3].num_stages.numerator_gen.del_numer        |    <0.001 |
|                   div_loop[3].quot_gen.quot_reg.i_div1.quot_out         |    <0.001 |
|                   div_loop[4].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                   div_loop[4].num_stages.numerator_gen.del_numer        |    <0.001 |
|                   div_loop[4].quot_gen.quot_reg.i_div1.quot_out         |    <0.001 |
|                   div_loop[5].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                   div_loop[5].num_stages.numerator_gen.del_numer        |    <0.001 |
|                   div_loop[5].quot_gen.quot_reg.i_div1.quot_out         |    <0.001 |
|                   div_loop[6].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                   div_loop[6].num_stages.numerator_gen.del_numer        |    <0.001 |
|                   div_loop[6].quot_gen.quot_reg.i_div1.quot_out         |    <0.001 |
|                   div_loop[7].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                   div_loop[7].num_stages.numerator_gen.del_numer        |    <0.001 |
|                   div_loop[7].quot_gen.quot_reg.i_div1.quot_out         |    <0.001 |
|                   div_loop[8].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                   div_loop[8].num_stages.numerator_gen.del_numer        |    <0.001 |
|                   div_loop[8].quot_gen.quot_reg.i_div1.quot_out         |    <0.001 |
|                   div_loop[9].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                     add1                                                |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_q_simple.qreg                                 |    <0.001 |
|                   div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                   div_loop[9].num_stages.numerator_gen.del_numer        |    <0.001 |
|                   div_loop[9].quot_gen.quot_reg.i_div1.quot_out         |    <0.001 |
|                   reg_quot_out.reg_quot                                 |    <0.001 |
|                 sgned_input.cmp_dividend                                |    <0.001 |
|                   twos_comp                                             |    <0.001 |
|                 sgned_input.cmp_divisor                                 |    <0.001 |
|                   twos_comp                                             |    <0.001 |
|                 sign_pipeline.i_unrolled.sign_pipe                      |    <0.001 |
|                 signed_output.cmp_quot                                  |    <0.001 |
|                   twos_comp                                             |    <0.001 |
|     ju                                                                  |    <0.001 |
|       a                                                                 |    <0.001 |
|       b                                                                 |    <0.001 |
|       cmp                                                               |    <0.001 |
|     mem                                                                 |    <0.001 |
|       add                                                               |    <0.001 |
|       ram                                                               |    <0.001 |
|     mu                                                                  |    <0.001 |
|       mul                                                               |    <0.001 |
|         U0                                                              |    <0.001 |
|           i_mult                                                        |    <0.001 |
|             gLUT.gLUT_speed.iLUT                                        |    <0.001 |
|     mux_IF                                                              |    <0.001 |
|     mux_imm_ALU_RO_A                                                    |    <0.001 |
|     mux_imm_ALU_RO_B                                                    |    <0.001 |
|     reg_IF_IS                                                           |    <0.001 |
|     reg_WB_ALU                                                          |    <0.001 |
|     reg_WB_div                                                          |    <0.001 |
|     reg_WB_jump                                                         |    <0.001 |
|     reg_WB_mem                                                          |    <0.001 |
|     reg_WB_mul                                                          |    <0.001 |
|     register                                                            |    <0.001 |
|   vga                                                                   |     0.005 |
|     FONT_8X16                                                           |     0.001 |
|     MEMBUF_reg_0_63_0_2                                                 |    <0.001 |
|     MEMBUF_reg_0_63_31_31                                               |    <0.001 |
|     MEMBUF_reg_128_191_0_2                                              |    <0.001 |
|     MEMBUF_reg_128_191_31_31                                            |    <0.001 |
|     U12                                                                 |     0.002 |
|     data_buf_reg_0_3_0_5                                                |    <0.001 |
|     data_buf_reg_0_3_12_17                                              |    <0.001 |
|     data_buf_reg_0_3_18_23                                              |    <0.001 |
|     data_buf_reg_0_3_24_29                                              |    <0.001 |
|     data_buf_reg_0_3_30_31                                              |    <0.001 |
|     data_buf_reg_0_3_6_11                                               |    <0.001 |
+-------------------------------------------------------------------------+-----------+


