5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd always11.vcd -o always11.cdd -v always11.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" always11.v 1 24 1
2 1 5 110011 2 1 c 0 0 a
2 2 5 9000f 0 2a 20000 0 0 1 2 2
2 3 5 90011 3 27 2100a 1 2 1 2 2
2 4 6 20006 1 3d 126002 0 0 1 2 2 $u0
1 a 3 30007 1 0 0 0 1 1 102
1 b 3 3000a 1 0 0 0 1 1 2
4 4 3 0
4 3 4 0
3 1 main.$u0 "main.$u0" always11.v 0 10 1
2 5 7 8000b 1 0 20004 0 0 1 4 0
2 6 7 30003 0 1 400 0 0 b
2 7 7 3000b 1 38 11006 5 6
2 8 8 d000d 1 1 8 0 0 a
2 9 8 5000b 0 2a 20000 0 0 1 2 2
2 10 8 5000d 1 27 20002 8 9 1 2 2
2 11 9 8000b 0 0 20010 0 0 1 4 1
2 12 9 30003 0 1 400 0 0 b
2 13 9 3000b 0 38 22 11 12
4 13 0 0
4 10 13 0
4 7 10 10
3 1 main.$u1 "main.$u1" always11.v 0 22 1
