LISA auto/RW-G+RW-G+RW-Rrd+RW-D+RW-R+RW-R+RW-R
(*
 * Result: Sometimes
 * 
 * Process 0 starts (t=196992).
 * 
 * P0 advances one grace period (t=296992).
 * 
 * P1 advances one grace period (t=396993).
 * 
 * P2 advances slightly (t=396995).
 * 
 * P3 advances slightly (t=396997).
 * 
 * P4 goes back a bit less than one grace period (t=297998).
 * 
 * P5 goes back a bit less than one grace period (t=198999).
 * 
 * P6 goes back a bit less than one grace period (t=100000).
 * 
 * Process 0 start at t=196992, process 7 end at t=100000: Cycle allowed.
 *)
{
 2:r3=x4; x3=y4; 3:r4=y4;
}
 P0            | P1            | P2                 | P3             | P4                 | P5                 | P6                 ;
 r[once] r1 x0 | r[once] r1 x1 | f[rcu_read_lock]   | r[deref] r1 x3 | f[rcu_read_lock]   | f[rcu_read_lock]   | f[rcu_read_lock]   ;
 f[sync]       | f[sync]       | r[once] r1 x2      | w[once] r1 1   | r[once] r1 x4      | r[once] r1 x5      | r[once] r1 x6      ;
 w[once] x1 1  | w[once] x2 1  | w[release] x3 r3   |                | w[once] x5 1       | w[once] x6 1       | w[once] x0 1       ;
               |               | f[rcu_read_unlock] |                | f[rcu_read_unlock] | f[rcu_read_unlock] | f[rcu_read_unlock] ;
exists
(0:r1=1 /\ 1:r1=1 /\ 2:r1=1 /\ 3:r1=x4 /\ 4:r1=1 /\ 5:r1=1 /\ 6:r1=1)
