
---------- Begin Simulation Statistics ----------
final_tick                               7335903699000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 127208                       # Simulator instruction rate (inst/s)
host_mem_usage                               18753308                       # Number of bytes of host memory used
host_op_rate                                   132041                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15722.24                       # Real time elapsed on the host
host_tick_rate                               84691748                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2000000021                       # Number of instructions simulated
sim_ops                                    2075976409                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.331544                       # Number of seconds simulated
sim_ticks                                1331544314500                       # Number of ticks simulated
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.MSHRs.leapFrogMisses        3925558                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_int_register_reads                  56                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             5                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                    17                       # Number of vector alu accesses
system.cpu.num_vec_insts                           17                       # number of vector instructions
system.cpu.num_vec_register_reads                  26                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 17                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         2     10.00%     10.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     10.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     10.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       7     35.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       6     30.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::MemRead                        5     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      5                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     36383741                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      72898556                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          19798386                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         19799092                       # number of cc regfile writes
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2075976389                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.331544                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.331544                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                   83200                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        60644                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          6751837                       # Number of branches executed
system.switch_cpus.iew.exec_nop                 22925                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.908000                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1075564806                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          146174364                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       242695203                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     596238717                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          229                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         7735                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    146474796                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2087542361                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     929390442                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       264702                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2418085015                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents       14982001                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     775664712                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         148444                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     807980840                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         8074                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          964                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        59680                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1728971873                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2084440304                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.820215                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1418128580                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.782715                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2084700117                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2228179455                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       560977029                       # number of integer regfile writes
system.switch_cpus.ipc                       0.751008                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.751008                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           90      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     360521130     14.91%     14.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     34414398      1.42%     16.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv      16524860      0.68%     17.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    242014173     10.01%     27.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            5      0.00%     27.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     27.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     76574665      3.17%     30.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     91386340      3.78%     33.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv    159410860      6.59%     40.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     13869639      0.57%     41.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     41.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     41.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     41.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           12      0.00%     41.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp           34      0.00%     41.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     41.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        23315      0.00%     41.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     41.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     41.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            7      0.00%     41.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     41.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     41.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd    149148216      6.17%     47.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     47.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv     85227588      3.52%     50.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     14204592      0.59%     51.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     99432310      4.11%     55.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    929415576     38.43%     93.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    146181915      6.04%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2418349725                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt          2721882084                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           1.125512                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            2323      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult       13388411      0.49%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv        47592996      1.75%      2.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd         20556      0.00%      2.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      2.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      2.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult    610283812     22.42%     24.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc    378405758     13.90%     38.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv     915345776     33.63%     72.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc    665780785     24.46%     96.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     96.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     96.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     96.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     96.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     96.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     96.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     96.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     96.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     96.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     96.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     96.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     96.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     96.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd      1148430      0.04%     96.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     96.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     96.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     96.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv      1040320      0.04%     96.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     96.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         4187      0.00%     96.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      2767501      0.10%     96.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     96.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     96.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     96.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     96.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     96.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     96.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     96.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     96.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     96.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     96.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     96.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     96.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     96.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     96.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     96.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       84728070      3.11%     99.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       1373159      0.05%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      829189717                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   4225673173                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    616320657                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    620147469                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2087519207                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2418349725                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          229                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     11543023                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       673182                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          107                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     11026139                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2663005410                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.908128                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.604684                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1722352072     64.68%     64.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    362424214     13.61%     78.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    207568701      7.79%     86.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     97197980      3.65%     89.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    125907500      4.73%     94.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     78580925      2.95%     97.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     39783418      1.49%     98.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     19565764      0.73%     99.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      9624836      0.36%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2663005410                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.908100                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses     4311042002                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads   5996586945                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses   1468119647                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes   1478922566                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      8879542                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2904558                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    596238717                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    146474796                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      9642066855                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      913766192                       # number of misc regfile writes
system.switch_cpus.numCycles               2663088610                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pred_regfile_reads              60                       # number of predicate regfile reads
system.switch_cpus.pred_regfile_writes             20                       # number of predicate regfile writes
system.switch_cpus.timesIdled                     765                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads       2111416021                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes      1390659434                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58720722                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          108                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    117442465                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            108                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    677819969                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        677819970                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    677819969                       # number of overall hits
system.cpu.dcache.overall_hits::total       677819970                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     79542608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       79542612                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     79542608                       # number of overall misses
system.cpu.dcache.overall_misses::total      79542612                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 4460838910389                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4460838910389                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 4460838910389                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4460838910389                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    757362577                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    757362582                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    757362577                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    757362582                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.800000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.105026                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.105026                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.800000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.105026                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.105026                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 56081.124602                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56081.121781                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 56081.124602                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56081.121781                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    894014632                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          31337494                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.528594                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks     58720157                       # number of writebacks
system.cpu.dcache.writebacks::total          58720157                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     20821943                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     20821943                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     20821943                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     20821943                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     58720665                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     58720665                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     58720665                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     58720665                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 3088081358969                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 3088081358969                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 3088081358969                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 3088081358969                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.077533                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.077533                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.077533                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.077533                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 52589.345829                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52589.345829                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 52589.345829                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52589.345829                       # average overall mshr miss latency
system.cpu.dcache.replacements               58720157                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    556351293                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       556351294                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     55469332                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      55469336                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 2748346546000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2748346546000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    611820625                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    611820630                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.090663                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.090663                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 49547.136172                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49547.132600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      6396676                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6396676                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     49072656                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     49072656                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 2383872755000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 2383872755000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.080208                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.080208                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 48578.433476                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48578.433476                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    121468676                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      121468676                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data     24073207                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     24073207                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 1712490092446                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1712490092446                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    145541883                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    145541883                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.165404                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.165404                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 71136.765967                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71136.765967                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data     14425267                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     14425267                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      9647940                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      9647940                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 704206401026                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 704206401026                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.066290                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.066290                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 72990.337940                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72990.337940                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.switch_cpus.data           69                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           69                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus.data      2271943                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      2271943                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus.data           69                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           69                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus.data 32926.710145                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32926.710145                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus.data           69                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           69                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus.data      2202943                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      2202943                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus.data 31926.710145                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31926.710145                       # average WriteLineReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.switch_cpus.data           26                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              26                       # number of SwapReq hits
system.cpu.dcache.SwapReq_accesses::.switch_cpus.data           26                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           26                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.dcache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.dcache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 7335903699000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 7335903699000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.996448                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           736540665                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          58720669                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.543125                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      6004359385500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.593128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.403320                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.001158                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.998835                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          391                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        6117621533                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       6117621533                       # Number of data accesses
system.cpu.dcache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.dcache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.dcache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7335903699000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7335903699000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7335903699000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           18                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    136848137                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        136848155                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           18                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    136848137                       # number of overall hits
system.cpu.icache.overall_hits::total       136848155                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1488                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1490                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1488                       # number of overall misses
system.cpu.icache.overall_misses::total          1490                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    109571998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    109571998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    109571998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    109571998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    136849625                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    136849645                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    136849625                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    136849645                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.100000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.100000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73637.095430                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73538.253691                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73637.095430                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73538.253691                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1464                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    86.117647                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks          563                       # number of writebacks
system.cpu.icache.writebacks::total               563                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          416                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          416                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          416                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          416                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1072                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1072                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1072                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1072                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     81340999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     81340999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     81340999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     81340999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 75877.797575                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75877.797575                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 75877.797575                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75877.797575                       # average overall mshr miss latency
system.cpu.icache.replacements                    563                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           18                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    136848137                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       136848155                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1488                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1490                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    109571998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    109571998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    136849625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    136849645                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73637.095430                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73538.253691                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          416                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          416                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1072                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1072                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     81340999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     81340999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 75877.797575                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75877.797575                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.icache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.icache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.icache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 7335903699000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 7335903699000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            67.756135                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           136849229                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1074                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          127420.138734                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      6004359385000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.998852                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    65.757283                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003904                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.128432                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.132336                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1094798234                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1094798234                       # Number of data accesses
system.cpu.icache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.icache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.icache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7335903699000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7335903699000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7335903699000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 6004359394500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1331544304500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst           67                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data     29104853                       # number of demand (read+write) hits
system.l2.demand_hits::total                 29104920                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           67                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data     29104853                       # number of overall hits
system.l2.overall_hits::total                29104920                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1005                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data     29615720                       # number of demand (read+write) misses
system.l2.demand_misses::total               29616731                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1005                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data     29615720                       # number of overall misses
system.l2.overall_misses::total              29616731                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     78994500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 2676417043000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2676496037500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     78994500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 2676417043000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2676496037500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         1072                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     58720573                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58721651                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         1072                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     58720573                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58721651                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.937500                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.504350                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.504358                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.937500                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.504350                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.504358                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78601.492537                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 90371.500102                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90371.082396                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78601.492537                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 90371.500102                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90371.082396                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              59873                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       229                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     261.454148                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      1296                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks             9598985                       # number of writebacks
system.l2.writebacks::total                   9598985                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data          766                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 766                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data          766                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                766                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         1005                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data     29614954                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          29615959                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6898777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1005                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     29614954                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         36514736                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     68944500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 2380219012500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2380287957000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 578121179016                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     68944500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 2380219012500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2958409136016                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.937500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.504337                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.504345                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.937500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.504337                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.621827                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68601.492537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 80372.200224                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80371.800792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83800.531459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68601.492537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 80372.200224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81019.595377                       # average overall mshr miss latency
system.l2.replacements                       36383847                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9828412                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9828412                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9828412                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9828412                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     48892305                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         48892305                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     48892305                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     48892305                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6898777                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6898777                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 578121179016                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 578121179016                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83800.531459                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83800.531459                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data      1968634                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1968634                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data      7679283                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7679283                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data 667956882000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  667956882000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      9647917                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           9647917                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.795952                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.795952                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86981.672898                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86981.672898                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data          703                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              703                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data      7678580                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        7678580                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data 591131820000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 591131820000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.795880                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.795880                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76984.523180                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76984.523180                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           67                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 67                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1005                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1007                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     78994500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     78994500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         1072                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1074                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.937500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.937616                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78601.492537                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78445.382324                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1005                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1005                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     68944500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     68944500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.937500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.935754                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68601.492537                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68601.492537                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data     27136219                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          27136219                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data     21936437                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        21936441                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 2008460161000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2008460161000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data     49072656                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      49072660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.447020                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.447020                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91558.176061                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91558.159366                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           63                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           63                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data     21936374                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     21936374                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 1789087192500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1789087192500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.447018                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.447018                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 81558.018317                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81558.018317                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus.data           19                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                19                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus.data           73                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              73                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus.data           92                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            92                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus.data     0.793478                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.793478                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data           73                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           73                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data      1404000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1404000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data     0.793478                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.793478                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data 19232.876712                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19232.876712                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.repl_invalid                    0                       # Number of initial replacements
system.l2.ghosttags.repl_valid_tag                  0                       # Number of local replacements
system.l2.ghosttags.repl_valid_data                 0                       # Number of global replacements
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 7335903699000                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 7335903699000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                67271540                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            67274985                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  166                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               3126                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              26180247                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7335903699000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 130781.302210                       # Cycle average of tags in use
system.l2.tags.total_refs                   124340398                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  36514938                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.405193                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              6004359385000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.179270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.009138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.023536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 31632.713852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.815848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 99147.560568                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.241338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.756436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997782                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         36657                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         94415                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2        27477                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         9070                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          392                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3548                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        18321                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        71302                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          852                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.279671                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.720329                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1915594298                       # Number of tag accesses
system.l2.tags.data_accesses               1915594298                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7335903699000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   9598985.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6898746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples  29614934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000457173652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       549740                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       549740                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            75848687                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9069357                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    36514736                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    9598985                       # Number of write requests accepted
system.mem_ctrls.readBursts                  36514736                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  9598985                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     51                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      57.13                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              36514736                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              9598985                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                13255994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                10525254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6096489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2642945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  636662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  554118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  515001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  493293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  479974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  365508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 272379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 211769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 102924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  98991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  90541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  71235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  65673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  34887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                 208187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                 230006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 456566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 507560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 526209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 543976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 551099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 559182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 566203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 579580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 599676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 596184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 603591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 617811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 603035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 612958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 615586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 557175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  17931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  13077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  10334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   7748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                   5616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                   3854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                   2562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       549740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      66.421336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.934684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    189.402192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       549735    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::122880-124927            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        549740                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       549740                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.460854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.337094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.244438                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           306268     55.71%     55.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            12973      2.36%     58.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           116319     21.16%     79.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            54185      9.86%     89.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            16439      2.99%     92.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21            10201      1.86%     93.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             7478      1.36%     95.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23             6191      1.13%     96.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             5487      1.00%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25             4751      0.86%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26             4665      0.85%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27             2744      0.50%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28             1344      0.24%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29              237      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30              182      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               99      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               47      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               38      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               24      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35               26      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36               23      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        549740                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              2336943104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            614335040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1755.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    461.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1331544178500                       # Total gap between requests
system.mem_ctrls.avgGap                      28875.23                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher    441519744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        64320                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data   1895355776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    614331520                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 331584716.476967036724                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 48304.813666041904                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 1423426734.927491426468                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 461367686.610327959061                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher      6898775                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         1005                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data     29614956                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      9598985                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher 353829046233                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     27382100                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data 1145927827491                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 74723868519569                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     51288.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     27245.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     38694.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7784559.36                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher    441521600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        64320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data   1895357184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    2336943488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        64320                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        64448                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    614335040                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    614335040                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher      6898775                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         1005                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data     29614956                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       36514742                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      9598985                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       9598985                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst           96                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data          192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    331586110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst        48305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   1423427792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1755062496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst           96                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst        48305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        48401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    461370330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       461370330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    461370330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst           96                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data          192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    331586110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst        48305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   1423427792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2216432826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             36514685                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             9598930                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0      1148381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1      1134703                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2      1167237                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3      1153037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4      1125867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5      1147971                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6      1138792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7      1112956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8      1145530                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9      1127394                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10      1154154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11      1133157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12      1129140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13      1147298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14      1132763                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15      1098535                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16      1169226                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17      1158952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18      1146788                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19      1133786                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20      1137225                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21      1139890                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22      1140147                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23      1146945                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24      1131186                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25      1147474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26      1153382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27      1124664                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28      1141829                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29      1147156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30      1138549                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31      1160571                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       300032                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       300096                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       300025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       299904                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       299968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       299842                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       299968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       299968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       299905                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       300032                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       299968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       299905                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       300042                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       299968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       299825                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       299852                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       299776                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       299841                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       299895                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       299968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       299992                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       299908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       299991                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       299968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       299970                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       299904                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       299843                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       299970                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       300433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       300157                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       299980                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       300034                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            861069385804                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat          121666930420                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       1499784255824                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                23581.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           41073.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            26129329                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            7961338                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.56                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.94                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     12022946                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   245.469815                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   139.949192                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   292.701557                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      6458926     53.72%     53.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      1910301     15.89%     69.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       799461      6.65%     76.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511       644500      5.36%     81.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639       639958      5.32%     86.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767       313121      2.60%     89.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895       213046      1.77%     91.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023       247680      2.06%     93.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       795953      6.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     12022946                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            2336939840                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          614331520                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1755.059756                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              461.367687                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   11.54                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                9.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 7335903699000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    9396830963.519358                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    16589020816.365377                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   49912361826.095520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  11321817460.799654                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 115585491948.486099                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 596549827778.389526                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 22784687837.804230                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  822140038631.490845                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   617.433479                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  64437261315                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  59857350000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 1207249693185                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    9351465596.927204                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    16508927990.315582                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   50243855295.646774                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  11322595949.279703                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 115585491948.486099                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 595897416421.379883                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 23235054674.981960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  822144807877.015137                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   617.437061                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  65859667576                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  59857350000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 1205827286924                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 7335903699000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           28836161                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      9598985                       # Transaction distribution
system.membus.trans_dist::CleanEvict         26784756                       # Transaction distribution
system.membus.trans_dist::ReadExReq           7678581                       # Transaction distribution
system.membus.trans_dist::ReadExResp          7678581                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      28836161                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            73                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port    109413298                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total              109413298                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port   2951278528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              2951278528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          36514815                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                36514815    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            36514815                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 7335903699000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy        120888540386                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy       191516017607                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         6767081                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      6656256                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        61042                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      6610886                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         6608881                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.969671                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           23259                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           11                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        22663                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        22451                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses          212                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted           84                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     11471966                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          122                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        60537                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples   2661501118                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.780010                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.183305                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0   2273229804     85.41%     85.41% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1     63259261      2.38%     87.79% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2     38786082      1.46%     89.25% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     37686991      1.42%     90.66% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     17075424      0.64%     91.30% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5     17177213      0.65%     91.95% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6     13617670      0.51%     92.46% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7     19137298      0.72%     93.18% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8    181531375      6.82%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total   2661501118                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted   2000021877                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted     2075998265                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           738821335                       # Number of memory references committed
system.switch_cpus.commit.loads             593279351                       # Number of loads committed
system.switch_cpus.commit.amos                     26                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   4                       # Number of memory barriers committed
system.switch_cpus.commit.branches            6678782                       # Number of branches committed
system.switch_cpus.commit.vector           1461671961                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer          1141843682                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         21588                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass           89      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu    358948626     17.29%     17.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult     34292037      1.65%     18.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv     16353861      0.79%     19.73% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd    240100740     11.57%     31.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            4      0.00%     31.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     31.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult     76072484      3.66%     34.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc     91097737      4.39%     39.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv    158482668      7.63%     46.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc     13793898      0.66%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu           10      0.00%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp           30      0.00%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc        22236      0.00%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            6      0.00%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd    149148216      7.18%     54.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     54.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     54.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     54.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv     85227552      4.11%     58.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     58.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult     14204592      0.68%     59.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc     99432144      4.79%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead    593279351     28.58%     92.99% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite    145541984      7.01%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total   2075998265                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples    181531375                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles         62887206                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles    2333108244                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles         136893492                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles     129968013                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         148444                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      6601147                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred           514                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts     2089085909                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          1720                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                    12                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7335903699000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7335903699000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles    136998299                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts             2017080957                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             6767081                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      6654591                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles            2525857745                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          297900                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          114                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          225                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines         136849626                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         20517                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples   2663005410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.786274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.260849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0       2334910398     87.68%     87.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1         18440100      0.69%     88.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2         23750507      0.89%     89.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3         25042934      0.94%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          2884421      0.11%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5         29774152      1.12%     91.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6         11271015      0.42%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7         10706438      0.40%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8        206225445      7.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total   2663005410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.002541                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.757422                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                    12                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7335903699000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7335903699000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            10110572                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         2959365                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         8074                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         932804                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads      3481911                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache       30714581                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1331544314500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         148444                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles        105749266                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles      1141969742                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         4778                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles         209961272                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles    1205171897                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts     2088178481                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        105059                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      230994687                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      977841619                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       29953435                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands   2893476173                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          7746301836                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups       1751493517                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups       2115086795                       # Number of vector rename lookups
system.switch_cpus.rename.vecPredLookups           48                       # Number of vector predicate rename lookups
system.switch_cpus.rename.committedMaps    2876914086                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         16562053                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             142                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing           18                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         803348746                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads               4566386363                       # The number of ROB reads
system.switch_cpus.rob.writes              4176445103                       # The number of ROB writes
system.switch_cpus.thread0.numInsts        2000000001                       # Number of Instructions committed
system.switch_cpus.thread0.numOps          2075976389                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp          49073734                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19427397                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     48892308                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        26784862                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         11124272                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          9647917                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         9647917                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1074                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     49072660                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           92                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           92                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2711                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    176161495                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total             176164206                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       104768                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   7516206976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             7516311744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        47508119                       # Total snoops (count)
system.tol2bus.snoopTraffic                 614335040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        106229862                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000001                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.001022                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              106229751    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    111      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          106229862                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 7335903699000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy       117441950498                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1608000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       88080905500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
