// Seed: 2938292550
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire  id_4;
  logic id_5;
  ;
  assign id_5[-1] = id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd4
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4
  );
  inout wire _id_2;
  inout wire id_1;
  logic [id_2 : -1] id_8;
endmodule
