INFO: [VRFC 10-163] Analyzing VHDL file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/sim/design_1_rst_clk_wiz_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_rst_clk_wiz_100M_0
