Reading OpenROAD database at '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/64-openroad-repairantennas/1-diodeinsertion/mult8_2bits_1op_e17688.odb'…
Reading library file at '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Using clock __VIRTUAL_CLK__…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mult8_2bits_1op_e17688
Die area:                 ( 0 0 ) ( 200000 200000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     898
Number of terminals:      34
Number of snets:          2
Number of nets:           315

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 151.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 12035.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 2098.
[INFO DRT-0033] via shape region query size = 660.
[INFO DRT-0033] met2 shape region query size = 410.
[INFO DRT-0033] via2 shape region query size = 528.
[INFO DRT-0033] met3 shape region query size = 414.
[INFO DRT-0033] via3 shape region query size = 528.
[INFO DRT-0033] met4 shape region query size = 148.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 538 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 145 unique inst patterns.
[INFO DRT-0084]   Complete 231 groups.
#scanned instances     = 898
#unique  instances     = 151
#stdCellGenAp          = 4024
#stdCellValidPlanarAp  = 14
#stdCellValidViaAp     = 3182
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1031
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:31, elapsed time = 00:00:09, memory = 139.53 (MB), peak = 139.53 (MB)

[INFO DRT-0157] Number of guides:     2169

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 28 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 28 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 797.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 610.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 308.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 18.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1105 vertical wires in 1 frboxes and 628 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 54 vertical wires in 1 frboxes and 143 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 146.28 (MB), peak = 146.28 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 146.28 (MB), peak = 146.28 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 170.55 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 155.38 (MB).
    Completing 30% with 37 violations.
    elapsed time = 00:00:01, memory = 159.88 (MB).
    Completing 40% with 37 violations.
    elapsed time = 00:00:01, memory = 173.26 (MB).
    Completing 50% with 37 violations.
    elapsed time = 00:00:01, memory = 164.80 (MB).
    Completing 60% with 46 violations.
    elapsed time = 00:00:01, memory = 178.93 (MB).
    Completing 70% with 46 violations.
    elapsed time = 00:00:02, memory = 182.55 (MB).
    Completing 80% with 55 violations.
    elapsed time = 00:00:02, memory = 182.55 (MB).
    Completing 90% with 55 violations.
    elapsed time = 00:00:03, memory = 189.30 (MB).
    Completing 100% with 61 violations.
    elapsed time = 00:00:03, memory = 189.55 (MB).
[INFO DRT-0199]   Number of violations = 62.
Viol/Layer         li1   mcon   met1   met2   met3
Metal Spacing        2      0     18      1      5
Recheck              0      0      1      0      0
Short                0      1     34      0      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 544.18 (MB), peak = 544.18 (MB)
Total wire length = 8006 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4271 um.
Total wire length on LAYER met2 = 3673 um.
Total wire length on LAYER met3 = 61 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1993.
Up-via summary (total 1993):

-----------------------
 FR_MASTERSLICE       0
            li1    1025
           met1     950
           met2      18
           met3       0
           met4       0
-----------------------
                   1993


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 62 violations.
    elapsed time = 00:00:00, memory = 544.18 (MB).
    Completing 20% with 62 violations.
    elapsed time = 00:00:00, memory = 544.18 (MB).
    Completing 30% with 62 violations.
    elapsed time = 00:00:00, memory = 544.93 (MB).
    Completing 40% with 42 violations.
    elapsed time = 00:00:00, memory = 545.43 (MB).
    Completing 50% with 42 violations.
    elapsed time = 00:00:00, memory = 545.43 (MB).
    Completing 60% with 42 violations.
    elapsed time = 00:00:01, memory = 546.05 (MB).
    Completing 70% with 34 violations.
    elapsed time = 00:00:01, memory = 550.05 (MB).
    Completing 80% with 34 violations.
    elapsed time = 00:00:01, memory = 550.05 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:02, memory = 550.55 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:02, memory = 550.55 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1
Metal Spacing        2
Short                7
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:02, memory = 550.55 (MB), peak = 550.55 (MB)
Total wire length = 7963 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4222 um.
Total wire length on LAYER met2 = 3676 um.
Total wire length on LAYER met3 = 64 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1999.
Up-via summary (total 1999):

-----------------------
 FR_MASTERSLICE       0
            li1    1024
           met1     957
           met2      18
           met3       0
           met4       0
-----------------------
                   1999


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 550.55 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 550.55 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 550.55 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 550.55 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 550.55 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 550.55 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 550.55 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:00, memory = 550.55 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 550.55 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:01, memory = 552.30 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1
Short                8
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 552.30 (MB), peak = 552.30 (MB)
Total wire length = 7958 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4215 um.
Total wire length on LAYER met2 = 3677 um.
Total wire length on LAYER met3 = 64 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2005.
Up-via summary (total 2005):

-----------------------
 FR_MASTERSLICE       0
            li1    1024
           met1     963
           met2      18
           met3       0
           met4       0
-----------------------
                   2005


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 552.30 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 552.30 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 552.30 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 552.30 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 552.48 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 552.48 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 552.48 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 552.48 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 552.48 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 552.48 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 552.48 (MB), peak = 563.43 (MB)
Total wire length = 7957 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4212 um.
Total wire length on LAYER met2 = 3680 um.
Total wire length on LAYER met3 = 64 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2009.
Up-via summary (total 2009):

-----------------------
 FR_MASTERSLICE       0
            li1    1024
           met1     967
           met2      18
           met3       0
           met4       0
-----------------------
                   2009


[INFO DRT-0198] Complete detail routing.
Total wire length = 7957 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4212 um.
Total wire length on LAYER met2 = 3680 um.
Total wire length on LAYER met3 = 64 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2009.
Up-via summary (total 2009):

-----------------------
 FR_MASTERSLICE       0
            li1    1024
           met1     967
           met2      18
           met3       0
           met4       0
-----------------------
                   2009


[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:08, memory = 552.48 (MB), peak = 563.43 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               130     487.97
  Tap cell                                469     586.81
  Buffer                                    2       7.51
  Timing Repair Buffer                     61     471.70
  Inverter                                  7      26.28
  Multi-Input combinational cell          229    1985.65
  Total                                   898    3565.92
Writing OpenROAD database to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/66-openroad-detailedrouting/mult8_2bits_1op_e17688.odb'…
Writing netlist to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/66-openroad-detailedrouting/mult8_2bits_1op_e17688.nl.v'…
Writing powered netlist to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/66-openroad-detailedrouting/mult8_2bits_1op_e17688.pnl.v'…
Writing layout to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/66-openroad-detailedrouting/mult8_2bits_1op_e17688.def'…
Writing timing constraints to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/66-openroad-detailedrouting/mult8_2bits_1op_e17688.sdc'…
