Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Dec 27 00:23:48 2016
| Host         : UX303L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file LAB8_timing_summary_routed.rpt -rpx LAB8_timing_summary_routed.rpx
| Design       : LAB8
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.287        0.000                      0                   57       -1.850      -12.257                      7                   57        3.000        0.000                       0                    55  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
ck0/inst/clk_in1      {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         
clk                   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ck0/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       36.244        0.000                      0                   29        0.237        0.000                      0                   29       19.500        0.000                       0                    23  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  
clk                         6.600        0.000                      0                   28        0.625        0.000                      0                   28        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk                       4.287        0.000                      0                    7       -1.850      -12.257                      7                    7  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ck0/inst/clk_in1
  To Clock:  ck0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ck0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ck0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.244ns  (required time - arrival time)
  Source:                 h1/nolabel_line100/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            h1/nolabel_line38/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.456ns (13.300%)  route 2.973ns (86.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 37.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638    -2.332    h1/nolabel_line100/clk_out1
    SLICE_X0Y3           FDCE                                         r  h1/nolabel_line100/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.456    -1.876 r  h1/nolabel_line100/Q_reg/Q
                         net (fo=11, routed)          2.973     1.097    h1/nolabel_line38/Q_reg_0
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line38/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    37.136    h1/nolabel_line38/clk_out1
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line38/Q_reg/C
                         clock pessimism              0.507    37.643    
                         clock uncertainty           -0.098    37.546    
    SLICE_X3Y4           FDCE (Setup_fdce_C_CE)      -0.205    37.341    h1/nolabel_line38/Q_reg
  -------------------------------------------------------------------
                         required time                         37.341    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                 36.244    

Slack (MET) :             36.244ns  (required time - arrival time)
  Source:                 h1/nolabel_line100/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            h1/nolabel_line39/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.456ns (13.300%)  route 2.973ns (86.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 37.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638    -2.332    h1/nolabel_line100/clk_out1
    SLICE_X0Y3           FDCE                                         r  h1/nolabel_line100/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.456    -1.876 r  h1/nolabel_line100/Q_reg/Q
                         net (fo=11, routed)          2.973     1.097    h1/nolabel_line39/Q_reg_0
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line39/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    37.136    h1/nolabel_line39/clk_out1
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line39/Q_reg/C
                         clock pessimism              0.507    37.643    
                         clock uncertainty           -0.098    37.546    
    SLICE_X3Y4           FDCE (Setup_fdce_C_CE)      -0.205    37.341    h1/nolabel_line39/Q_reg
  -------------------------------------------------------------------
                         required time                         37.341    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                 36.244    

Slack (MET) :             36.244ns  (required time - arrival time)
  Source:                 h1/nolabel_line100/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            h1/nolabel_line40/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.456ns (13.300%)  route 2.973ns (86.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 37.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638    -2.332    h1/nolabel_line100/clk_out1
    SLICE_X0Y3           FDCE                                         r  h1/nolabel_line100/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.456    -1.876 r  h1/nolabel_line100/Q_reg/Q
                         net (fo=11, routed)          2.973     1.097    h1/nolabel_line40/Q_reg_0
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line40/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    37.136    h1/nolabel_line40/clk_out1
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line40/Q_reg/C
                         clock pessimism              0.507    37.643    
                         clock uncertainty           -0.098    37.546    
    SLICE_X3Y4           FDCE (Setup_fdce_C_CE)      -0.205    37.341    h1/nolabel_line40/Q_reg
  -------------------------------------------------------------------
                         required time                         37.341    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                 36.244    

Slack (MET) :             36.244ns  (required time - arrival time)
  Source:                 h1/nolabel_line100/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            h1/nolabel_line41/Q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.456ns (13.300%)  route 2.973ns (86.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 37.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638    -2.332    h1/nolabel_line100/clk_out1
    SLICE_X0Y3           FDCE                                         r  h1/nolabel_line100/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.456    -1.876 r  h1/nolabel_line100/Q_reg/Q
                         net (fo=11, routed)          2.973     1.097    h1/nolabel_line41/Q_reg_0
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line41/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    37.136    h1/nolabel_line41/clk_out1
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line41/Q_reg/C
                         clock pessimism              0.507    37.643    
                         clock uncertainty           -0.098    37.546    
    SLICE_X3Y4           FDCE (Setup_fdce_C_CE)      -0.205    37.341    h1/nolabel_line41/Q_reg
  -------------------------------------------------------------------
                         required time                         37.341    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                 36.244    

Slack (MET) :             36.423ns  (required time - arrival time)
  Source:                 h1/nolabel_line39/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            h1/nolabel_line41/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.580ns (16.520%)  route 2.931ns (83.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 37.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638    -2.332    h1/nolabel_line39/clk_out1
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line39/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.456    -1.876 r  h1/nolabel_line39/Q_reg/Q
                         net (fo=5, routed)           2.931     1.055    h1/nolabel_line39/B
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.124     1.179 r  h1/nolabel_line39/Q_i_1__1/O
                         net (fo=1, routed)           0.000     1.179    h1/nolabel_line41/w0_3
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line41/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    37.136    h1/nolabel_line41/clk_out1
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line41/Q_reg/C
                         clock pessimism              0.532    37.668    
                         clock uncertainty           -0.098    37.571    
    SLICE_X3Y4           FDCE (Setup_fdce_C_D)        0.031    37.602    h1/nolabel_line41/Q_reg
  -------------------------------------------------------------------
                         required time                         37.602    
                         arrival time                          -1.179    
  -------------------------------------------------------------------
                         slack                                 36.423    

Slack (MET) :             36.785ns  (required time - arrival time)
  Source:                 h1/nolabel_line40/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            h1/nolabel_line38/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.580ns (18.424%)  route 2.568ns (81.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 37.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638    -2.332    h1/nolabel_line40/clk_out1
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line40/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.456    -1.876 r  h1/nolabel_line40/Q_reg/Q
                         net (fo=5, routed)           2.568     0.692    h1/nolabel_line40/C
    SLICE_X3Y4           LUT6 (Prop_lut6_I1_O)        0.124     0.816 r  h1/nolabel_line40/Q_i_1__3/O
                         net (fo=1, routed)           0.000     0.816    h1/nolabel_line38/w0_0
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line38/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    37.136    h1/nolabel_line38/clk_out1
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line38/Q_reg/C
                         clock pessimism              0.532    37.668    
                         clock uncertainty           -0.098    37.571    
    SLICE_X3Y4           FDCE (Setup_fdce_C_D)        0.031    37.602    h1/nolabel_line38/Q_reg
  -------------------------------------------------------------------
                         required time                         37.602    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                 36.785    

Slack (MET) :             37.205ns  (required time - arrival time)
  Source:                 bD/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            h1/nolabel_line40/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.704ns (26.022%)  route 2.001ns (73.978%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 37.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.637    -2.333    bD/clk_out1
    SLICE_X1Y7           FDCE                                         r  bD/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  bD/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.718    -1.159    bD/state[0]
    SLICE_X1Y7           LUT3 (Prop_lut3_I1_O)        0.124    -1.035 r  bD/bD//O
                         net (fo=8, routed)           1.283     0.248    h1/nolabel_line41/de_btnD
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     0.372 r  h1/nolabel_line41/Q_i_1__4/O
                         net (fo=1, routed)           0.000     0.372    h1/nolabel_line40/w0_2
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line40/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    37.136    h1/nolabel_line40/clk_out1
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line40/Q_reg/C
                         clock pessimism              0.507    37.643    
                         clock uncertainty           -0.098    37.546    
    SLICE_X3Y4           FDCE (Setup_fdce_C_D)        0.032    37.578    h1/nolabel_line40/Q_reg
  -------------------------------------------------------------------
                         required time                         37.578    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                 37.205    

Slack (MET) :             37.235ns  (required time - arrival time)
  Source:                 bD/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            h1/nolabel_line44/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.704ns (26.323%)  route 1.970ns (73.677%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 37.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.637    -2.333    bD/clk_out1
    SLICE_X1Y7           FDCE                                         r  bD/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  bD/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.718    -1.159    bD/state[0]
    SLICE_X1Y7           LUT3 (Prop_lut3_I1_O)        0.124    -1.035 r  bD/bD//O
                         net (fo=8, routed)           1.252     0.218    h1/nolabel_line46/de_btnD
    SLICE_X1Y4           LUT6 (Prop_lut6_I4_O)        0.124     0.342 r  h1/nolabel_line46/Q_i_2/O
                         net (fo=1, routed)           0.000     0.342    h1/nolabel_line44/w1_0
    SLICE_X1Y4           FDCE                                         r  h1/nolabel_line44/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    37.136    h1/nolabel_line44/clk_out1
    SLICE_X1Y4           FDCE                                         r  h1/nolabel_line44/Q_reg/C
                         clock pessimism              0.507    37.643    
                         clock uncertainty           -0.098    37.546    
    SLICE_X1Y4           FDCE (Setup_fdce_C_D)        0.031    37.577    h1/nolabel_line44/Q_reg
  -------------------------------------------------------------------
                         required time                         37.577    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                 37.235    

Slack (MET) :             37.238ns  (required time - arrival time)
  Source:                 bD/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            h1/nolabel_line45/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.704ns (26.373%)  route 1.965ns (73.627%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 37.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.637    -2.333    bD/clk_out1
    SLICE_X1Y7           FDCE                                         r  bD/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  bD/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.718    -1.159    bD/state[0]
    SLICE_X1Y7           LUT3 (Prop_lut3_I1_O)        0.124    -1.035 r  bD/bD//O
                         net (fo=8, routed)           1.247     0.213    h1/nolabel_line44/de_btnD
    SLICE_X1Y4           LUT6 (Prop_lut6_I4_O)        0.124     0.337 r  h1/nolabel_line44/Q_i_1__0/O
                         net (fo=1, routed)           0.000     0.337    h1/nolabel_line45/w1_1
    SLICE_X1Y4           FDCE                                         r  h1/nolabel_line45/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    37.136    h1/nolabel_line45/clk_out1
    SLICE_X1Y4           FDCE                                         r  h1/nolabel_line45/Q_reg/C
                         clock pessimism              0.507    37.643    
                         clock uncertainty           -0.098    37.546    
    SLICE_X1Y4           FDCE (Setup_fdce_C_D)        0.029    37.575    h1/nolabel_line45/Q_reg
  -------------------------------------------------------------------
                         required time                         37.575    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                 37.238    

Slack (MET) :             37.518ns  (required time - arrival time)
  Source:                 bU/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            h1/nolabel_line46/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.704ns (29.446%)  route 1.687ns (70.554%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 37.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.639    -2.331    bU/clk_out1
    SLICE_X1Y1           FDCE                                         r  bU/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.456    -1.875 r  bU/FSM_sequential_state_reg[1]/Q
                         net (fo=3, routed)           0.707    -1.168    bU/state[1]
    SLICE_X1Y1           LUT3 (Prop_lut3_I2_O)        0.124    -1.044 r  bU/bU//O
                         net (fo=8, routed)           0.980    -0.064    h1/nolabel_line47/de_btnU
    SLICE_X1Y4           LUT6 (Prop_lut6_I0_O)        0.124     0.060 r  h1/nolabel_line47/Q_i_1__5/O
                         net (fo=1, routed)           0.000     0.060    h1/nolabel_line46/w1_2
    SLICE_X1Y4           FDCE                                         r  h1/nolabel_line46/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    37.136    h1/nolabel_line46/clk_out1
    SLICE_X1Y4           FDCE                                         r  h1/nolabel_line46/Q_reg/C
                         clock pessimism              0.507    37.643    
                         clock uncertainty           -0.098    37.546    
    SLICE_X1Y4           FDCE (Setup_fdce_C_D)        0.032    37.578    h1/nolabel_line46/Q_reg
  -------------------------------------------------------------------
                         required time                         37.578    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                 37.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 bR/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bR/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.613%)  route 0.143ns (43.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.596    -0.812    bR/clk_out1
    SLICE_X0Y2           FDCE                                         r  bR/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.671 r  bR/FSM_sequential_state_reg[1]/Q
                         net (fo=3, routed)           0.143    -0.528    bR/state[1]
    SLICE_X0Y2           LUT4 (Prop_lut4_I2_O)        0.045    -0.483 r  bR/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.483    bR/FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y2           FDCE                                         r  bR/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.867    -1.237    bR/clk_out1
    SLICE_X0Y2           FDCE                                         r  bR/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.425    -0.812    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.092    -0.720    bR/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 h1/nolabel_line40/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            h1/nolabel_line39/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.007%)  route 0.146ns (43.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.595    -0.813    h1/nolabel_line40/clk_out1
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line40/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  h1/nolabel_line40/Q_reg/Q
                         net (fo=5, routed)           0.146    -0.526    h1/nolabel_line38/C
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.045    -0.481 r  h1/nolabel_line38/Q_i_1__2/O
                         net (fo=1, routed)           0.000    -0.481    h1/nolabel_line39/w0_1
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line39/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.866    -1.238    h1/nolabel_line39/clk_out1
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line39/Q_reg/C
                         clock pessimism              0.425    -0.813    
    SLICE_X3Y4           FDCE (Hold_fdce_C_D)         0.091    -0.722    h1/nolabel_line39/Q_reg
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 h1/nolabel_line45/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            h1/nolabel_line47/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.170%)  route 0.157ns (45.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.595    -0.813    h1/nolabel_line45/clk_out1
    SLICE_X1Y4           FDCE                                         r  h1/nolabel_line45/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  h1/nolabel_line45/Q_reg/Q
                         net (fo=5, routed)           0.157    -0.514    h1/nolabel_line46/b
    SLICE_X1Y4           LUT6 (Prop_lut6_I1_O)        0.045    -0.469 r  h1/nolabel_line46/Q_i_1/O
                         net (fo=1, routed)           0.000    -0.469    h1/nolabel_line47/w1_3
    SLICE_X1Y4           FDCE                                         r  h1/nolabel_line47/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.866    -1.238    h1/nolabel_line47/clk_out1
    SLICE_X1Y4           FDCE                                         r  h1/nolabel_line47/Q_reg/C
                         clock pessimism              0.425    -0.813    
    SLICE_X1Y4           FDCE (Hold_fdce_C_D)         0.092    -0.721    h1/nolabel_line47/Q_reg
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 h1/nolabel_line45/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            h1/nolabel_line46/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.701%)  route 0.160ns (46.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.595    -0.813    h1/nolabel_line45/clk_out1
    SLICE_X1Y4           FDCE                                         r  h1/nolabel_line45/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  h1/nolabel_line45/Q_reg/Q
                         net (fo=5, routed)           0.160    -0.511    h1/nolabel_line47/b
    SLICE_X1Y4           LUT6 (Prop_lut6_I3_O)        0.045    -0.466 r  h1/nolabel_line47/Q_i_1__5/O
                         net (fo=1, routed)           0.000    -0.466    h1/nolabel_line46/w1_2
    SLICE_X1Y4           FDCE                                         r  h1/nolabel_line46/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.866    -1.238    h1/nolabel_line46/clk_out1
    SLICE_X1Y4           FDCE                                         r  h1/nolabel_line46/Q_reg/C
                         clock pessimism              0.425    -0.813    
    SLICE_X1Y4           FDCE (Hold_fdce_C_D)         0.092    -0.721    h1/nolabel_line46/Q_reg
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 bU/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bU/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.629%)  route 0.167ns (47.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.596    -0.812    bU/clk_out1
    SLICE_X1Y1           FDCE                                         r  bU/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.671 r  bU/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.167    -0.503    bU/state[0]
    SLICE_X1Y1           LUT3 (Prop_lut3_I1_O)        0.045    -0.458 r  bU/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.458    bU/FSM_sequential_state[2]_i_1_n_0
    SLICE_X1Y1           FDCE                                         r  bU/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.867    -1.237    bU/clk_out1
    SLICE_X1Y1           FDCE                                         r  bU/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.425    -0.812    
    SLICE_X1Y1           FDCE (Hold_fdce_C_D)         0.092    -0.720    bU/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 bD/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bD/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.629%)  route 0.167ns (47.371%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594    -0.814    bD/clk_out1
    SLICE_X1Y7           FDCE                                         r  bD/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  bD/FSM_sequential_state_reg[2]/Q
                         net (fo=4, routed)           0.167    -0.505    bD/state[2]
    SLICE_X1Y7           LUT4 (Prop_lut4_I0_O)        0.045    -0.460 r  bD/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.460    bD/FSM_sequential_state[1]_i_1_n_0
    SLICE_X1Y7           FDCE                                         r  bD/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865    -1.239    bD/clk_out1
    SLICE_X1Y7           FDCE                                         r  bD/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X1Y7           FDCE (Hold_fdce_C_D)         0.092    -0.722    bD/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 h1/nolabel_line39/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            h1/nolabel_line40/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.847%)  route 0.173ns (48.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.595    -0.813    h1/nolabel_line39/clk_out1
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line39/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  h1/nolabel_line39/Q_reg/Q
                         net (fo=5, routed)           0.173    -0.499    h1/nolabel_line41/B
    SLICE_X3Y4           LUT6 (Prop_lut6_I3_O)        0.045    -0.454 r  h1/nolabel_line41/Q_i_1__4/O
                         net (fo=1, routed)           0.000    -0.454    h1/nolabel_line40/w0_2
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line40/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.866    -1.238    h1/nolabel_line40/clk_out1
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line40/Q_reg/C
                         clock pessimism              0.425    -0.813    
    SLICE_X3Y4           FDCE (Hold_fdce_C_D)         0.092    -0.721    h1/nolabel_line40/Q_reg
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 bU/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bU/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.596    -0.812    bU/clk_out1
    SLICE_X1Y1           FDCE                                         r  bU/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.671 f  bU/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.179    -0.491    bU/state[0]
    SLICE_X1Y1           LUT3 (Prop_lut3_I2_O)        0.045    -0.446 r  bU/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.446    bU/FSM_sequential_state[0]_i_1_n_0
    SLICE_X1Y1           FDCE                                         r  bU/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.867    -1.237    bU/clk_out1
    SLICE_X1Y1           FDCE                                         r  bU/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.425    -0.812    
    SLICE_X1Y1           FDCE (Hold_fdce_C_D)         0.091    -0.721    bU/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 bD/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bD/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594    -0.814    bD/clk_out1
    SLICE_X1Y7           FDCE                                         r  bD/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  bD/FSM_sequential_state_reg[2]/Q
                         net (fo=4, routed)           0.179    -0.493    bD/state[2]
    SLICE_X1Y7           LUT3 (Prop_lut3_I2_O)        0.045    -0.448 r  bD/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.448    bD/FSM_sequential_state[2]_i_1_n_0
    SLICE_X1Y7           FDCE                                         r  bD/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865    -1.239    bD/clk_out1
    SLICE_X1Y7           FDCE                                         r  bD/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X1Y7           FDCE (Hold_fdce_C_D)         0.091    -0.723    bD/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 bD/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bD/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594    -0.814    bD/clk_out1
    SLICE_X1Y7           FDCE                                         r  bD/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  bD/FSM_sequential_state_reg[2]/Q
                         net (fo=4, routed)           0.181    -0.491    bD/state[2]
    SLICE_X1Y7           LUT3 (Prop_lut3_I0_O)        0.045    -0.446 r  bD/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.446    bD/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X1Y7           FDCE                                         r  bD/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865    -1.239    bD/clk_out1
    SLICE_X1Y7           FDCE                                         r  bD/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X1Y7           FDCE (Hold_fdce_C_D)         0.092    -0.722    bD/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ck0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    ck0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X1Y7       bD/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X1Y7       bD/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X1Y7       bD/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y3       bL/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y3       bL/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y3       bL/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y2       bR/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y2       bR/FSM_sequential_state_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y3       bL/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y3       bL/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y3       bL/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y3       h1/nolabel_line100/Q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y4       h1/nolabel_line38/Q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y4       h1/nolabel_line39/Q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y4       h1/nolabel_line40/Q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y4       h1/nolabel_line41/Q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y4       h1/nolabel_line44/Q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y4       h1/nolabel_line45/Q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y7       bD/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y7       bD/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y7       bD/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y3       bL/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y3       bL/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y3       bL/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y2       bR/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y2       bR/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y2       bR/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y2       bR/FSM_sequential_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ck0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    ck0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.625ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 s1/cnt_time_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/cnt_time_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 1.674ns (54.878%)  route 1.376ns (45.122%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          4.222     5.680    s1/clk
    SLICE_X4Y7           FDCE                                         r  s1/cnt_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.456     6.136 f  s1/cnt_time_reg[0]/Q
                         net (fo=1, routed)           1.376     7.513    s1/cnt_time_reg_n_0_[0]
    SLICE_X4Y7           LUT1 (Prop_lut1_I0_O)        0.124     7.637 r  s1/cnt_time[0]_i_5/O
                         net (fo=1, routed)           0.000     7.637    s1/cnt_time[0]_i_5_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.169 r  s1/cnt_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.169    s1/cnt_time_reg[0]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.283 r  s1/cnt_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.283    s1/cnt_time_reg[4]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.397 r  s1/cnt_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.397    s1/cnt_time_reg[8]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.731 r  s1/cnt_time_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.731    s1/cnt_time_reg[12]_i_1_n_6
    SLICE_X4Y10          FDCE                                         r  s1/cnt_time_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          3.389    14.777    s1/clk
    SLICE_X4Y10          FDCE                                         r  s1/cnt_time_reg[13]/C
                         clock pessimism              0.527    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X4Y10          FDCE (Setup_fdce_C_D)        0.062    15.331    s1/cnt_time_reg[13]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 s1/cnt_time_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/cnt_time_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 1.677ns (54.923%)  route 1.376ns (45.077%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          4.222     5.680    s1/clk
    SLICE_X4Y7           FDCE                                         r  s1/cnt_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.456     6.136 f  s1/cnt_time_reg[0]/Q
                         net (fo=1, routed)           1.376     7.513    s1/cnt_time_reg_n_0_[0]
    SLICE_X4Y7           LUT1 (Prop_lut1_I0_O)        0.124     7.637 r  s1/cnt_time[0]_i_5/O
                         net (fo=1, routed)           0.000     7.637    s1/cnt_time[0]_i_5_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.169 r  s1/cnt_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.169    s1/cnt_time_reg[0]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.283 r  s1/cnt_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.283    s1/cnt_time_reg[4]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.397 r  s1/cnt_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.397    s1/cnt_time_reg[8]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.511 r  s1/cnt_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.511    s1/cnt_time_reg[12]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.734 r  s1/cnt_time_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.734    s1/cnt_time_reg[16]_i_1_n_7
    SLICE_X4Y11          FDCE                                         r  s1/cnt_time_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          3.434    14.822    s1/clk
    SLICE_X4Y11          FDCE                                         r  s1/cnt_time_reg[16]/C
                         clock pessimism              0.503    15.325    
                         clock uncertainty           -0.035    15.290    
    SLICE_X4Y11          FDCE (Setup_fdce_C_D)        0.062    15.352    s1/cnt_time_reg[16]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.621ns  (required time - arrival time)
  Source:                 s1/cnt_time_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/cnt_time_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 1.653ns (54.566%)  route 1.376ns (45.434%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          4.222     5.680    s1/clk
    SLICE_X4Y7           FDCE                                         r  s1/cnt_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.456     6.136 f  s1/cnt_time_reg[0]/Q
                         net (fo=1, routed)           1.376     7.513    s1/cnt_time_reg_n_0_[0]
    SLICE_X4Y7           LUT1 (Prop_lut1_I0_O)        0.124     7.637 r  s1/cnt_time[0]_i_5/O
                         net (fo=1, routed)           0.000     7.637    s1/cnt_time[0]_i_5_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.169 r  s1/cnt_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.169    s1/cnt_time_reg[0]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.283 r  s1/cnt_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.283    s1/cnt_time_reg[4]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.397 r  s1/cnt_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.397    s1/cnt_time_reg[8]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.710 r  s1/cnt_time_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.710    s1/cnt_time_reg[12]_i_1_n_4
    SLICE_X4Y10          FDCE                                         r  s1/cnt_time_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          3.389    14.777    s1/clk
    SLICE_X4Y10          FDCE                                         r  s1/cnt_time_reg[15]/C
                         clock pessimism              0.527    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X4Y10          FDCE (Setup_fdce_C_D)        0.062    15.331    s1/cnt_time_reg[15]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  6.621    

Slack (MET) :             6.695ns  (required time - arrival time)
  Source:                 s1/cnt_time_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/cnt_time_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 1.579ns (53.428%)  route 1.376ns (46.572%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          4.222     5.680    s1/clk
    SLICE_X4Y7           FDCE                                         r  s1/cnt_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.456     6.136 f  s1/cnt_time_reg[0]/Q
                         net (fo=1, routed)           1.376     7.513    s1/cnt_time_reg_n_0_[0]
    SLICE_X4Y7           LUT1 (Prop_lut1_I0_O)        0.124     7.637 r  s1/cnt_time[0]_i_5/O
                         net (fo=1, routed)           0.000     7.637    s1/cnt_time[0]_i_5_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.169 r  s1/cnt_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.169    s1/cnt_time_reg[0]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.283 r  s1/cnt_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.283    s1/cnt_time_reg[4]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.397 r  s1/cnt_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.397    s1/cnt_time_reg[8]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.636 r  s1/cnt_time_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.636    s1/cnt_time_reg[12]_i_1_n_5
    SLICE_X4Y10          FDCE                                         r  s1/cnt_time_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          3.389    14.777    s1/clk
    SLICE_X4Y10          FDCE                                         r  s1/cnt_time_reg[14]/C
                         clock pessimism              0.527    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X4Y10          FDCE (Setup_fdce_C_D)        0.062    15.331    s1/cnt_time_reg[14]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -8.636    
  -------------------------------------------------------------------
                         slack                                  6.695    

Slack (MET) :             6.695ns  (required time - arrival time)
  Source:                 s1/cnt_time_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/an_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.580ns (23.109%)  route 1.930ns (76.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.128ns = ( 14.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          3.913     5.371    s1/clk
    SLICE_X4Y10          FDCE                                         r  s1/cnt_time_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.456     5.827 f  s1/cnt_time_reg[15]/Q
                         net (fo=12, routed)          1.930     7.757    s1/p_0_in[0]
    SLICE_X5Y13          LUT2 (Prop_lut2_I0_O)        0.124     7.881 r  s1/an[0]_i_1/O
                         net (fo=1, routed)           0.000     7.881    s1/next_an[0]
    SLICE_X5Y13          FDPE                                         r  s1/an_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.740    14.128    s1/clk
    SLICE_X5Y13          FDPE                                         r  s1/an_reg[0]/C
                         clock pessimism              0.455    14.583    
                         clock uncertainty           -0.035    14.548    
    SLICE_X5Y13          FDPE (Setup_fdpe_C_D)        0.029    14.577    s1/an_reg[0]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                  6.695    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 s1/cnt_time_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/an_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.639%)  route 1.874ns (76.361%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.128ns = ( 14.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          3.962     5.420    s1/clk
    SLICE_X4Y11          FDCE                                         r  s1/cnt_time_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.456     5.876 f  s1/cnt_time_reg[16]/Q
                         net (fo=12, routed)          1.874     7.750    s1/p_0_in[1]
    SLICE_X5Y13          LUT2 (Prop_lut2_I1_O)        0.124     7.874 r  s1/an[1]_i_1/O
                         net (fo=1, routed)           0.000     7.874    s1/an[1]_i_1_n_0
    SLICE_X5Y13          FDPE                                         r  s1/an_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.740    14.128    s1/clk
    SLICE_X5Y13          FDPE                                         r  s1/an_reg[1]/C
                         clock pessimism              0.455    14.583    
                         clock uncertainty           -0.035    14.548    
    SLICE_X5Y13          FDPE (Setup_fdpe_C_D)        0.031    14.579    s1/an_reg[1]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -7.874    
  -------------------------------------------------------------------
                         slack                                  6.705    

Slack (MET) :             6.711ns  (required time - arrival time)
  Source:                 s1/cnt_time_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/cnt_time_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 1.563ns (53.174%)  route 1.376ns (46.825%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          4.222     5.680    s1/clk
    SLICE_X4Y7           FDCE                                         r  s1/cnt_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.456     6.136 f  s1/cnt_time_reg[0]/Q
                         net (fo=1, routed)           1.376     7.513    s1/cnt_time_reg_n_0_[0]
    SLICE_X4Y7           LUT1 (Prop_lut1_I0_O)        0.124     7.637 r  s1/cnt_time[0]_i_5/O
                         net (fo=1, routed)           0.000     7.637    s1/cnt_time[0]_i_5_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.169 r  s1/cnt_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.169    s1/cnt_time_reg[0]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.283 r  s1/cnt_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.283    s1/cnt_time_reg[4]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.397 r  s1/cnt_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.397    s1/cnt_time_reg[8]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.620 r  s1/cnt_time_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.620    s1/cnt_time_reg[12]_i_1_n_7
    SLICE_X4Y10          FDCE                                         r  s1/cnt_time_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          3.389    14.777    s1/clk
    SLICE_X4Y10          FDCE                                         r  s1/cnt_time_reg[12]/C
                         clock pessimism              0.527    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X4Y10          FDCE (Setup_fdce_C_D)        0.062    15.331    s1/cnt_time_reg[12]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  6.711    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 s1/cnt_time_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/an_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.606ns (23.898%)  route 1.930ns (76.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.128ns = ( 14.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          3.913     5.371    s1/clk
    SLICE_X4Y10          FDCE                                         r  s1/cnt_time_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.456     5.827 f  s1/cnt_time_reg[15]/Q
                         net (fo=12, routed)          1.930     7.757    s1/p_0_in[0]
    SLICE_X5Y13          LUT2 (Prop_lut2_I1_O)        0.150     7.907 r  s1/an[2]_i_1/O
                         net (fo=1, routed)           0.000     7.907    s1/next_an[2]
    SLICE_X5Y13          FDPE                                         r  s1/an_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.740    14.128    s1/clk
    SLICE_X5Y13          FDPE                                         r  s1/an_reg[2]/C
                         clock pessimism              0.455    14.583    
                         clock uncertainty           -0.035    14.548    
    SLICE_X5Y13          FDPE (Setup_fdpe_C_D)        0.075    14.623    s1/an_reg[2]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                  6.715    

Slack (MET) :             6.721ns  (required time - arrival time)
  Source:                 s1/cnt_time_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/an_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.608ns (24.500%)  route 1.874ns (75.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.128ns = ( 14.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          3.962     5.420    s1/clk
    SLICE_X4Y11          FDCE                                         r  s1/cnt_time_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.456     5.876 r  s1/cnt_time_reg[16]/Q
                         net (fo=12, routed)          1.874     7.750    s1/p_0_in[1]
    SLICE_X5Y13          LUT2 (Prop_lut2_I1_O)        0.152     7.902 r  s1/an[3]_i_1/O
                         net (fo=1, routed)           0.000     7.902    s1/next_an[3]
    SLICE_X5Y13          FDPE                                         r  s1/an_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.740    14.128    s1/clk
    SLICE_X5Y13          FDPE                                         r  s1/an_reg[3]/C
                         clock pessimism              0.455    14.583    
                         clock uncertainty           -0.035    14.548    
    SLICE_X5Y13          FDPE (Setup_fdpe_C_D)        0.075    14.623    s1/an_reg[3]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -7.902    
  -------------------------------------------------------------------
                         slack                                  6.721    

Slack (MET) :             6.741ns  (required time - arrival time)
  Source:                 s1/cnt_time_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/seg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.580ns (20.955%)  route 2.188ns (79.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          3.913     5.371    s1/clk
    SLICE_X4Y10          FDCE                                         r  s1/cnt_time_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.456     5.827 f  s1/cnt_time_reg[15]/Q
                         net (fo=12, routed)          2.188     8.015    h1/nolabel_line39/p_0_in[0]
    SLICE_X3Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.139 r  h1/nolabel_line39/seg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.139    s1/D[3]
    SLICE_X3Y13          FDPE                                         r  s1/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          3.016    14.404    s1/clk
    SLICE_X3Y13          FDPE                                         r  s1/seg_reg[3]/C
                         clock pessimism              0.480    14.885    
                         clock uncertainty           -0.035    14.849    
    SLICE_X3Y13          FDPE (Setup_fdpe_C_D)        0.031    14.880    s1/seg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                  6.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 s1/cnt_time_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/cnt_time_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.249ns (34.096%)  route 0.481ns (65.904%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.909     2.136    s1/clk
    SLICE_X4Y8           FDCE                                         r  s1/cnt_time_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.141     2.277 r  s1/cnt_time_reg[7]/Q
                         net (fo=1, routed)           0.481     2.758    s1/cnt_time_reg_n_0_[7]
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.866 r  s1/cnt_time_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.866    s1/cnt_time_reg[4]_i_1_n_4
    SLICE_X4Y8           FDCE                                         r  s1/cnt_time_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.154     2.568    s1/clk
    SLICE_X4Y8           FDCE                                         r  s1/cnt_time_reg[7]/C
                         clock pessimism             -0.433     2.136    
    SLICE_X4Y8           FDCE (Hold_fdce_C_D)         0.105     2.241    s1/cnt_time_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 s1/cnt_time_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/cnt_time_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.256ns (34.735%)  route 0.481ns (65.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.825     2.051    s1/clk
    SLICE_X4Y10          FDCE                                         r  s1/cnt_time_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141     2.192 r  s1/cnt_time_reg[12]/Q
                         net (fo=1, routed)           0.481     2.673    s1/cnt_time_reg_n_0_[12]
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.788 r  s1/cnt_time_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.788    s1/cnt_time_reg[12]_i_1_n_7
    SLICE_X4Y10          FDCE                                         r  s1/cnt_time_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.061     2.475    s1/clk
    SLICE_X4Y10          FDCE                                         r  s1/cnt_time_reg[12]/C
                         clock pessimism             -0.424     2.051    
    SLICE_X4Y10          FDCE (Hold_fdce_C_D)         0.105     2.156    s1/cnt_time_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.788    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 s1/cnt_time_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/cnt_time_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.256ns (34.561%)  route 0.485ns (65.439%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.909     2.136    s1/clk
    SLICE_X4Y8           FDCE                                         r  s1/cnt_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.141     2.277 r  s1/cnt_time_reg[4]/Q
                         net (fo=1, routed)           0.485     2.761    s1/cnt_time_reg_n_0_[4]
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.876 r  s1/cnt_time_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.876    s1/cnt_time_reg[4]_i_1_n_7
    SLICE_X4Y8           FDCE                                         r  s1/cnt_time_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.154     2.568    s1/clk
    SLICE_X4Y8           FDCE                                         r  s1/cnt_time_reg[4]/C
                         clock pessimism             -0.433     2.136    
    SLICE_X4Y8           FDCE (Hold_fdce_C_D)         0.105     2.241    s1/cnt_time_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 s1/cnt_time_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/cnt_time_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.252ns (33.609%)  route 0.498ns (66.391%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.845     2.072    s1/clk
    SLICE_X4Y9           FDCE                                         r  s1/cnt_time_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.141     2.213 r  s1/cnt_time_reg[10]/Q
                         net (fo=1, routed)           0.498     2.711    s1/cnt_time_reg_n_0_[10]
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.822 r  s1/cnt_time_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.822    s1/cnt_time_reg[8]_i_1_n_5
    SLICE_X4Y9           FDCE                                         r  s1/cnt_time_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.080     2.494    s1/clk
    SLICE_X4Y9           FDCE                                         r  s1/cnt_time_reg[10]/C
                         clock pessimism             -0.423     2.072    
    SLICE_X4Y9           FDCE (Hold_fdce_C_D)         0.105     2.177    s1/cnt_time_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 s1/cnt_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/cnt_time_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.252ns (33.401%)  route 0.502ns (66.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.909     2.136    s1/clk
    SLICE_X4Y8           FDCE                                         r  s1/cnt_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.141     2.277 r  s1/cnt_time_reg[6]/Q
                         net (fo=1, routed)           0.502     2.779    s1/cnt_time_reg_n_0_[6]
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.890 r  s1/cnt_time_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.890    s1/cnt_time_reg[4]_i_1_n_5
    SLICE_X4Y8           FDCE                                         r  s1/cnt_time_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.154     2.568    s1/clk
    SLICE_X4Y8           FDCE                                         r  s1/cnt_time_reg[6]/C
                         clock pessimism             -0.433     2.136    
    SLICE_X4Y8           FDCE (Hold_fdce_C_D)         0.105     2.241    s1/cnt_time_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 s1/cnt_time_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/cnt_time_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.256ns (33.669%)  route 0.504ns (66.331%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.845     2.072    s1/clk
    SLICE_X4Y9           FDCE                                         r  s1/cnt_time_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.141     2.213 r  s1/cnt_time_reg[8]/Q
                         net (fo=1, routed)           0.504     2.717    s1/cnt_time_reg_n_0_[8]
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.832 r  s1/cnt_time_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.832    s1/cnt_time_reg[8]_i_1_n_7
    SLICE_X4Y9           FDCE                                         r  s1/cnt_time_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.080     2.494    s1/clk
    SLICE_X4Y9           FDCE                                         r  s1/cnt_time_reg[8]/C
                         clock pessimism             -0.423     2.072    
    SLICE_X4Y9           FDCE (Hold_fdce_C_D)         0.105     2.177    s1/cnt_time_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 s1/cnt_time_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/cnt_time_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.292ns (37.774%)  route 0.481ns (62.225%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.825     2.051    s1/clk
    SLICE_X4Y10          FDCE                                         r  s1/cnt_time_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141     2.192 r  s1/cnt_time_reg[12]/Q
                         net (fo=1, routed)           0.481     2.673    s1/cnt_time_reg_n_0_[12]
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.824 r  s1/cnt_time_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.824    s1/cnt_time_reg[12]_i_1_n_6
    SLICE_X4Y10          FDCE                                         r  s1/cnt_time_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.061     2.475    s1/clk
    SLICE_X4Y10          FDCE                                         r  s1/cnt_time_reg[13]/C
                         clock pessimism             -0.424     2.051    
    SLICE_X4Y10          FDCE (Hold_fdce_C_D)         0.105     2.156    s1/cnt_time_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 s1/cnt_time_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/cnt_time_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.292ns (37.594%)  route 0.485ns (62.406%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.909     2.136    s1/clk
    SLICE_X4Y8           FDCE                                         r  s1/cnt_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.141     2.277 r  s1/cnt_time_reg[4]/Q
                         net (fo=1, routed)           0.485     2.761    s1/cnt_time_reg_n_0_[4]
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.912 r  s1/cnt_time_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.912    s1/cnt_time_reg[4]_i_1_n_6
    SLICE_X4Y8           FDCE                                         r  s1/cnt_time_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.154     2.568    s1/clk
    SLICE_X4Y8           FDCE                                         r  s1/cnt_time_reg[5]/C
                         clock pessimism             -0.433     2.136    
    SLICE_X4Y8           FDCE (Hold_fdce_C_D)         0.105     2.241    s1/cnt_time_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 s1/cnt_time_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/cnt_time_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.285ns (36.407%)  route 0.498ns (63.593%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.845     2.072    s1/clk
    SLICE_X4Y9           FDCE                                         r  s1/cnt_time_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.141     2.213 r  s1/cnt_time_reg[10]/Q
                         net (fo=1, routed)           0.498     2.711    s1/cnt_time_reg_n_0_[10]
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.855 r  s1/cnt_time_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.855    s1/cnt_time_reg[8]_i_1_n_4
    SLICE_X4Y9           FDCE                                         r  s1/cnt_time_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.080     2.494    s1/clk
    SLICE_X4Y9           FDCE                                         r  s1/cnt_time_reg[11]/C
                         clock pessimism             -0.423     2.072    
    SLICE_X4Y9           FDCE (Hold_fdce_C_D)         0.105     2.177    s1/cnt_time_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 s1/cnt_time_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/cnt_time_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.252ns (32.071%)  route 0.534ns (67.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.825     2.051    s1/clk
    SLICE_X4Y10          FDCE                                         r  s1/cnt_time_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141     2.192 r  s1/cnt_time_reg[14]/Q
                         net (fo=1, routed)           0.534     2.726    s1/cnt_time_reg_n_0_[14]
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.837 r  s1/cnt_time_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.837    s1/cnt_time_reg[12]_i_1_n_5
    SLICE_X4Y10          FDCE                                         r  s1/cnt_time_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.061     2.475    s1/clk
    SLICE_X4Y10          FDCE                                         r  s1/cnt_time_reg[14]/C
                         clock pessimism             -0.424     2.051    
    SLICE_X4Y10          FDCE (Hold_fdce_C_D)         0.105     2.156    s1/cnt_time_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.681    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y13  s1/an_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y13  s1/an_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y13  s1/an_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y13  s1/an_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y7   s1/cnt_time_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y9   s1/cnt_time_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y9   s1/cnt_time_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y10  s1/cnt_time_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y10  s1/cnt_time_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y10  s1/cnt_time_reg[14]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13  s1/an_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13  s1/an_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13  s1/an_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13  s1/an_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y7   s1/cnt_time_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y7   s1/cnt_time_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y7   s1/cnt_time_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y7   s1/cnt_time_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y7   s1/cnt_time_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y9   s1/cnt_time_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y8   s1/cnt_time_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y8   s1/cnt_time_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y8   s1/cnt_time_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y8   s1/cnt_time_reg[7]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13  s1/an_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13  s1/an_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13  s1/an_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13  s1/an_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10  s1/cnt_time_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10  s1/cnt_time_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.287ns,  Total Violation        0.000ns
Hold  :            7  Failing Endpoints,  Worst Slack       -1.850ns,  Total Violation      -12.257ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 h1/nolabel_line39/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            s1/seg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.279ns  (logic 0.704ns (5.734%)  route 11.575ns (94.266%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        6.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638    -2.332    h1/nolabel_line39/clk_out1
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line39/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.456    -1.876 r  h1/nolabel_line39/Q_reg/Q
                         net (fo=5, routed)           6.388     4.512    h1/nolabel_line39/B
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.124     4.636 r  h1/nolabel_line39/seg[6]_i_3/O
                         net (fo=7, routed)           5.186     9.823    h1/nolabel_line39/seg_reg[2][0]
    SLICE_X3Y13          LUT6 (Prop_lut6_I2_O)        0.124     9.947 r  h1/nolabel_line39/seg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.947    s1/D[3]
    SLICE_X3Y13          FDPE                                         r  s1/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          3.016    14.404    s1/clk
    SLICE_X3Y13          FDPE                                         r  s1/seg_reg[3]/C
                         clock pessimism              0.000    14.404    
                         clock uncertainty           -0.202    14.202    
    SLICE_X3Y13          FDPE (Setup_fdpe_C_D)        0.031    14.233    s1/seg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 h1/nolabel_line39/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            s1/seg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.282ns  (logic 0.704ns (5.732%)  route 11.578ns (94.268%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        6.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638    -2.332    h1/nolabel_line39/clk_out1
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line39/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.456    -1.876 r  h1/nolabel_line39/Q_reg/Q
                         net (fo=5, routed)           6.388     4.512    h1/nolabel_line39/B
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.124     4.636 r  h1/nolabel_line39/seg[6]_i_3/O
                         net (fo=7, routed)           5.189     9.826    h1/nolabel_line41/seven_num0[1]
    SLICE_X2Y13          LUT6 (Prop_lut6_I3_O)        0.124     9.950 r  h1/nolabel_line41/seg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.950    s1/D[5]
    SLICE_X2Y13          FDPE                                         r  s1/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          3.016    14.404    s1/clk
    SLICE_X2Y13          FDPE                                         r  s1/seg_reg[5]/C
                         clock pessimism              0.000    14.404    
                         clock uncertainty           -0.202    14.202    
    SLICE_X2Y13          FDPE (Setup_fdpe_C_D)        0.081    14.283    s1/seg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.283    
                         arrival time                          -9.950    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 h1/nolabel_line39/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            s1/seg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.112ns  (logic 0.704ns (5.813%)  route 11.408ns (94.187%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        6.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638    -2.332    h1/nolabel_line39/clk_out1
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line39/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.456    -1.876 r  h1/nolabel_line39/Q_reg/Q
                         net (fo=5, routed)           6.388     4.512    h1/nolabel_line39/B
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.124     4.636 r  h1/nolabel_line39/seg[6]_i_3/O
                         net (fo=7, routed)           5.019     9.656    h1/nolabel_line41/seven_num0[1]
    SLICE_X3Y13          LUT6 (Prop_lut6_I1_O)        0.124     9.780 r  h1/nolabel_line41/seg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.780    s1/D[4]
    SLICE_X3Y13          FDPE                                         r  s1/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          3.016    14.404    s1/clk
    SLICE_X3Y13          FDPE                                         r  s1/seg_reg[4]/C
                         clock pessimism              0.000    14.404    
                         clock uncertainty           -0.202    14.202    
    SLICE_X3Y13          FDPE (Setup_fdpe_C_D)        0.031    14.233    s1/seg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  4.454    

Slack (MET) :             4.522ns  (required time - arrival time)
  Source:                 h1/nolabel_line39/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            s1/seg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.045ns  (logic 0.704ns (5.845%)  route 11.341ns (94.155%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        6.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638    -2.332    h1/nolabel_line39/clk_out1
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line39/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.456    -1.876 r  h1/nolabel_line39/Q_reg/Q
                         net (fo=5, routed)           6.388     4.512    h1/nolabel_line39/B
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.124     4.636 r  h1/nolabel_line39/seg[6]_i_3/O
                         net (fo=7, routed)           4.952     9.589    h1/nolabel_line38/Q_reg_1[0]
    SLICE_X3Y13          LUT6 (Prop_lut6_I5_O)        0.124     9.713 r  h1/nolabel_line38/seg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.713    s1/D[0]
    SLICE_X3Y13          FDPE                                         r  s1/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          3.016    14.404    s1/clk
    SLICE_X3Y13          FDPE                                         r  s1/seg_reg[0]/C
                         clock pessimism              0.000    14.404    
                         clock uncertainty           -0.202    14.202    
    SLICE_X3Y13          FDPE (Setup_fdpe_C_D)        0.032    14.234    s1/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.234    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  4.522    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 h1/nolabel_line39/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            s1/seg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.107ns  (logic 0.704ns (5.815%)  route 11.403ns (94.185%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        6.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.528ns = ( 14.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638    -2.332    h1/nolabel_line39/clk_out1
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line39/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.456    -1.876 r  h1/nolabel_line39/Q_reg/Q
                         net (fo=5, routed)           6.388     4.512    h1/nolabel_line39/B
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.124     4.636 r  h1/nolabel_line39/seg[6]_i_3/O
                         net (fo=7, routed)           5.014     9.651    h1/nolabel_line38/Q_reg_1[0]
    SLICE_X3Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.775 r  h1/nolabel_line38/seg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.775    s1/D[6]
    SLICE_X3Y11          FDPE                                         r  s1/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          3.140    14.528    s1/clk
    SLICE_X3Y11          FDPE                                         r  s1/seg_reg[6]/C
                         clock pessimism              0.000    14.528    
                         clock uncertainty           -0.202    14.326    
    SLICE_X3Y11          FDPE (Setup_fdpe_C_D)        0.029    14.355    s1/seg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.355    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 h1/nolabel_line39/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            s1/seg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.983ns  (logic 0.704ns (5.875%)  route 11.279ns (94.125%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        6.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638    -2.332    h1/nolabel_line39/clk_out1
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line39/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.456    -1.876 r  h1/nolabel_line39/Q_reg/Q
                         net (fo=5, routed)           6.388     4.512    h1/nolabel_line39/B
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.124     4.636 r  h1/nolabel_line39/seg[6]_i_3/O
                         net (fo=7, routed)           4.890     9.527    h1/nolabel_line39/seg_reg[2][0]
    SLICE_X3Y13          LUT6 (Prop_lut6_I1_O)        0.124     9.651 r  h1/nolabel_line39/seg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.651    s1/D[2]
    SLICE_X3Y13          FDPE                                         r  s1/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          3.016    14.404    s1/clk
    SLICE_X3Y13          FDPE                                         r  s1/seg_reg[2]/C
                         clock pessimism              0.000    14.404    
                         clock uncertainty           -0.202    14.202    
    SLICE_X3Y13          FDPE (Setup_fdpe_C_D)        0.029    14.231    s1/seg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.660ns  (required time - arrival time)
  Source:                 h1/nolabel_line39/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            s1/seg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.952ns  (logic 0.704ns (5.890%)  route 11.248ns (94.110%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        6.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638    -2.332    h1/nolabel_line39/clk_out1
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line39/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.456    -1.876 r  h1/nolabel_line39/Q_reg/Q
                         net (fo=5, routed)           6.388     4.512    h1/nolabel_line39/B
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.124     4.636 r  h1/nolabel_line39/seg[6]_i_3/O
                         net (fo=7, routed)           4.859     9.496    h1/nolabel_line40/Q_reg_1[1]
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.124     9.620 r  h1/nolabel_line40/seg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.620    s1/D[1]
    SLICE_X2Y13          FDPE                                         r  s1/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          3.016    14.404    s1/clk
    SLICE_X2Y13          FDPE                                         r  s1/seg_reg[1]/C
                         clock pessimism              0.000    14.404    
                         clock uncertainty           -0.202    14.202    
    SLICE_X2Y13          FDPE (Setup_fdpe_C_D)        0.077    14.279    s1/seg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.279    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  4.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.850ns  (arrival time - required time)
  Source:                 h1/nolabel_line41/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            s1/seg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 0.567ns (8.759%)  route 5.906ns (91.241%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        7.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    -2.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    -2.864    h1/nolabel_line41/clk_out1
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line41/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.367    -2.497 r  h1/nolabel_line41/Q_reg/Q
                         net (fo=5, routed)           2.313    -0.184    h1/nolabel_line41/D_0
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.100    -0.084 r  h1/nolabel_line41/seg[6]_i_4/O
                         net (fo=7, routed)           3.593     3.509    h1/nolabel_line40/Q_reg_1[2]
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.100     3.609 r  h1/nolabel_line40/seg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.609    s1/D[1]
    SLICE_X2Y13          FDPE                                         r  s1/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          3.469     4.928    s1/clk
    SLICE_X2Y13          FDPE                                         r  s1/seg_reg[1]/C
                         clock pessimism              0.000     4.928    
                         clock uncertainty            0.202     5.130    
    SLICE_X2Y13          FDPE (Hold_fdpe_C_D)         0.330     5.460    s1/seg_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.460    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                 -1.850    

Slack (VIOLATED) :        -1.801ns  (arrival time - required time)
  Source:                 h1/nolabel_line41/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            s1/seg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.462ns  (logic 0.567ns (8.774%)  route 5.895ns (91.226%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        7.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    -2.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    -2.864    h1/nolabel_line41/clk_out1
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line41/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.367    -2.497 r  h1/nolabel_line41/Q_reg/Q
                         net (fo=5, routed)           2.313    -0.184    h1/nolabel_line41/D_0
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.100    -0.084 r  h1/nolabel_line41/seg[6]_i_4/O
                         net (fo=7, routed)           3.582     3.498    h1/nolabel_line39/seven_num0[2]
    SLICE_X3Y13          LUT6 (Prop_lut6_I5_O)        0.100     3.598 r  h1/nolabel_line39/seg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.598    s1/D[3]
    SLICE_X3Y13          FDPE                                         r  s1/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          3.469     4.928    s1/clk
    SLICE_X3Y13          FDPE                                         r  s1/seg_reg[3]/C
                         clock pessimism              0.000     4.928    
                         clock uncertainty            0.202     5.130    
    SLICE_X3Y13          FDPE (Hold_fdpe_C_D)         0.270     5.400    s1/seg_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.400    
                         arrival time                           3.598    
  -------------------------------------------------------------------
                         slack                                 -1.801    

Slack (VIOLATED) :        -1.798ns  (arrival time - required time)
  Source:                 h1/nolabel_line41/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            s1/seg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.464ns  (logic 0.567ns (8.771%)  route 5.897ns (91.229%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        7.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    -2.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    -2.864    h1/nolabel_line41/clk_out1
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line41/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.367    -2.497 r  h1/nolabel_line41/Q_reg/Q
                         net (fo=5, routed)           2.313    -0.184    h1/nolabel_line41/D_0
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.100    -0.084 r  h1/nolabel_line41/seg[6]_i_4/O
                         net (fo=7, routed)           3.584     3.500    h1/nolabel_line39/seven_num0[2]
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.100     3.600 r  h1/nolabel_line39/seg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.600    s1/D[2]
    SLICE_X3Y13          FDPE                                         r  s1/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          3.469     4.928    s1/clk
    SLICE_X3Y13          FDPE                                         r  s1/seg_reg[2]/C
                         clock pessimism              0.000     4.928    
                         clock uncertainty            0.202     5.130    
    SLICE_X3Y13          FDPE (Hold_fdpe_C_D)         0.269     5.399    s1/seg_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.399    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                 -1.798    

Slack (VIOLATED) :        -1.752ns  (arrival time - required time)
  Source:                 h1/nolabel_line100/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            s1/seg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 0.567ns (8.624%)  route 6.008ns (91.376%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        7.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    -2.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    -2.864    h1/nolabel_line100/clk_out1
    SLICE_X0Y3           FDCE                                         r  h1/nolabel_line100/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.367    -2.497 r  h1/nolabel_line100/Q_reg/Q
                         net (fo=11, routed)          2.438    -0.059    h1/nolabel_line38/Q_reg_0
    SLICE_X2Y4           LUT3 (Prop_lut3_I1_O)        0.100     0.041 r  h1/nolabel_line38/seg[6]_i_2/O
                         net (fo=7, routed)           3.570     3.610    h1/nolabel_line41/seven_num0[0]
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.100     3.710 r  h1/nolabel_line41/seg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.710    s1/D[5]
    SLICE_X2Y13          FDPE                                         r  s1/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          3.469     4.928    s1/clk
    SLICE_X2Y13          FDPE                                         r  s1/seg_reg[5]/C
                         clock pessimism              0.000     4.928    
                         clock uncertainty            0.202     5.130    
    SLICE_X2Y13          FDPE (Hold_fdpe_C_D)         0.333     5.463    s1/seg_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.463    
                         arrival time                           3.710    
  -------------------------------------------------------------------
                         slack                                 -1.752    

Slack (VIOLATED) :        -1.702ns  (arrival time - required time)
  Source:                 h1/nolabel_line41/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            s1/seg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 0.567ns (8.453%)  route 6.140ns (91.547%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        7.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.074ns
    Source Clock Delay      (SCD):    -2.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    -2.864    h1/nolabel_line41/clk_out1
    SLICE_X3Y4           FDCE                                         r  h1/nolabel_line41/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.367    -2.497 r  h1/nolabel_line41/Q_reg/Q
                         net (fo=5, routed)           2.313    -0.184    h1/nolabel_line41/D_0
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.100    -0.084 r  h1/nolabel_line41/seg[6]_i_4/O
                         net (fo=7, routed)           3.827     3.743    h1/nolabel_line38/Q_reg_1[2]
    SLICE_X3Y11          LUT6 (Prop_lut6_I3_O)        0.100     3.843 r  h1/nolabel_line38/seg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.843    s1/D[6]
    SLICE_X3Y11          FDPE                                         r  s1/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          3.616     5.074    s1/clk
    SLICE_X3Y11          FDPE                                         r  s1/seg_reg[6]/C
                         clock pessimism              0.000     5.074    
                         clock uncertainty            0.202     5.276    
    SLICE_X3Y11          FDPE (Hold_fdpe_C_D)         0.269     5.545    s1/seg_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.545    
                         arrival time                           3.843    
  -------------------------------------------------------------------
                         slack                                 -1.702    

Slack (VIOLATED) :        -1.678ns  (arrival time - required time)
  Source:                 h1/nolabel_line100/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            s1/seg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 0.567ns (8.610%)  route 6.019ns (91.390%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        7.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    -2.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    -2.864    h1/nolabel_line100/clk_out1
    SLICE_X0Y3           FDCE                                         r  h1/nolabel_line100/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.367    -2.497 r  h1/nolabel_line100/Q_reg/Q
                         net (fo=11, routed)          2.438    -0.059    h1/nolabel_line38/Q_reg_0
    SLICE_X2Y4           LUT3 (Prop_lut3_I1_O)        0.100     0.041 r  h1/nolabel_line38/seg[6]_i_2/O
                         net (fo=7, routed)           3.581     3.621    h1/nolabel_line41/seven_num0[0]
    SLICE_X3Y13          LUT6 (Prop_lut6_I3_O)        0.100     3.721 r  h1/nolabel_line41/seg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.721    s1/D[4]
    SLICE_X3Y13          FDPE                                         r  s1/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          3.469     4.928    s1/clk
    SLICE_X3Y13          FDPE                                         r  s1/seg_reg[4]/C
                         clock pessimism              0.000     4.928    
                         clock uncertainty            0.202     5.130    
    SLICE_X3Y13          FDPE (Hold_fdpe_C_D)         0.270     5.400    s1/seg_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.400    
                         arrival time                           3.721    
  -------------------------------------------------------------------
                         slack                                 -1.678    

Slack (VIOLATED) :        -1.675ns  (arrival time - required time)
  Source:                 h1/nolabel_line100/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            s1/seg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 0.567ns (8.605%)  route 6.023ns (91.395%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        7.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    -2.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    ck0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  ck0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    -2.864    h1/nolabel_line100/clk_out1
    SLICE_X0Y3           FDCE                                         r  h1/nolabel_line100/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.367    -2.497 r  h1/nolabel_line100/Q_reg/Q
                         net (fo=11, routed)          2.438    -0.059    h1/nolabel_line38/Q_reg_0
    SLICE_X2Y4           LUT3 (Prop_lut3_I1_O)        0.100     0.041 r  h1/nolabel_line38/seg[6]_i_2/O
                         net (fo=7, routed)           3.585     3.625    h1/nolabel_line38/seven_num0[0]
    SLICE_X3Y13          LUT6 (Prop_lut6_I2_O)        0.100     3.725 r  h1/nolabel_line38/seg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.725    s1/D[0]
    SLICE_X3Y13          FDPE                                         r  s1/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          3.469     4.928    s1/clk
    SLICE_X3Y13          FDPE                                         r  s1/seg_reg[0]/C
                         clock pessimism              0.000     4.928    
                         clock uncertainty            0.202     5.130    
    SLICE_X3Y13          FDPE (Hold_fdpe_C_D)         0.271     5.401    s1/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.401    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                 -1.675    





