// Seed: 3123401915
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  inout id_2;
  inout id_1;
  always id_1 = 1'b0;
  assign id_3 = id_1;
  assign id_2 = id_2;
endmodule
`endcelldefine
