{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666287385707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666287385707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 11:36:25 2022 " "Processing started: Thu Oct 20 11:36:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666287385707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666287385707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clockmod2 -c clockmod2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off clockmod2 -c clockmod2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666287385707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666287386177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666287386177 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clockmod2.bdf 1 1 " "Using design file clockmod2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clockmod2 " "Found entity 1: clockmod2" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666287393235 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666287393235 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clockmod2 " "Elaborating entity \"clockmod2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666287393235 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR8 inst17 " "Block or symbol \"OR8\" of instance \"inst17\" overlaps another block or symbol" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 376 2936 3000 520 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1666287393244 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split_out inst13 " "Block or symbol \"bus_split_out\" of instance \"inst13\" overlaps another block or symbol" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 304 2040 2184 608 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1666287393244 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 1536 5312 5328 1712 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1666287393245 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 216 5304 5320 384 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1666287393246 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "s0 " "Pin \"s0\" not connected" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 112 288 304 280 "s0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1666287393246 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "s1 " "Pin \"s1\" not connected" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 104 264 280 272 "s1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1666287393246 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "s2 " "Pin \"s2\" not connected" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 104 240 256 272 "s2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1666287393246 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "s3 " "Pin \"s3\" not connected" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 112 216 232 280 "s3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1666287393246 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split.vhd 2 1 " "Using design file bus_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split-LogicFunc " "Found design unit 1: bus_split-LogicFunc" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666287393641 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split " "Found entity 1: bus_split" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666287393641 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666287393641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split bus_split:inst10 " "Elaborating entity \"bus_split\" for hierarchy \"bus_split:inst10\"" {  } { { "clockmod2.bdf" "inst10" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 360 2776 2920 664 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666287393641 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_or.vhd 2 1 " "Using design file b16_or.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_or-LogicFunc " "Found design unit 1: b16_or-LogicFunc" {  } { { "b16_or.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16_or.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666287393651 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_or " "Found entity 1: b16_or" {  } { { "b16_or.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16_or.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666287393651 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666287393651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_or b16_or:inst14 " "Elaborating entity \"b16_or\" for hierarchy \"b16_or:inst14\"" {  } { { "clockmod2.bdf" "inst14" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 360 2584 2744 440 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666287393651 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16w_and.vhd 2 1 " "Using design file b16w_and.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16w_and-LogicFunc " "Found design unit 1: b16w_and-LogicFunc" {  } { { "b16w_and.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16w_and.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666287393661 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16w_and " "Found entity 1: b16w_and" {  } { { "b16w_and.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16w_and.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666287393661 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666287393661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16w_and b16w_and:inst11 " "Elaborating entity \"b16w_and\" for hierarchy \"b16w_and:inst11\"" {  } { { "clockmod2.bdf" "inst11" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 304 2352 2528 384 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666287393661 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_out.vhd 2 1 " "Using design file bus_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split_out-LogicFunc " "Found design unit 1: bus_split_out-LogicFunc" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666287393671 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split_out " "Found entity 1: bus_split_out" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666287393671 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666287393671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_out bus_split_out:inst13 " "Elaborating entity \"bus_split_out\" for hierarchy \"bus_split_out:inst13\"" {  } { { "clockmod2.bdf" "inst13" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 304 2040 2184 608 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666287393671 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_32.vhd 2 1 " "Using design file bus_split_32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split_32-LogicFunc " "Found design unit 1: bus_split_32-LogicFunc" {  } { { "bus_split_32.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_32.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666287393681 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split_32 " "Found entity 1: bus_split_32" {  } { { "bus_split_32.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666287393681 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666287393681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_32 bus_split_32:inst1 " "Elaborating entity \"bus_split_32\" for hierarchy \"bus_split_32:inst1\"" {  } { { "clockmod2.bdf" "inst1" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 304 744 896 864 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666287393681 ""}
{ "Warning" "WSGN_SEARCH_FILE" "count.vhd 2 1 " "Using design file count.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count-SYN " "Found design unit 1: count-SYN" {  } { { "count.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/count.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666287393691 ""} { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/count.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666287393691 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666287393691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:inst " "Elaborating entity \"count\" for hierarchy \"count:inst\"" {  } { { "clockmod2.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 296 568 712 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666287393691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter count:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"count:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count.vhd" "LPM_COUNTER_component" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/count.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666287393743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "count:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"count:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/count.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666287393743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "count:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"count:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666287393743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666287393743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666287393743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666287393743 ""}  } { { "count.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/count.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666287393743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_djh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djh " "Found entity 1: cntr_djh" {  } { { "db/cntr_djh.tdf" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/db/cntr_djh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666287393784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666287393784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_djh count:inst\|lpm_counter:LPM_COUNTER_component\|cntr_djh:auto_generated " "Elaborating entity \"cntr_djh\" for hierarchy \"count:inst\|lpm_counter:LPM_COUNTER_component\|cntr_djh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666287393784 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_en.vhd 2 1 " "Using design file b16_en.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_en-LogicFunc " "Found design unit 1: b16_en-LogicFunc" {  } { { "b16_en.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16_en.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666287393794 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_en " "Found entity 1: b16_en" {  } { { "b16_en.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16_en.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666287393794 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666287393794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_en b16_en:inst8 " "Elaborating entity \"b16_en\" for hierarchy \"b16_en:inst8\"" {  } { { "clockmod2.bdf" "inst8" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 3368 2200 2360 3448 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666287393794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC38 DEC38:inst85 " "Elaborating entity \"DEC38\" for hierarchy \"DEC38:inst85\"" {  } { { "clockmod2.bdf" "inst85" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 3640 1184 1288 3800 "inst85" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666287393804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DEC38:inst85 " "Elaborated megafunction instantiation \"DEC38:inst85\"" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 3640 1184 1288 3800 "inst85" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666287393804 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eightbitff.bdf 1 1 " "Using design file eightbitff.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eightbitff " "Found entity 1: eightbitff" {  } { { "eightbitff.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/eightbitff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666287393814 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666287393814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbitff eightbitff:inst15 " "Elaborating entity \"eightbitff\" for hierarchy \"eightbitff:inst15\"" {  } { { "clockmod2.bdf" "inst15" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 4872 1256 1432 4968 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666287393814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74154 74154:inst24 " "Elaborating entity \"74154\" for hierarchy \"74154:inst24\"" {  } { { "clockmod2.bdf" "inst24" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 1544 1112 1232 1832 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666287393834 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74154:inst24 " "Elaborated megafunction instantiation \"74154:inst24\"" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 1544 1112 1232 1832 "inst24" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666287393844 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "generalc GND " "Pin \"generalc\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 1536 5312 5328 1712 "generalc" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|generalc"} { "Warning" "WMLS_MLS_STUCK_PIN" "current_clock_speed\[15\] GND " "Pin \"current_clock_speed\[15\]\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 80 184 200 304 "current_clock_speed\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|current_clock_speed[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "current_clock_speed\[14\] GND " "Pin \"current_clock_speed\[14\]\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 80 184 200 304 "current_clock_speed\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|current_clock_speed[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "current_clock_speed\[13\] GND " "Pin \"current_clock_speed\[13\]\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 80 184 200 304 "current_clock_speed\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|current_clock_speed[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "current_clock_speed\[12\] GND " "Pin \"current_clock_speed\[12\]\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 80 184 200 304 "current_clock_speed\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|current_clock_speed[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "current_clock_speed\[11\] GND " "Pin \"current_clock_speed\[11\]\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 80 184 200 304 "current_clock_speed\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|current_clock_speed[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "current_clock_speed\[10\] GND " "Pin \"current_clock_speed\[10\]\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 80 184 200 304 "current_clock_speed\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|current_clock_speed[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "current_clock_speed\[9\] GND " "Pin \"current_clock_speed\[9\]\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 80 184 200 304 "current_clock_speed\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|current_clock_speed[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "current_clock_speed\[8\] GND " "Pin \"current_clock_speed\[8\]\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 80 184 200 304 "current_clock_speed\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|current_clock_speed[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enableset1\[15\] GND " "Pin \"enableset1\[15\]\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 136 464 480 312 "enableset1\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|enableset1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enableset1\[14\] GND " "Pin \"enableset1\[14\]\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 136 464 480 312 "enableset1\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|enableset1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enableset1\[13\] GND " "Pin \"enableset1\[13\]\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 136 464 480 312 "enableset1\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|enableset1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enableset1\[12\] GND " "Pin \"enableset1\[12\]\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 136 464 480 312 "enableset1\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|enableset1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enableset1\[11\] GND " "Pin \"enableset1\[11\]\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 136 464 480 312 "enableset1\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|enableset1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enableset1\[10\] GND " "Pin \"enableset1\[10\]\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 136 464 480 312 "enableset1\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|enableset1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enableset1\[9\] GND " "Pin \"enableset1\[9\]\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 136 464 480 312 "enableset1\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|enableset1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enableset1\[8\] GND " "Pin \"enableset1\[8\]\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 136 464 480 312 "enableset1\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|enableset1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enableset2\[15\] GND " "Pin \"enableset2\[15\]\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 136 384 400 312 "enableset2\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|enableset2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enableset2\[14\] GND " "Pin \"enableset2\[14\]\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 136 384 400 312 "enableset2\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|enableset2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enableset2\[13\] GND " "Pin \"enableset2\[13\]\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 136 384 400 312 "enableset2\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|enableset2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enableset2\[12\] GND " "Pin \"enableset2\[12\]\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 136 384 400 312 "enableset2\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|enableset2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enableset2\[11\] GND " "Pin \"enableset2\[11\]\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 136 384 400 312 "enableset2\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|enableset2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enableset2\[10\] GND " "Pin \"enableset2\[10\]\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 136 384 400 312 "enableset2\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|enableset2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enableset2\[9\] GND " "Pin \"enableset2\[9\]\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 136 384 400 312 "enableset2\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|enableset2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enableset2\[8\] GND " "Pin \"enableset2\[8\]\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 136 384 400 312 "enableset2\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|enableset2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "frequency_set\[15\] GND " "Pin \"frequency_set\[15\]\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 80 320 336 272 "frequency_set\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|frequency_set[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "frequency_set\[14\] GND " "Pin \"frequency_set\[14\]\" is stuck at GND" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 80 320 336 272 "frequency_set\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666287394214 "|clockmod2|frequency_set[14]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666287394214 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666287394271 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666287394420 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666287394541 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666287394541 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_reg_input\[15\] " "No output dependent on input pin \"clock_reg_input\[15\]\"" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 64 128 144 264 "clock_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666287394601 "|clockmod2|clock_reg_input[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_reg_input\[14\] " "No output dependent on input pin \"clock_reg_input\[14\]\"" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 64 128 144 264 "clock_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666287394601 "|clockmod2|clock_reg_input[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_reg_input\[13\] " "No output dependent on input pin \"clock_reg_input\[13\]\"" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 64 128 144 264 "clock_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666287394601 "|clockmod2|clock_reg_input[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_reg_input\[12\] " "No output dependent on input pin \"clock_reg_input\[12\]\"" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 64 128 144 264 "clock_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666287394601 "|clockmod2|clock_reg_input[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_reg_input\[11\] " "No output dependent on input pin \"clock_reg_input\[11\]\"" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 64 128 144 264 "clock_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666287394601 "|clockmod2|clock_reg_input[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_reg_input\[10\] " "No output dependent on input pin \"clock_reg_input\[10\]\"" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 64 128 144 264 "clock_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666287394601 "|clockmod2|clock_reg_input[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_reg_input\[9\] " "No output dependent on input pin \"clock_reg_input\[9\]\"" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 64 128 144 264 "clock_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666287394601 "|clockmod2|clock_reg_input[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "generala " "No output dependent on input pin \"generala\"" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 216 5304 5320 384 "generala" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666287394601 "|clockmod2|generala"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s0 " "No output dependent on input pin \"s0\"" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 112 288 304 280 "s0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666287394601 "|clockmod2|s0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s1 " "No output dependent on input pin \"s1\"" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 104 264 280 272 "s1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666287394601 "|clockmod2|s1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s2 " "No output dependent on input pin \"s2\"" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 104 240 256 272 "s2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666287394601 "|clockmod2|s2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s3 " "No output dependent on input pin \"s3\"" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 112 216 232 280 "s3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666287394601 "|clockmod2|s3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666287394601 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666287394601 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666287394601 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666287394601 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666287394601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666287394621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 11:36:34 2022 " "Processing ended: Thu Oct 20 11:36:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666287394621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666287394621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666287394621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666287394621 ""}
