

================================================================
== Synthesis Summary Report of 'divider'
================================================================
+ General Information: 
    * Date:           Sat Mar 16 05:46:51 2024
    * Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
    * Project:        BOB
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvf1517-3-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+----------+-----------+------------+-----+
    |  Modules  | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |          |           |            |     |
    |  & Loops  | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF    |     LUT    | URAM|
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+----------+-----------+------------+-----+
    |+ divider  |     -|  0.13|        3|  30.000|         -|        4|     -|        no|     -|  11 (~0%)|  313 (~0%)|  1455 (~0%)|    -|
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+----------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| ap_return |         | out       | 96       |
| input_r   | ap_none | in        | 64       |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+
| Argument | Direction |
+----------+-----------+
| input    | in        |
| return   | out       |
+----------+-----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| input    | input_r      | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------+-----+--------+------------+-----+--------+---------+
| Name                     | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+--------------------------+-----+--------+------------+-----+--------+---------+
| + divider                | 11  |        |            |     |        |         |
|   LUTS16_fu_674_p2       |     |        | LUTS16     | add | fabric | 0       |
|   LUTS16_1_fu_714_p2     |     |        | LUTS16_1   | add | fabric | 0       |
|   ret_val_fu_756_p2      |     |        | ret_val    | add | fabric | 0       |
|   sub_ln36_fu_797_p2     |     |        | sub_ln36   | sub | fabric | 0       |
|   mul_32ns_32s_64_1_1_U1 | 4   |        | mul_ln36   | mul | auto   | 0       |
|   mul_64s_16ns_80_1_1_U3 | 4   |        | mul_ln37   | mul | auto   | 0       |
|   add_ln37_fu_839_p2     |     |        | add_ln37   | add | fabric | 0       |
|   sub_ln38_fu_866_p2     |     |        | sub_ln38   | sub | fabric | 0       |
|   sub_ln38_1_fu_880_p2   |     |        | sub_ln38_1 | sub | fabric | 0       |
|   mul_32s_32s_32_1_1_U2  | 3   |        | mul_ln39   | mul | auto   | 0       |
|   tmp2_fu_927_p2         |     |        | tmp2       | sub | fabric | 0       |
|   quotient_2_fu_941_p2   |     |        | quotient_2 | add | fabric | 0       |
|   add_ln42_fu_948_p2     |     |        | add_ln42   | add | fabric | 0       |
+--------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+------------+--------+------+------+------+--------+----------+------+---------+------------------+
| Name       | Usage  | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|            |        |      |      |      |        |          |      |         | Banks            |
+------------+--------+------+------+------+--------+----------+------+---------+------------------+
| + divider  |        |      | 0    | 0    |        |          |      |         |                  |
|   divLUT_U | rom_1p |      |      |      |        | divLUT   | auto | 1       | 16, 32, 1        |
+------------+--------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------+-----------------+-----------------------------------+
| Type   | Options         | Location                          |
+--------+-----------------+-----------------------------------+
| top    | name=DESIGN_TOP | div.cpp:8 in divider              |
| unroll |                 | div.cpp:90 in leading_zero_count  |
| inline | recursive       | div.cpp:92 in leading_zero_count  |
| unroll |                 | div.cpp:102 in leading_zero_count |
+--------+-----------------+-----------------------------------+


