Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/projects/flash_configuration/hw/pcores/" "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/contrib/pcores/" "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/" "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/" "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vtx240tff1759-2
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../hdl/system.v" in library work
Module <system> compiled
Module <axi_interconnect_0_wrapper> compiled
Module <microblaze_0_wrapper> compiled
Module <microblaze_0_ilmb_wrapper> compiled
Module <microblaze_0_dlmb_wrapper> compiled
Module <microblaze_0_i_bram_ctrl_wrapper> compiled
Module <microblaze_0_d_bram_ctrl_wrapper> compiled
Module <microblaze_0_bram_block_wrapper> compiled
Module <reset_0_wrapper> compiled
Module <rs232_uart_1_wrapper> compiled
Module <clock_generator_0_wrapper> compiled
Module <dma_0_wrapper> compiled
Module <axi_emc_0_wrapper> compiled
Module <axi_cfg_fpga_0_wrapper> compiled
No errors in compilation
Analysis of file <"system_xst.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <system> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <system>.
Module <system> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_0> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_0> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_0> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_0> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_0> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_0> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_0> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_1> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_1> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_1> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_1> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_1> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_1> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_1> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_2> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_2> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_2> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_2> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_2> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_2> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_2> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_3> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_3> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_3> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_3> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_3> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_3> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_3> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_4> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_4> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_4> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_4> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_4> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_4> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_4> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_5> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_5> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_5> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_5> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_5> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_5> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_5> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_6> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_6> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_6> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_6> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_6> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_6> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_6> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_7> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_7> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_7> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_7> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_7> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_7> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_7> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_8> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_8> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_8> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_8> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_8> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_8> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_8> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_9> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_9> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_9> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_9> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_9> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_9> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_9> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_10> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_10> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_10> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_10> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_10> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_10> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_10> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_11> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_11> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_11> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_11> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_11> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_11> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_11> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_12> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_12> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_12> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_12> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_12> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_12> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_12> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_13> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_13> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_13> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_13> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_13> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_13> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_13> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_14> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_14> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_14> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_14> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_14> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_14> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_14> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_15> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_15> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_15> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_15> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_15> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_15> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_15> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_16> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_16> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_16> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_16> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_16> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_16> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_16> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_17> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_17> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_17> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_17> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_17> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_17> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_17> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_18> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_18> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_18> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_18> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_18> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_18> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_18> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_19> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_19> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_19> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_19> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_19> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_19> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_19> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_20> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_20> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_20> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_20> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_20> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_20> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_20> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_21> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_21> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_21> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_21> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_21> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_21> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_21> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_22> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_22> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_22> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_22> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_22> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_22> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_22> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_23> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_23> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_23> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_23> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_23> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_23> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_23> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_24> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_24> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_24> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_24> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_24> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_24> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_24> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_25> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_25> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_25> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_25> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_25> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_25> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_25> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_26> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_26> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_26> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_26> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_26> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_26> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_26> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_27> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_27> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_27> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_27> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_27> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_27> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_27> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_28> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_28> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_28> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_28> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_28> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_28> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_28> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_29> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_29> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_29> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_29> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_29> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_29> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_29> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_30> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_30> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_30> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_30> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_30> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_30> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_30> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_31> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_31> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_31> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_31> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_31> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_31> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_31> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_32> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_32> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_32> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_32> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_32> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_32> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_32> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <RS232_Uart_1> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_cfg_fpga_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_emc_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_interconnect_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <dma_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_bram_block> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_d_bram_ctrl> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_dlmb> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_i_bram_ctrl> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_ilmb> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <reset_0> in unit <system>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "../hdl/system.v".
WARNING:Xst:646 - Signal <pgassign5<31:26>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign5<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_S_RLAST<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_S_RID<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_S_BID<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <axi_interconnect_0_S_AWLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <axi_interconnect_0_S_ARLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <axi_interconnect_0_S_ARESETN<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_WLAST<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_WLAST<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWSIZE<11:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWSIZE<5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWPROT<11:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWPROT<5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWLOCK<7:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWLOCK<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWLEN<31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWLEN<15:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWID<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWID<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWCACHE<15:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWCACHE<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWBURST<7:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWBURST<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARSIZE<11:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARSIZE<5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARPROT<11:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARPROT<5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARLOCK<7:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARLOCK<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARLEN<31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARLEN<15:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARID<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARID<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARCACHE<15:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARCACHE<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARBURST<7:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARBURST<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/axi_interconnect_0_wrapper.ngc>.
Reading core <../implementation/microblaze_0_wrapper.ngc>.
Reading core <../implementation/microblaze_0_ilmb_wrapper.ngc>.
Reading core <../implementation/microblaze_0_dlmb_wrapper.ngc>.
Reading core <../implementation/microblaze_0_i_bram_ctrl_wrapper.ngc>.
Reading core <../implementation/microblaze_0_d_bram_ctrl_wrapper.ngc>.
Reading core <../implementation/microblaze_0_bram_block_wrapper.ngc>.
Reading core <../implementation/reset_0_wrapper.ngc>.
Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/dma_0_wrapper.ngc>.
Reading core <../implementation/axi_emc_0_wrapper.ngc>.
Reading core <../implementation/axi_cfg_fpga_0_wrapper.ngc>.
Loading core <axi_interconnect_0_wrapper> for timing and area information for instance <axi_interconnect_0>.
Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <microblaze_0_ilmb_wrapper> for timing and area information for instance <microblaze_0_ilmb>.
Loading core <microblaze_0_dlmb_wrapper> for timing and area information for instance <microblaze_0_dlmb>.
Loading core <microblaze_0_i_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_i_bram_ctrl>.
Loading core <microblaze_0_d_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_d_bram_ctrl>.
Loading core <microblaze_0_bram_block_wrapper> for timing and area information for instance <microblaze_0_bram_block>.
Loading core <reset_0_wrapper> for timing and area information for instance <reset_0>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <dma_0_wrapper> for timing and area information for instance <dma_0>.
Loading core <axi_emc_0_wrapper> for timing and area information for instance <axi_emc_0>.
Loading core <axi_cfg_fpga_0_wrapper> for timing and area information for instance <axi_cfg_fpga_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_fifo_bram of type RAMB36SDP has been replaced by RAMB36SDP_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_3 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_2 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_1 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_3 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_2 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_1 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> in Unit <axi_interconnect_0> is equivalent to the following 5 FFs/Latches : <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> in Unit <axi_interconnect_0> is equivalent to the following 5 FFs/Latches : <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_resync_0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down1> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_305> in Unit <u_cfg> is equivalent to the following 4 FFs/Latches : <rd_data_lo_ret_680> <rd_data_lo_ret_686> <rd_data_lo_ret_692> <rd_data_lo_ret_698> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_306> in Unit <u_cfg> is equivalent to the following 4 FFs/Latches : <rd_data_lo_ret_681> <rd_data_lo_ret_687> <rd_data_lo_ret_693> <rd_data_lo_ret_699> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_216> in Unit <u_cfg> is equivalent to the following 18 FFs/Latches : <rd_data_lo_ret_180> <rd_data_lo_ret_579> <rd_data_lo_ret_585> <rd_data_lo_ret_591> <rd_data_lo_ret_597> <rd_data_lo_ret_603> <rd_data_lo_ret_609> <rd_data_lo_ret_615> <rd_data_lo_ret_621> <rd_data_lo_ret_627> <rd_data_lo_ret_633> <rd_data_lo_ret_639> <rd_data_lo_ret_645> <rd_data_lo_ret_651> <rd_data_lo_ret_657> <rd_data_lo_ret_663> <rd_data_lo_ret_669> <rd_data_lo_ret_675> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_331> in Unit <u_cfg> is equivalent to the following 14 FFs/Latches : <rd_data_lo_ret_495> <rd_data_lo_ret_501> <rd_data_lo_ret_507> <rd_data_lo_ret_513> <rd_data_lo_ret_519> <rd_data_lo_ret_525> <rd_data_lo_ret_531> <rd_data_lo_ret_537> <rd_data_lo_ret_543> <rd_data_lo_ret_549> <rd_data_lo_ret_555> <rd_data_lo_ret_561> <rd_data_lo_ret_567> <rd_data_lo_ret_573> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_30> in Unit <u_cfg> is equivalent to the following 30 FFs/Latches : <rd_data_lo_ret_66> <rd_data_lo_ret_108> <rd_data_lo_ret_144> <rd_data_lo_ret_174> <rd_data_lo_ret_221> <rd_data_lo_ret_233> <rd_data_lo_ret_245> <rd_data_lo_ret_257> <rd_data_lo_ret_269> <rd_data_lo_ret_281> <rd_data_lo_ret_293> <rd_data_lo_ret_312> <rd_data_lo_ret_324> <rd_data_lo_ret_337> <rd_data_lo_ret_349> <rd_data_lo_ret_361> <rd_data_lo_ret_372> <rd_data_lo_ret_384> <rd_data_lo_ret_396> <rd_data_lo_ret_408> <rd_data_lo_ret_420> <rd_data_lo_ret_432> <rd_data_lo_ret_444> <rd_data_lo_ret_456> <rd_data_lo_ret_465> <rd_data_lo_ret_471> <rd_data_lo_ret_477> <rd_data_lo_ret_483> <rd_data_lo_ret_489> <rd_data_lo_ret_674> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_1> in Unit <u_cfg> is equivalent to the following 3 FFs/Latches : <rd_data_lo_ret_682> <rd_data_lo_ret_688> <rd_data_lo_ret_694> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_195> in Unit <u_cfg> is equivalent to the following 14 FFs/Latches : <rd_data_lo_ret_496> <rd_data_lo_ret_502> <rd_data_lo_ret_508> <rd_data_lo_ret_514> <rd_data_lo_ret_520> <rd_data_lo_ret_526> <rd_data_lo_ret_532> <rd_data_lo_ret_538> <rd_data_lo_ret_544> <rd_data_lo_ret_550> <rd_data_lo_ret_556> <rd_data_lo_ret_562> <rd_data_lo_ret_568> <rd_data_lo_ret_574> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_200> in Unit <u_cfg> is equivalent to the following 30 FFs/Latches : <rd_data_lo_ret_373> <rd_data_lo_ret_385> <rd_data_lo_ret_397> <rd_data_lo_ret_409> <rd_data_lo_ret_421> <rd_data_lo_ret_433> <rd_data_lo_ret_445> <rd_data_lo_ret_457> <rd_data_lo_ret_466> <rd_data_lo_ret_472> <rd_data_lo_ret_478> <rd_data_lo_ret_484> <rd_data_lo_ret_490> <rd_data_lo_ret_580> <rd_data_lo_ret_586> <rd_data_lo_ret_592> <rd_data_lo_ret_598> <rd_data_lo_ret_604> <rd_data_lo_ret_610> <rd_data_lo_ret_616> <rd_data_lo_ret_622> <rd_data_lo_ret_628> <rd_data_lo_ret_634> <rd_data_lo_ret_640> <rd_data_lo_ret_646> <rd_data_lo_ret_652> <rd_data_lo_ret_658> <rd_data_lo_ret_664> <rd_data_lo_ret_670> <rd_data_lo_ret_676> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_199> in Unit <u_cfg> is equivalent to the following 16 FFs/Latches : <rd_data_lo_ret_578> <rd_data_lo_ret_584> <rd_data_lo_ret_590> <rd_data_lo_ret_596> <rd_data_lo_ret_602> <rd_data_lo_ret_608> <rd_data_lo_ret_614> <rd_data_lo_ret_620> <rd_data_lo_ret_626> <rd_data_lo_ret_632> <rd_data_lo_ret_638> <rd_data_lo_ret_644> <rd_data_lo_ret_650> <rd_data_lo_ret_656> <rd_data_lo_ret_662> <rd_data_lo_ret_668> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_194> in Unit <u_cfg> is equivalent to the following 30 FFs/Latches : <rd_data_lo_ret_24> <rd_data_lo_ret_60> <rd_data_lo_ret_96> <rd_data_lo_ret_138> <rd_data_lo_ret_215> <rd_data_lo_ret_229> <rd_data_lo_ret_241> <rd_data_lo_ret_253> <rd_data_lo_ret_265> <rd_data_lo_ret_277> <rd_data_lo_ret_289> <rd_data_lo_ret_311> <rd_data_lo_ret_323> <rd_data_lo_ret_336> <rd_data_lo_ret_348> <rd_data_lo_ret_360> <rd_data_lo_ret_494> <rd_data_lo_ret_500> <rd_data_lo_ret_506> <rd_data_lo_ret_512> <rd_data_lo_ret_518> <rd_data_lo_ret_524> <rd_data_lo_ret_530> <rd_data_lo_ret_536> <rd_data_lo_ret_542> <rd_data_lo_ret_548> <rd_data_lo_ret_554> <rd_data_lo_ret_560> <rd_data_lo_ret_566> <rd_data_lo_ret_572> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_204> in Unit <u_cfg> is equivalent to the following 30 FFs/Latches : <rd_data_lo_ret_18> <rd_data_lo_ret_54> <rd_data_lo_ret_90> <rd_data_lo_ret_132> <rd_data_lo_ret_168> <rd_data_lo_ret_209> <rd_data_lo_ret_228> <rd_data_lo_ret_240> <rd_data_lo_ret_252> <rd_data_lo_ret_264> <rd_data_lo_ret_276> <rd_data_lo_ret_288> <rd_data_lo_ret_307> <rd_data_lo_ret_319> <rd_data_lo_ret_335> <rd_data_lo_ret_347> <rd_data_lo_ret_359> <rd_data_lo_ret_371> <rd_data_lo_ret_383> <rd_data_lo_ret_395> <rd_data_lo_ret_407> <rd_data_lo_ret_419> <rd_data_lo_ret_431> <rd_data_lo_ret_443> <rd_data_lo_ret_455> <rd_data_lo_ret_464> <rd_data_lo_ret_470> <rd_data_lo_ret_476> <rd_data_lo_ret_482> <rd_data_lo_ret_488> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_110> in Unit <u_cfg> is equivalent to the following 6 FFs/Latches : <rd_data_hi_ret_583> <rd_data_hi_ret_587> <rd_data_hi_ret_591> <rd_data_hi_ret_595> <rd_data_hi_ret_599> <rd_data_hi_ret_603> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_14> in Unit <u_cfg> is equivalent to the following 9 FFs/Latches : <rd_data_hi_ret_32> <rd_data_hi_ret_50> <rd_data_hi_ret_68> <rd_data_hi_ret_86> <rd_data_hi_ret_111> <rd_data_hi_ret_129> <rd_data_hi_ret_163> <rd_data_hi_ret_200> <rd_data_hi_ret_218> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_325> in Unit <u_cfg> is equivalent to the following 29 FFs/Latches : <rd_data_hi_ret_236> <rd_data_hi_ret_254> <rd_data_hi_ret_272> <rd_data_hi_ret_290> <rd_data_hi_ret_308> <rd_data_hi_ret_327> <rd_data_hi_ret_345> <rd_data_hi_ret_357> <rd_data_hi_ret_369> <rd_data_hi_ret_381> <rd_data_hi_ret_405> <rd_data_hi_ret_417> <rd_data_hi_ret_429> <rd_data_hi_ret_441> <rd_data_hi_ret_453> <rd_data_hi_ret_465> <rd_data_hi_ret_477> <rd_data_hi_ret_489> <rd_data_hi_ret_501> <rd_data_hi_ret_513> <rd_data_hi_ret_519> <rd_data_hi_ret_525> <rd_data_hi_ret_531> <rd_data_hi_ret_543> <rd_data_hi_ret_549> <rd_data_hi_ret_555> <rd_data_hi_ret_561> <rd_data_hi_ret_573> <rd_data_hi_ret_579> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_195> in Unit <u_cfg> is equivalent to the following 10 FFs/Latches : <rd_data_hi_ret_15> <rd_data_hi_ret_33> <rd_data_hi_ret_51> <rd_data_hi_ret_69> <rd_data_hi_ret_87> <rd_data_hi_ret_116> <rd_data_hi_ret_133> <rd_data_hi_ret_169> <rd_data_hi_ret_201> <rd_data_hi_ret_219> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_9> in Unit <u_cfg> is equivalent to the following 9 FFs/Latches : <rd_data_hi_ret_27> <rd_data_hi_ret_45> <rd_data_hi_ret_63> <rd_data_hi_ret_81> <rd_data_hi_ret_99> <rd_data_hi_ret_128> <rd_data_hi_ret_157> <rd_data_hi_ret_194> <rd_data_hi_ret_213> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_104> in Unit <u_cfg> is equivalent to the following 4 FFs/Latches : <rd_data_hi_ret_607> <rd_data_hi_ret_611> <rd_data_hi_ret_615> <rd_data_hi_ret_619> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_237> in Unit <u_cfg> is equivalent to the following 31 FFs/Latches : <rd_data_hi_ret_255> <rd_data_hi_ret_273> <rd_data_hi_ret_291> <rd_data_hi_ret_309> <rd_data_hi_ret_332> <rd_data_hi_ret_346> <rd_data_hi_ret_358> <rd_data_hi_ret_370> <rd_data_hi_ret_382> <rd_data_hi_ret_394> <rd_data_hi_ret_406> <rd_data_hi_ret_418> <rd_data_hi_ret_430> <rd_data_hi_ret_442> <rd_data_hi_ret_454> <rd_data_hi_ret_466> <rd_data_hi_ret_478> <rd_data_hi_ret_490> <rd_data_hi_ret_502> <rd_data_hi_ret_514> <rd_data_hi_ret_520> <rd_data_hi_ret_526> <rd_data_hi_ret_532> <rd_data_hi_ret_538> <rd_data_hi_ret_544> <rd_data_hi_ret_550> <rd_data_hi_ret_556> <rd_data_hi_ret_562> <rd_data_hi_ret_568> <rd_data_hi_ret_574> <rd_data_hi_ret_580> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_231> in Unit <u_cfg> is equivalent to the following 31 FFs/Latches : <rd_data_hi_ret_249> <rd_data_hi_ret_267> <rd_data_hi_ret_285> <rd_data_hi_ret_303> <rd_data_hi_ret_321> <rd_data_hi_ret_344> <rd_data_hi_ret_356> <rd_data_hi_ret_368> <rd_data_hi_ret_380> <rd_data_hi_ret_392> <rd_data_hi_ret_404> <rd_data_hi_ret_416> <rd_data_hi_ret_428> <rd_data_hi_ret_440> <rd_data_hi_ret_452> <rd_data_hi_ret_464> <rd_data_hi_ret_476> <rd_data_hi_ret_488> <rd_data_hi_ret_500> <rd_data_hi_ret_512> <rd_data_hi_ret_518> <rd_data_hi_ret_524> <rd_data_hi_ret_530> <rd_data_hi_ret_536> <rd_data_hi_ret_542> <rd_data_hi_ret_548> <rd_data_hi_ret_554> <rd_data_hi_ret_560> <rd_data_hi_ret_566> <rd_data_hi_ret_572> <rd_data_hi_ret_578> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_105> in Unit <u_cfg> is equivalent to the following 10 FFs/Latches : <rd_data_hi_ret_584> <rd_data_hi_ret_588> <rd_data_hi_ret_592> <rd_data_hi_ret_596> <rd_data_hi_ret_600> <rd_data_hi_ret_604> <rd_data_hi_ret_608> <rd_data_hi_ret_612> <rd_data_hi_ret_616> <rd_data_hi_ret_620> 
INFO:Xst:2260 - The FF/Latch <rd_addr_lo_d1[6]> in Unit <u_mem_tx_pkt> is equivalent to the following FF/Latch : <rd_addr_lo_d1_6_rep3> 
INFO:Xst:2260 - The FF/Latch <rd_addr_lo_d1[8]> in Unit <u_mem_tx_pkt> is equivalent to the following 3 FFs/Latches : <rd_addr_lo_d1_fast[8]> <rd_addr_lo_d1_8_rep1> <rd_addr_lo_d1_8_rep2> 
INFO:Xst:2260 - The FF/Latch <shift_tvalid_ret_0> in Unit <u_rx_ctrl> is equivalent to the following 5 FFs/Latches : <shift_tvalid_ret_0_fast> <shift_tvalid_ret_0_rep1> <shift_tvalid_ret_0_rep2> <shift_tvalid_ret_0_rep3> <shift_tvalid_ret_0_rep4> 
INFO:Xst:2260 - The FF/Latch <pkt_buffer_full> in Unit <u_rx_ctrl> is equivalent to the following FF/Latch : <pkt_buffer_full_fast> 
INFO:Xst:2260 - The FF/Latch <mac_rx_state[0]> in Unit <u_rx_ctrl> is equivalent to the following 6 FFs/Latches : <mac_rx_state_fast[0]> <mac_rx_state_0_rep1> <mac_rx_state_0_rep2> <mac_rx_state_0_rep1_fast> <mac_rx_state_0_rep1_rep1> <mac_rx_state_0_rep1_rep2> 
INFO:Xst:2260 - The FF/Latch <out_tvalid> in Unit <u_rx_shift> is equivalent to the following 5 FFs/Latches : <out_tvalid_fast> <out_tvalid_rep1> <out_tvalid_rep2> <out_tvalid_rep3> <out_tvalid_rep4> 
INFO:Xst:2260 - The FF/Latch <shift_tvalid> in Unit <u_rx_shift> is equivalent to the following 8 FFs/Latches : <shift_tvalid_fast> <shift_tvalid_rep1> <shift_tvalid_fast_fast> <shift_tvalid_fast_rep1> <shift_tvalid_fast_rep2> <shift_tvalid_fast_rep3> <shift_tvalid_rep1_fast> <shift_tvalid_rep1_rep1> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[4]> in Unit <u_rx_shift> is equivalent to the following 3 FFs/Latches : <shift_tstrb_fast[4]> <shift_tstrb_4_rep1> <shift_tstrb_4_rep2> 
INFO:Xst:2260 - The FF/Latch <out_tstrb[0]> in Unit <u_rx_shift> is equivalent to the following 5 FFs/Latches : <out_tstrb_fast[0]> <out_tstrb_0_rep1> <out_tstrb_0_rep2> <out_tstrb_0_rep3> <out_tstrb_0_rep4> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[5]> in Unit <u_rx_shift> is equivalent to the following 5 FFs/Latches : <shift_tstrb_fast[5]> <shift_tstrb_5_rep1> <shift_tstrb_5_rep2> <shift_tstrb_5_rep3> <shift_tstrb_5_rep4> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[7]> in Unit <u_rx_shift> is equivalent to the following 4 FFs/Latches : <shift_tstrb_fast[7]> <shift_tstrb_7_rep1> <shift_tstrb_7_rep2> <shift_tstrb_7_rep3> 
INFO:Xst:2260 - The FF/Latch <out_tstrb[1]> in Unit <u_rx_shift> is equivalent to the following 3 FFs/Latches : <out_tstrb_fast[1]> <out_tstrb_1_rep1> <out_tstrb_1_rep2> 
INFO:Xst:2260 - The FF/Latch <out_tstrb[2]> in Unit <u_rx_shift> is equivalent to the following 3 FFs/Latches : <out_tstrb_fast[2]> <out_tstrb_2_rep1> <out_tstrb_2_rep2> 
INFO:Xst:2260 - The FF/Latch <out_tstrb[5]> in Unit <u_rx_shift> is equivalent to the following 3 FFs/Latches : <out_tstrb_fast[5]> <out_tstrb_5_rep1> <out_tstrb_5_rep2> 
INFO:Xst:2260 - The FF/Latch <out_tstrb[6]> in Unit <u_rx_shift> is equivalent to the following 3 FFs/Latches : <out_tstrb_fast[6]> <out_tstrb_6_rep1> <out_tstrb_6_rep2> 
INFO:Xst:2260 - The FF/Latch <out_tstrb_ret[7]> in Unit <u_rx_shift> is equivalent to the following FF/Latch : <out_tstrb[7]> 
INFO:Xst:2260 - The FF/Latch <mem_tx_pkt_head_l_ret[19]> in Unit <u_tx_ctrl> is equivalent to the following FF/Latch : <mem_tx_pkt_head_l[19]> 
INFO:Xst:2260 - The FF/Latch <pkt_send_state[0]> in Unit <u_tx_ctrl> is equivalent to the following 4 FFs/Latches : <pkt_send_state_fast[0]> <pkt_send_state_0_rep1> <pkt_send_state_0_rep2> <pkt_send_state_0_rep3> 
INFO:Xst:2260 - The FF/Latch <w_almost_full_0_rep1_0> in Unit <wptr_full> is equivalent to the following 4 FFs/Latches : <w_almost_full_0_fast_0> <w_almost_full_0_rep1> <w_almost_full_0_fast> <w_almost_full_0> 
INFO:Xst:2260 - The FF/Latch <rd_dw_len_reg_ret_2> in Unit <u_pcie_rd_q> is equivalent to the following FF/Latch : <rd_dw_len_reg_ret_9> 
INFO:Xst:2260 - The FF/Latch <rd_local_dw_size_ret> in Unit <u_pcie_rd_q> is equivalent to the following 5 FFs/Latches : <rd_local_dw_size_ret_46> <rd_local_dw_size_ret_49> <rd_local_dw_size_ret_54> <rd_local_dw_size_ret_57> <rd_local_dw_size_ret_60> 
INFO:Xst:2260 - The FF/Latch <rd_dw_len_reg_ret_3> in Unit <u_pcie_rd_q> is equivalent to the following FF/Latch : <rd_dw_len_reg_ret_18> 
INFO:Xst:2260 - The FF/Latch <rd_dw_len_reg_ret_4> in Unit <u_pcie_rd_q> is equivalent to the following FF/Latch : <rd_dw_len_reg_ret_19> 
INFO:Xst:2260 - The FF/Latch <rd_dw_len_reg_ret_6> in Unit <u_pcie_rd_q> is equivalent to the following FF/Latch : <rd_dw_len_reg_ret_21> 
INFO:Xst:2260 - The FF/Latch <rd_dw_len_reg_ret_15> in Unit <u_pcie_rd_q> is equivalent to the following 2 FFs/Latches : <rd_dw_len_reg_ret_8> <rd_dw_len_reg_ret_22> 
INFO:Xst:2260 - The FF/Latch <rd_dw_len_reg_ret_16> in Unit <u_pcie_rd_q> is equivalent to the following FF/Latch : <rd_dw_len_reg_ret_7> 
INFO:Xst:2260 - The FF/Latch <rst_reg_rep2> in Unit <u_pcie_rx> is equivalent to the following 2 FFs/Latches : <rst_reg_rep1> <rst_reg> 
INFO:Xst:2260 - The FF/Latch <wr_en_hi_ret> in Unit <u_pcie_rx> is equivalent to the following FF/Latch : <wr_en_hi_ret_fast> 
INFO:Xst:2260 - The FF/Latch <rst_reg_fast> in Unit <u_pcie_rx> is equivalent to the following FF/Latch : <rst_reg_fast_iso> 
INFO:Xst:2260 - The FF/Latch <wr_en_lo_ret_0> in Unit <u_pcie_rx> is equivalent to the following 3 FFs/Latches : <wr_en_lo_ret_0_fast> <wr_en_lo_ret_0_rep1> <wr_en_lo_ret_0_rep2> 
INFO:Xst:2260 - The FF/Latch <wr_en_lo> in Unit <u_pcie_rx_wr> is equivalent to the following 18 FFs/Latches : <wr_en_lo_fast> <wr_en_lo_rep1> <wr_en_lo_rep2> <wr_en_lo_fast_fast> <wr_en_lo_rep1_fast> <wr_en_lo_rep1_rep1> <wr_en_lo_rep1_rep2> <wr_en_lo_rep1_rep2_fast> <wr_en_lo_rep1_rep2_rep1> <wr_en_lo_rep1_rep1_fast> <wr_en_lo_rep1_rep1_rep1> <wr_en_lo_fast_fast_0> <wr_en_lo_fast_rep1_0> <wr_en_lo_rep1_fast_fast> <wr_en_lo_rep1_fast_rep1> <wr_en_lo_rep1_fast_0> <wr_en_lo_rep1_rep1_0> <wr_en_lo_rep1_rep2_0> 
INFO:Xst:2260 - The FF/Latch <op_1_rep1> in Unit <u_pcie_rx_wr> is equivalent to the following FF/Latch : <op[1]> 
INFO:Xst:2260 - The FF/Latch <state_fast[0]> in Unit <u_pcie_rx_wr> is equivalent to the following FF/Latch : <state[0]> 
INFO:Xst:2260 - The FF/Latch <state_1_rep2> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <state_1_rep1> <state[1]> 
INFO:Xst:2260 - The FF/Latch <op[0]> in Unit <u_pcie_rx_wr> is equivalent to the following 3 FFs/Latches : <op_fast[0]> <op_0_rep1> <op_0_rep2> 
INFO:Xst:2260 - The FF/Latch <wr_en_hi> in Unit <u_pcie_rx_wr> is equivalent to the following 18 FFs/Latches : <wr_en_hi_fast> <wr_en_hi_rep1> <wr_en_hi_rep2> <wr_en_hi_fast_fast> <wr_en_hi_rep1_fast> <wr_en_hi_rep1_rep1> <wr_en_hi_rep1_rep1_fast> <wr_en_hi_rep1_rep1_rep1> <wr_en_hi_rep1_rep1_rep2> <wr_en_hi_rep1_rep1_rep3> <wr_en_hi_rep1_rep1_rep4> <wr_en_hi_rep1_fast_0> <wr_en_hi_rep1_rep1_0> <wr_en_hi_rep2_fast> <wr_en_hi_rep2_rep1> <wr_en_hi_rep2_rep2> <wr_en_hi_rep2_rep3> <wr_en_hi_rep2_rep4> 
INFO:Xst:2260 - The FF/Latch <trn_rsrc_rdy_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <trn_rsrc_rdy_n_reg_fast> 
INFO:Xst:2260 - The FF/Latch <wr_mem_select[1]> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <wr_mem_select_fast[1]> 
INFO:Xst:2260 - The FF/Latch <op[0]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <op_fast[0]> <op_0_rep1> 
INFO:Xst:2260 - The FF/Latch <state_1_rep2> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <state_1_rep1> <state[1]> 
INFO:Xst:2260 - The FF/Latch <trn_reof_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <trn_reof_n_reg_fast> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[40]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rd_reg_fast[40]> <trn_rd_reg_40_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[41]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <trn_rd_reg_fast[41]> <trn_rd_reg_41_rep1> <trn_rd_reg_41_rep2> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[42]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <trn_rd_reg_fast[42]> <trn_rd_reg_42_rep1> <trn_rd_reg_42_rep2> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[43]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <trn_rd_reg_fast[43]> <trn_rd_reg_43_rep1> <trn_rd_reg_43_rep2> 
INFO:Xst:2260 - The FF/Latch <trn_rerrfwd_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <trn_rerrfwd_n_reg_fast> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_11> in Unit <u_pcie_tx> is equivalent to the following 8 FFs/Latches : <rd_addr_hi_ret_11_fast> <rd_addr_hi_ret_11_rep1> <rd_addr_lo_ret_2> <rd_addr_hi_ret_14> <rd_addr_hi_ret_22> <rd_addr_hi_ret_11_fast_0> <rd_addr_hi_ret_11_rep1_0> <rd_addr_hi_ret_11_rep2> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret> in Unit <u_pcie_tx> is equivalent to the following 13 FFs/Latches : <rd_addr_hi_ret_fast> <rd_addr_hi_ret_rep1> <rd_addr_hi_ret_fast_0> <rd_addr_hi_ret_rep1_0> <rd_addr_hi_ret_rep2> <rd_addr_hi_ret_rep3> <rd_addr_hi_ret_rep4> <rd_addr_hi_ret_rep1_fast> <rd_addr_hi_ret_rep1_rep1> <rd_addr_hi_ret_rep1_rep2> <rd_addr_hi_ret_fast_fast> <rd_addr_hi_ret_fast_rep1> <rd_addr_hi_ret_fast_rep2> 
INFO:Xst:2260 - The FF/Latch <trn_td_ppl1_ret> in Unit <u_pcie_tx> is equivalent to the following 3 FFs/Latches : <trn_td_ppl1_ret_4> <trn_td_ppl1_ret_6> <trn_td_ppl1_ret_8> 
INFO:Xst:2260 - The FF/Latch <trn_td_ppl1_ret_1> in Unit <u_pcie_tx> is equivalent to the following FF/Latch : <trn_td_ppl1_ret_9> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_fast_ret> in Unit <u_pcie_tx> is equivalent to the following FF/Latch : <rd_addr_lo_ret_1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_rep1_ret> in Unit <u_pcie_tx> is equivalent to the following FF/Latch : <rd_addr_hi_ret_1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_rep1_ret_0> in Unit <u_pcie_tx> is equivalent to the following FF/Latch : <rd_addr_hi_ret_3> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_fast_ret_0> in Unit <u_pcie_tx> is equivalent to the following FF/Latch : <rd_addr_lo_ret_3> 
INFO:Xst:2260 - The FF/Latch <ppl_stall_d1_fast_rep2> in Unit <u_pcie_tx> is equivalent to the following 6 FFs/Latches : <ppl_stall_d1_fast_rep1> <ppl_stall_d1_fast_fast> <ppl_stall_d1_rep2> <ppl_stall_d1_rep1> <ppl_stall_d1_fast> <ppl_stall_d1> 
INFO:Xst:2260 - The FF/Latch <state[0]> in Unit <u_pcie_tx_wr> is equivalent to the following 3 FFs/Latches : <state_fast[0]> <state_0_rep1> <state_0_rep2> 
INFO:Xst:2260 - The FF/Latch <op_ret_1> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <op_ret_1_fast> <op_ret_1_rep1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_21> in Unit <u_pcie_tx_wr> is equivalent to the following FF/Latch : <rd_addr_hi_ret_8> 
INFO:Xst:2260 - The FF/Latch <state[1]> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <state_fast[1]> <state_1_rep1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_11_fast_ret> in Unit <u_pcie_tx_wr> is equivalent to the following 5 FFs/Latches : <rd_addr_hi_ret_11> <rd_addr_hi_ret_11_fast> <rd_addr_hi_ret_11_fast_0> <rd_addr_hi_ret_11_rep1> <rd_addr_hi_ret_11_rep2> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_27> in Unit <u_pcie_tx_wr> is equivalent to the following FF/Latch : <rd_addr_hi_ret_20> 
INFO:Xst:2260 - The FF/Latch <addr_ret_40> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <addr_ret_40_fast> <addr_ret_40_rep1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_11_ret> in Unit <u_pcie_tx_wr> is equivalent to the following FF/Latch : <rd_addr_hi_ret_2> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_11_ret_0> in Unit <u_pcie_tx_wr> is equivalent to the following FF/Latch : <rd_addr_hi_ret_17> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_76> in Unit <u_pcie_tx_wr> is equivalent to the following FF/Latch : <rd_addr_hi_ret_29> 
INFO:Xst:2260 - The FF/Latch <deq_data_0_rep1> in Unit <u_wr_q> is equivalent to the following FF/Latch : <deq_data_fast[0]> 
INFO:Xst:2260 - The FF/Latch <rd_addr_lo_ret_5> in Unit <u_pcie_tx_cm> is equivalent to the following FF/Latch : <rd_addr_lo_ret_16> 
INFO:Xst:2260 - The FF/Latch <rd_addr_lo_ret> in Unit <u_pcie_tx_cm> is equivalent to the following FF/Latch : <rd_addr_lo_ret_9> 
INFO:Xst:2260 - The FF/Latch <state[0]> in Unit <u_pcie_tx_cm> is equivalent to the following 3 FFs/Latches : <state_fast[0]> <state_0_rep1> <state_0_rep2> 
INFO:Xst:2260 - The FF/Latch <state[1]> in Unit <u_pcie_tx_cm> is equivalent to the following 3 FFs/Latches : <state_fast[1]> <state_1_rep1> <state_1_rep2> 
INFO:Xst:2260 - The FF/Latch <trn_td_ppl1_ret_2> in Unit <u_pcie_tx_cm> is equivalent to the following FF/Latch : <trn_td_ppl1_ret_5> 
INFO:Xst:2260 - The FF/Latch <trn_td_ppl1_ret_1> in Unit <u_pcie_tx_cm> is equivalent to the following 2 FFs/Latches : <trn_td_ppl1_ret_4> <trn_td_ppl1_ret_7> 
INFO:Xst:2260 - The FF/Latch <trn_td_ppl1_ret> in Unit <u_pcie_tx_cm> is equivalent to the following 2 FFs/Latches : <trn_td_ppl1_ret_3> <trn_td_ppl1_ret_6> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> in Unit <axi_interconnect_0> is equivalent to the following 5 FFs/Latches : <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> in Unit <axi_interconnect_0> is equivalent to the following 5 FFs/Latches : <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_resync_0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down1> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_110> in Unit <u_cfg> is equivalent to the following 6 FFs/Latches : <rd_data_hi_ret_583> <rd_data_hi_ret_587> <rd_data_hi_ret_591> <rd_data_hi_ret_595> <rd_data_hi_ret_599> <rd_data_hi_ret_603> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_14> in Unit <u_cfg> is equivalent to the following 9 FFs/Latches : <rd_data_hi_ret_32> <rd_data_hi_ret_50> <rd_data_hi_ret_68> <rd_data_hi_ret_86> <rd_data_hi_ret_111> <rd_data_hi_ret_129> <rd_data_hi_ret_163> <rd_data_hi_ret_200> <rd_data_hi_ret_218> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_325> in Unit <u_cfg> is equivalent to the following 29 FFs/Latches : <rd_data_hi_ret_236> <rd_data_hi_ret_254> <rd_data_hi_ret_272> <rd_data_hi_ret_290> <rd_data_hi_ret_308> <rd_data_hi_ret_327> <rd_data_hi_ret_345> <rd_data_hi_ret_357> <rd_data_hi_ret_369> <rd_data_hi_ret_381> <rd_data_hi_ret_405> <rd_data_hi_ret_417> <rd_data_hi_ret_429> <rd_data_hi_ret_441> <rd_data_hi_ret_453> <rd_data_hi_ret_465> <rd_data_hi_ret_477> <rd_data_hi_ret_489> <rd_data_hi_ret_501> <rd_data_hi_ret_513> <rd_data_hi_ret_519> <rd_data_hi_ret_525> <rd_data_hi_ret_531> <rd_data_hi_ret_543> <rd_data_hi_ret_549> <rd_data_hi_ret_555> <rd_data_hi_ret_561> <rd_data_hi_ret_573> <rd_data_hi_ret_579> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_9> in Unit <u_cfg> is equivalent to the following 9 FFs/Latches : <rd_data_hi_ret_27> <rd_data_hi_ret_45> <rd_data_hi_ret_63> <rd_data_hi_ret_81> <rd_data_hi_ret_99> <rd_data_hi_ret_128> <rd_data_hi_ret_157> <rd_data_hi_ret_194> <rd_data_hi_ret_213> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_195> in Unit <u_cfg> is equivalent to the following 10 FFs/Latches : <rd_data_hi_ret_15> <rd_data_hi_ret_33> <rd_data_hi_ret_51> <rd_data_hi_ret_69> <rd_data_hi_ret_87> <rd_data_hi_ret_116> <rd_data_hi_ret_133> <rd_data_hi_ret_169> <rd_data_hi_ret_201> <rd_data_hi_ret_219> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_237> in Unit <u_cfg> is equivalent to the following 31 FFs/Latches : <rd_data_hi_ret_255> <rd_data_hi_ret_273> <rd_data_hi_ret_291> <rd_data_hi_ret_309> <rd_data_hi_ret_332> <rd_data_hi_ret_346> <rd_data_hi_ret_358> <rd_data_hi_ret_370> <rd_data_hi_ret_382> <rd_data_hi_ret_394> <rd_data_hi_ret_406> <rd_data_hi_ret_418> <rd_data_hi_ret_430> <rd_data_hi_ret_442> <rd_data_hi_ret_454> <rd_data_hi_ret_466> <rd_data_hi_ret_478> <rd_data_hi_ret_490> <rd_data_hi_ret_502> <rd_data_hi_ret_514> <rd_data_hi_ret_520> <rd_data_hi_ret_526> <rd_data_hi_ret_532> <rd_data_hi_ret_538> <rd_data_hi_ret_544> <rd_data_hi_ret_550> <rd_data_hi_ret_556> <rd_data_hi_ret_562> <rd_data_hi_ret_568> <rd_data_hi_ret_574> <rd_data_hi_ret_580> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_104> in Unit <u_cfg> is equivalent to the following 4 FFs/Latches : <rd_data_hi_ret_607> <rd_data_hi_ret_611> <rd_data_hi_ret_615> <rd_data_hi_ret_619> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_231> in Unit <u_cfg> is equivalent to the following 31 FFs/Latches : <rd_data_hi_ret_249> <rd_data_hi_ret_267> <rd_data_hi_ret_285> <rd_data_hi_ret_303> <rd_data_hi_ret_321> <rd_data_hi_ret_344> <rd_data_hi_ret_356> <rd_data_hi_ret_368> <rd_data_hi_ret_380> <rd_data_hi_ret_392> <rd_data_hi_ret_404> <rd_data_hi_ret_416> <rd_data_hi_ret_428> <rd_data_hi_ret_440> <rd_data_hi_ret_452> <rd_data_hi_ret_464> <rd_data_hi_ret_476> <rd_data_hi_ret_488> <rd_data_hi_ret_500> <rd_data_hi_ret_512> <rd_data_hi_ret_518> <rd_data_hi_ret_524> <rd_data_hi_ret_530> <rd_data_hi_ret_536> <rd_data_hi_ret_542> <rd_data_hi_ret_548> <rd_data_hi_ret_554> <rd_data_hi_ret_560> <rd_data_hi_ret_566> <rd_data_hi_ret_572> <rd_data_hi_ret_578> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_105> in Unit <u_cfg> is equivalent to the following 10 FFs/Latches : <rd_data_hi_ret_584> <rd_data_hi_ret_588> <rd_data_hi_ret_592> <rd_data_hi_ret_596> <rd_data_hi_ret_600> <rd_data_hi_ret_604> <rd_data_hi_ret_608> <rd_data_hi_ret_612> <rd_data_hi_ret_616> <rd_data_hi_ret_620> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_305> in Unit <u_cfg> is equivalent to the following 4 FFs/Latches : <rd_data_lo_ret_680> <rd_data_lo_ret_686> <rd_data_lo_ret_692> <rd_data_lo_ret_698> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_306> in Unit <u_cfg> is equivalent to the following 4 FFs/Latches : <rd_data_lo_ret_681> <rd_data_lo_ret_687> <rd_data_lo_ret_693> <rd_data_lo_ret_699> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_216> in Unit <u_cfg> is equivalent to the following 18 FFs/Latches : <rd_data_lo_ret_180> <rd_data_lo_ret_579> <rd_data_lo_ret_585> <rd_data_lo_ret_591> <rd_data_lo_ret_597> <rd_data_lo_ret_603> <rd_data_lo_ret_609> <rd_data_lo_ret_615> <rd_data_lo_ret_621> <rd_data_lo_ret_627> <rd_data_lo_ret_633> <rd_data_lo_ret_639> <rd_data_lo_ret_645> <rd_data_lo_ret_651> <rd_data_lo_ret_657> <rd_data_lo_ret_663> <rd_data_lo_ret_669> <rd_data_lo_ret_675> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_30> in Unit <u_cfg> is equivalent to the following 30 FFs/Latches : <rd_data_lo_ret_66> <rd_data_lo_ret_108> <rd_data_lo_ret_144> <rd_data_lo_ret_174> <rd_data_lo_ret_221> <rd_data_lo_ret_233> <rd_data_lo_ret_245> <rd_data_lo_ret_257> <rd_data_lo_ret_269> <rd_data_lo_ret_281> <rd_data_lo_ret_293> <rd_data_lo_ret_312> <rd_data_lo_ret_324> <rd_data_lo_ret_337> <rd_data_lo_ret_349> <rd_data_lo_ret_361> <rd_data_lo_ret_372> <rd_data_lo_ret_384> <rd_data_lo_ret_396> <rd_data_lo_ret_408> <rd_data_lo_ret_420> <rd_data_lo_ret_432> <rd_data_lo_ret_444> <rd_data_lo_ret_456> <rd_data_lo_ret_465> <rd_data_lo_ret_471> <rd_data_lo_ret_477> <rd_data_lo_ret_483> <rd_data_lo_ret_489> <rd_data_lo_ret_674> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_331> in Unit <u_cfg> is equivalent to the following 14 FFs/Latches : <rd_data_lo_ret_495> <rd_data_lo_ret_501> <rd_data_lo_ret_507> <rd_data_lo_ret_513> <rd_data_lo_ret_519> <rd_data_lo_ret_525> <rd_data_lo_ret_531> <rd_data_lo_ret_537> <rd_data_lo_ret_543> <rd_data_lo_ret_549> <rd_data_lo_ret_555> <rd_data_lo_ret_561> <rd_data_lo_ret_567> <rd_data_lo_ret_573> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_195> in Unit <u_cfg> is equivalent to the following 14 FFs/Latches : <rd_data_lo_ret_496> <rd_data_lo_ret_502> <rd_data_lo_ret_508> <rd_data_lo_ret_514> <rd_data_lo_ret_520> <rd_data_lo_ret_526> <rd_data_lo_ret_532> <rd_data_lo_ret_538> <rd_data_lo_ret_544> <rd_data_lo_ret_550> <rd_data_lo_ret_556> <rd_data_lo_ret_562> <rd_data_lo_ret_568> <rd_data_lo_ret_574> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_1> in Unit <u_cfg> is equivalent to the following 3 FFs/Latches : <rd_data_lo_ret_682> <rd_data_lo_ret_688> <rd_data_lo_ret_694> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_200> in Unit <u_cfg> is equivalent to the following 30 FFs/Latches : <rd_data_lo_ret_373> <rd_data_lo_ret_385> <rd_data_lo_ret_397> <rd_data_lo_ret_409> <rd_data_lo_ret_421> <rd_data_lo_ret_433> <rd_data_lo_ret_445> <rd_data_lo_ret_457> <rd_data_lo_ret_466> <rd_data_lo_ret_472> <rd_data_lo_ret_478> <rd_data_lo_ret_484> <rd_data_lo_ret_490> <rd_data_lo_ret_580> <rd_data_lo_ret_586> <rd_data_lo_ret_592> <rd_data_lo_ret_598> <rd_data_lo_ret_604> <rd_data_lo_ret_610> <rd_data_lo_ret_616> <rd_data_lo_ret_622> <rd_data_lo_ret_628> <rd_data_lo_ret_634> <rd_data_lo_ret_640> <rd_data_lo_ret_646> <rd_data_lo_ret_652> <rd_data_lo_ret_658> <rd_data_lo_ret_664> <rd_data_lo_ret_670> <rd_data_lo_ret_676> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_199> in Unit <u_cfg> is equivalent to the following 16 FFs/Latches : <rd_data_lo_ret_578> <rd_data_lo_ret_584> <rd_data_lo_ret_590> <rd_data_lo_ret_596> <rd_data_lo_ret_602> <rd_data_lo_ret_608> <rd_data_lo_ret_614> <rd_data_lo_ret_620> <rd_data_lo_ret_626> <rd_data_lo_ret_632> <rd_data_lo_ret_638> <rd_data_lo_ret_644> <rd_data_lo_ret_650> <rd_data_lo_ret_656> <rd_data_lo_ret_662> <rd_data_lo_ret_668> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_194> in Unit <u_cfg> is equivalent to the following 30 FFs/Latches : <rd_data_lo_ret_24> <rd_data_lo_ret_60> <rd_data_lo_ret_96> <rd_data_lo_ret_138> <rd_data_lo_ret_215> <rd_data_lo_ret_229> <rd_data_lo_ret_241> <rd_data_lo_ret_253> <rd_data_lo_ret_265> <rd_data_lo_ret_277> <rd_data_lo_ret_289> <rd_data_lo_ret_311> <rd_data_lo_ret_323> <rd_data_lo_ret_336> <rd_data_lo_ret_348> <rd_data_lo_ret_360> <rd_data_lo_ret_494> <rd_data_lo_ret_500> <rd_data_lo_ret_506> <rd_data_lo_ret_512> <rd_data_lo_ret_518> <rd_data_lo_ret_524> <rd_data_lo_ret_530> <rd_data_lo_ret_536> <rd_data_lo_ret_542> <rd_data_lo_ret_548> <rd_data_lo_ret_554> <rd_data_lo_ret_560> <rd_data_lo_ret_566> <rd_data_lo_ret_572> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_204> in Unit <u_cfg> is equivalent to the following 30 FFs/Latches : <rd_data_lo_ret_18> <rd_data_lo_ret_54> <rd_data_lo_ret_90> <rd_data_lo_ret_132> <rd_data_lo_ret_168> <rd_data_lo_ret_209> <rd_data_lo_ret_228> <rd_data_lo_ret_240> <rd_data_lo_ret_252> <rd_data_lo_ret_264> <rd_data_lo_ret_276> <rd_data_lo_ret_288> <rd_data_lo_ret_307> <rd_data_lo_ret_319> <rd_data_lo_ret_335> <rd_data_lo_ret_347> <rd_data_lo_ret_359> <rd_data_lo_ret_371> <rd_data_lo_ret_383> <rd_data_lo_ret_395> <rd_data_lo_ret_407> <rd_data_lo_ret_419> <rd_data_lo_ret_431> <rd_data_lo_ret_443> <rd_data_lo_ret_455> <rd_data_lo_ret_464> <rd_data_lo_ret_470> <rd_data_lo_ret_476> <rd_data_lo_ret_482> <rd_data_lo_ret_488> 
INFO:Xst:2260 - The FF/Latch <rd_addr_lo_d1[8]> in Unit <u_mem_tx_pkt> is equivalent to the following 3 FFs/Latches : <rd_addr_lo_d1_fast[8]> <rd_addr_lo_d1_8_rep1> <rd_addr_lo_d1_8_rep2> 
INFO:Xst:2260 - The FF/Latch <rd_addr_lo_d1[6]> in Unit <u_mem_tx_pkt> is equivalent to the following FF/Latch : <rd_addr_lo_d1_6_rep3> 
INFO:Xst:2260 - The FF/Latch <mac_rx_state[0]> in Unit <u_rx_ctrl> is equivalent to the following 6 FFs/Latches : <mac_rx_state_fast[0]> <mac_rx_state_0_rep1> <mac_rx_state_0_rep2> <mac_rx_state_0_rep1_fast> <mac_rx_state_0_rep1_rep1> <mac_rx_state_0_rep1_rep2> 
INFO:Xst:2260 - The FF/Latch <pkt_buffer_full> in Unit <u_rx_ctrl> is equivalent to the following FF/Latch : <pkt_buffer_full_fast> 
INFO:Xst:2260 - The FF/Latch <shift_tvalid_ret_0> in Unit <u_rx_ctrl> is equivalent to the following 5 FFs/Latches : <shift_tvalid_ret_0_fast> <shift_tvalid_ret_0_rep1> <shift_tvalid_ret_0_rep2> <shift_tvalid_ret_0_rep3> <shift_tvalid_ret_0_rep4> 
INFO:Xst:2260 - The FF/Latch <out_tvalid> in Unit <u_rx_shift> is equivalent to the following 5 FFs/Latches : <out_tvalid_fast> <out_tvalid_rep1> <out_tvalid_rep2> <out_tvalid_rep3> <out_tvalid_rep4> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[4]> in Unit <u_rx_shift> is equivalent to the following 3 FFs/Latches : <shift_tstrb_fast[4]> <shift_tstrb_4_rep1> <shift_tstrb_4_rep2> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[5]> in Unit <u_rx_shift> is equivalent to the following 5 FFs/Latches : <shift_tstrb_fast[5]> <shift_tstrb_5_rep1> <shift_tstrb_5_rep2> <shift_tstrb_5_rep3> <shift_tstrb_5_rep4> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[7]> in Unit <u_rx_shift> is equivalent to the following 4 FFs/Latches : <shift_tstrb_fast[7]> <shift_tstrb_7_rep1> <shift_tstrb_7_rep2> <shift_tstrb_7_rep3> 
INFO:Xst:2260 - The FF/Latch <out_tstrb[0]> in Unit <u_rx_shift> is equivalent to the following 5 FFs/Latches : <out_tstrb_fast[0]> <out_tstrb_0_rep1> <out_tstrb_0_rep2> <out_tstrb_0_rep3> <out_tstrb_0_rep4> 
INFO:Xst:2260 - The FF/Latch <out_tstrb[1]> in Unit <u_rx_shift> is equivalent to the following 3 FFs/Latches : <out_tstrb_fast[1]> <out_tstrb_1_rep1> <out_tstrb_1_rep2> 
INFO:Xst:2260 - The FF/Latch <out_tstrb[2]> in Unit <u_rx_shift> is equivalent to the following 3 FFs/Latches : <out_tstrb_fast[2]> <out_tstrb_2_rep1> <out_tstrb_2_rep2> 
INFO:Xst:2260 - The FF/Latch <out_tstrb[5]> in Unit <u_rx_shift> is equivalent to the following 3 FFs/Latches : <out_tstrb_fast[5]> <out_tstrb_5_rep1> <out_tstrb_5_rep2> 
INFO:Xst:2260 - The FF/Latch <shift_tvalid> in Unit <u_rx_shift> is equivalent to the following 8 FFs/Latches : <shift_tvalid_fast> <shift_tvalid_rep1> <shift_tvalid_fast_fast> <shift_tvalid_fast_rep1> <shift_tvalid_fast_rep2> <shift_tvalid_fast_rep3> <shift_tvalid_rep1_fast> <shift_tvalid_rep1_rep1> 
INFO:Xst:2260 - The FF/Latch <out_tstrb[6]> in Unit <u_rx_shift> is equivalent to the following 3 FFs/Latches : <out_tstrb_fast[6]> <out_tstrb_6_rep1> <out_tstrb_6_rep2> 
INFO:Xst:2260 - The FF/Latch <out_tstrb_ret[7]> in Unit <u_rx_shift> is equivalent to the following FF/Latch : <out_tstrb[7]> 
INFO:Xst:2260 - The FF/Latch <mem_tx_pkt_head_l_ret[19]> in Unit <u_tx_ctrl> is equivalent to the following FF/Latch : <mem_tx_pkt_head_l[19]> 
INFO:Xst:2260 - The FF/Latch <pkt_send_state[0]> in Unit <u_tx_ctrl> is equivalent to the following 4 FFs/Latches : <pkt_send_state_fast[0]> <pkt_send_state_0_rep1> <pkt_send_state_0_rep2> <pkt_send_state_0_rep3> 
INFO:Xst:2260 - The FF/Latch <w_almost_full_0_rep1_0> in Unit <wptr_full> is equivalent to the following 4 FFs/Latches : <w_almost_full_0_fast_0> <w_almost_full_0_rep1> <w_almost_full_0_fast> <w_almost_full_0> 
INFO:Xst:2260 - The FF/Latch <rd_local_dw_size_ret> in Unit <u_pcie_rd_q> is equivalent to the following 5 FFs/Latches : <rd_local_dw_size_ret_46> <rd_local_dw_size_ret_49> <rd_local_dw_size_ret_54> <rd_local_dw_size_ret_57> <rd_local_dw_size_ret_60> 
INFO:Xst:2260 - The FF/Latch <rd_dw_len_reg_ret_3> in Unit <u_pcie_rd_q> is equivalent to the following FF/Latch : <rd_dw_len_reg_ret_18> 
INFO:Xst:2260 - The FF/Latch <rd_dw_len_reg_ret_2> in Unit <u_pcie_rd_q> is equivalent to the following FF/Latch : <rd_dw_len_reg_ret_9> 
INFO:Xst:2260 - The FF/Latch <rd_dw_len_reg_ret_4> in Unit <u_pcie_rd_q> is equivalent to the following FF/Latch : <rd_dw_len_reg_ret_19> 
INFO:Xst:2260 - The FF/Latch <rd_dw_len_reg_ret_6> in Unit <u_pcie_rd_q> is equivalent to the following FF/Latch : <rd_dw_len_reg_ret_21> 
INFO:Xst:2260 - The FF/Latch <rd_dw_len_reg_ret_15> in Unit <u_pcie_rd_q> is equivalent to the following 2 FFs/Latches : <rd_dw_len_reg_ret_8> <rd_dw_len_reg_ret_22> 
INFO:Xst:2260 - The FF/Latch <rd_dw_len_reg_ret_16> in Unit <u_pcie_rd_q> is equivalent to the following FF/Latch : <rd_dw_len_reg_ret_7> 
INFO:Xst:2260 - The FF/Latch <rst_reg_rep2> in Unit <u_pcie_rx> is equivalent to the following 2 FFs/Latches : <rst_reg_rep1> <rst_reg> 
INFO:Xst:2260 - The FF/Latch <rst_reg_fast> in Unit <u_pcie_rx> is equivalent to the following FF/Latch : <rst_reg_fast_iso> 
INFO:Xst:2260 - The FF/Latch <wr_en_hi_ret> in Unit <u_pcie_rx> is equivalent to the following FF/Latch : <wr_en_hi_ret_fast> 
INFO:Xst:2260 - The FF/Latch <wr_en_lo_ret_0> in Unit <u_pcie_rx> is equivalent to the following 3 FFs/Latches : <wr_en_lo_ret_0_fast> <wr_en_lo_ret_0_rep1> <wr_en_lo_ret_0_rep2> 
INFO:Xst:2260 - The FF/Latch <state_1_rep2> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <state_1_rep1> <state[1]> 
INFO:Xst:2260 - The FF/Latch <op_1_rep1> in Unit <u_pcie_rx_wr> is equivalent to the following FF/Latch : <op[1]> 
INFO:Xst:2260 - The FF/Latch <state_fast[0]> in Unit <u_pcie_rx_wr> is equivalent to the following FF/Latch : <state[0]> 
INFO:Xst:2260 - The FF/Latch <wr_en_lo> in Unit <u_pcie_rx_wr> is equivalent to the following 18 FFs/Latches : <wr_en_lo_fast> <wr_en_lo_rep1> <wr_en_lo_rep2> <wr_en_lo_fast_fast> <wr_en_lo_rep1_fast> <wr_en_lo_rep1_rep1> <wr_en_lo_rep1_rep2> <wr_en_lo_rep1_rep2_fast> <wr_en_lo_rep1_rep2_rep1> <wr_en_lo_rep1_rep1_fast> <wr_en_lo_rep1_rep1_rep1> <wr_en_lo_fast_fast_0> <wr_en_lo_fast_rep1_0> <wr_en_lo_rep1_fast_fast> <wr_en_lo_rep1_fast_rep1> <wr_en_lo_rep1_fast_0> <wr_en_lo_rep1_rep1_0> <wr_en_lo_rep1_rep2_0> 
INFO:Xst:2260 - The FF/Latch <wr_en_hi> in Unit <u_pcie_rx_wr> is equivalent to the following 18 FFs/Latches : <wr_en_hi_fast> <wr_en_hi_rep1> <wr_en_hi_rep2> <wr_en_hi_fast_fast> <wr_en_hi_rep1_fast> <wr_en_hi_rep1_rep1> <wr_en_hi_rep1_rep1_fast> <wr_en_hi_rep1_rep1_rep1> <wr_en_hi_rep1_rep1_rep2> <wr_en_hi_rep1_rep1_rep3> <wr_en_hi_rep1_rep1_rep4> <wr_en_hi_rep1_fast_0> <wr_en_hi_rep1_rep1_0> <wr_en_hi_rep2_fast> <wr_en_hi_rep2_rep1> <wr_en_hi_rep2_rep2> <wr_en_hi_rep2_rep3> <wr_en_hi_rep2_rep4> 
INFO:Xst:2260 - The FF/Latch <op[0]> in Unit <u_pcie_rx_wr> is equivalent to the following 3 FFs/Latches : <op_fast[0]> <op_0_rep1> <op_0_rep2> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[40]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rd_reg_fast[40]> <trn_rd_reg_40_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[41]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <trn_rd_reg_fast[41]> <trn_rd_reg_41_rep1> <trn_rd_reg_41_rep2> 
INFO:Xst:2260 - The FF/Latch <state_1_rep2> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <state_1_rep1> <state[1]> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[42]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <trn_rd_reg_fast[42]> <trn_rd_reg_42_rep1> <trn_rd_reg_42_rep2> 
INFO:Xst:2260 - The FF/Latch <trn_rsrc_rdy_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <trn_rsrc_rdy_n_reg_fast> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[43]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <trn_rd_reg_fast[43]> <trn_rd_reg_43_rep1> <trn_rd_reg_43_rep2> 
INFO:Xst:2260 - The FF/Latch <op[0]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <op_fast[0]> <op_0_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_reof_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <trn_reof_n_reg_fast> 
INFO:Xst:2260 - The FF/Latch <wr_mem_select[1]> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <wr_mem_select_fast[1]> 
INFO:Xst:2260 - The FF/Latch <trn_rerrfwd_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <trn_rerrfwd_n_reg_fast> 
INFO:Xst:2260 - The FF/Latch <ppl_stall_d1_fast_rep2> in Unit <u_pcie_tx> is equivalent to the following 6 FFs/Latches : <ppl_stall_d1_fast_rep1> <ppl_stall_d1_fast_fast> <ppl_stall_d1_rep2> <ppl_stall_d1_rep1> <ppl_stall_d1_fast> <ppl_stall_d1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret> in Unit <u_pcie_tx> is equivalent to the following 13 FFs/Latches : <rd_addr_hi_ret_fast> <rd_addr_hi_ret_rep1> <rd_addr_hi_ret_fast_0> <rd_addr_hi_ret_rep1_0> <rd_addr_hi_ret_rep2> <rd_addr_hi_ret_rep3> <rd_addr_hi_ret_rep4> <rd_addr_hi_ret_rep1_fast> <rd_addr_hi_ret_rep1_rep1> <rd_addr_hi_ret_rep1_rep2> <rd_addr_hi_ret_fast_fast> <rd_addr_hi_ret_fast_rep1> <rd_addr_hi_ret_fast_rep2> 
INFO:Xst:2260 - The FF/Latch <trn_td_ppl1_ret> in Unit <u_pcie_tx> is equivalent to the following 3 FFs/Latches : <trn_td_ppl1_ret_4> <trn_td_ppl1_ret_6> <trn_td_ppl1_ret_8> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_fast_ret> in Unit <u_pcie_tx> is equivalent to the following FF/Latch : <rd_addr_lo_ret_1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_rep1_ret> in Unit <u_pcie_tx> is equivalent to the following FF/Latch : <rd_addr_hi_ret_1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_rep1_ret_0> in Unit <u_pcie_tx> is equivalent to the following FF/Latch : <rd_addr_hi_ret_3> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_fast_ret_0> in Unit <u_pcie_tx> is equivalent to the following FF/Latch : <rd_addr_lo_ret_3> 
INFO:Xst:2260 - The FF/Latch <trn_td_ppl1_ret_1> in Unit <u_pcie_tx> is equivalent to the following FF/Latch : <trn_td_ppl1_ret_9> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_11> in Unit <u_pcie_tx> is equivalent to the following 8 FFs/Latches : <rd_addr_hi_ret_11_fast> <rd_addr_hi_ret_11_rep1> <rd_addr_lo_ret_2> <rd_addr_hi_ret_14> <rd_addr_hi_ret_22> <rd_addr_hi_ret_11_fast_0> <rd_addr_hi_ret_11_rep1_0> <rd_addr_hi_ret_11_rep2> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_76> in Unit <u_pcie_tx_wr> is equivalent to the following FF/Latch : <rd_addr_hi_ret_29> 
INFO:Xst:2260 - The FF/Latch <addr_ret_40> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <addr_ret_40_fast> <addr_ret_40_rep1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_11_fast_ret> in Unit <u_pcie_tx_wr> is equivalent to the following 5 FFs/Latches : <rd_addr_hi_ret_11> <rd_addr_hi_ret_11_fast> <rd_addr_hi_ret_11_fast_0> <rd_addr_hi_ret_11_rep1> <rd_addr_hi_ret_11_rep2> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_11_ret> in Unit <u_pcie_tx_wr> is equivalent to the following FF/Latch : <rd_addr_hi_ret_2> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_11_ret_0> in Unit <u_pcie_tx_wr> is equivalent to the following FF/Latch : <rd_addr_hi_ret_17> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_21> in Unit <u_pcie_tx_wr> is equivalent to the following FF/Latch : <rd_addr_hi_ret_8> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_27> in Unit <u_pcie_tx_wr> is equivalent to the following FF/Latch : <rd_addr_hi_ret_20> 
INFO:Xst:2260 - The FF/Latch <state[1]> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <state_fast[1]> <state_1_rep1> 
INFO:Xst:2260 - The FF/Latch <state[0]> in Unit <u_pcie_tx_wr> is equivalent to the following 3 FFs/Latches : <state_fast[0]> <state_0_rep1> <state_0_rep2> 
INFO:Xst:2260 - The FF/Latch <op_ret_1> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <op_ret_1_fast> <op_ret_1_rep1> 
INFO:Xst:2260 - The FF/Latch <deq_data_0_rep1> in Unit <u_wr_q> is equivalent to the following FF/Latch : <deq_data_fast[0]> 
INFO:Xst:2260 - The FF/Latch <trn_td_ppl1_ret> in Unit <u_pcie_tx_cm> is equivalent to the following 2 FFs/Latches : <trn_td_ppl1_ret_3> <trn_td_ppl1_ret_6> 
INFO:Xst:2260 - The FF/Latch <trn_td_ppl1_ret_1> in Unit <u_pcie_tx_cm> is equivalent to the following 2 FFs/Latches : <trn_td_ppl1_ret_4> <trn_td_ppl1_ret_7> 
INFO:Xst:2260 - The FF/Latch <state[0]> in Unit <u_pcie_tx_cm> is equivalent to the following 3 FFs/Latches : <state_fast[0]> <state_0_rep1> <state_0_rep2> 
INFO:Xst:2260 - The FF/Latch <state[1]> in Unit <u_pcie_tx_cm> is equivalent to the following 3 FFs/Latches : <state_fast[1]> <state_1_rep1> <state_1_rep2> 
INFO:Xst:2260 - The FF/Latch <trn_td_ppl1_ret_2> in Unit <u_pcie_tx_cm> is equivalent to the following FF/Latch : <trn_td_ppl1_ret_5> 
INFO:Xst:2260 - The FF/Latch <rd_addr_lo_ret_5> in Unit <u_pcie_tx_cm> is equivalent to the following FF/Latch : <rd_addr_lo_ret_16> 
INFO:Xst:2260 - The FF/Latch <rd_addr_lo_ret> in Unit <u_pcie_tx_cm> is equivalent to the following FF/Latch : <rd_addr_lo_ret_9> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 98

Cell Usage :
# BELS                             : 20548
#      GND                         : 80
#      INV                         : 161
#      LUT1                        : 339
#      LUT1_L                      : 715
#      LUT2                        : 1077
#      LUT2_L                      : 190
#      LUT3                        : 1756
#      LUT3_L                      : 1384
#      LUT4                        : 1319
#      LUT4_L                      : 309
#      LUT5                        : 1847
#      LUT5_L                      : 939
#      LUT6                        : 3413
#      LUT6_2                      : 101
#      LUT6_L                      : 2047
#      MULT_AND                    : 48
#      MUXCY                       : 513
#      MUXCY_L                     : 1766
#      MUXF7                       : 402
#      MUXF8                       : 38
#      VCC                         : 48
#      XORCY                       : 2056
# FlipFlops/Latches                : 19844
#      FD                          : 3571
#      FDC                         : 672
#      FDCE                        : 241
#      FDCP                        : 64
#      FDE                         : 6708
#      FDP                         : 48
#      FDPE                        : 9
#      FDR                         : 2176
#      FDRE                        : 5703
#      FDRS                        : 76
#      FDRSE                       : 35
#      FDS                         : 207
#      FDSE                        : 333
#      LDP_1                       : 1
# RAMS                             : 253
#      RAM32M                      : 152
#      RAM32X1D                    : 4
#      RAM64M                      : 36
#      RAM64X1D                    : 32
#      RAMB18                      : 1
#      RAMB18SDP                   : 1
#      RAMB36_EXP                  : 24
#      RAMB36SDP_EXP               : 3
# Shift Registers                  : 216
#      SRL16                       : 3
#      SRL16E                      : 10
#      SRLC16E                     : 170
#      SRLC32E                     : 33
# Clock Buffers                    : 9
#      BUFG                        : 9
# IO Buffers                       : 97
#      IBUF                        : 19
#      IBUFDS                      : 1
#      IOBUF                       : 33
#      OBUF                        : 44
# GigabitIOs                       : 4
#      GTX_DUAL                    : 4
# Others                           : 3
#      PCIE_INTERNAL_1_1           : 1
#      PLL_ADV                     : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vtx240tff1759-2 


Slice Logic Utilization: 
 Number of Slice Registers:           19776  out of  149760    13%  
 Number of Slice LUTs:                16637  out of  149760    11%  
    Number used as Logic:             15597  out of  149760    10%  
    Number used as Memory:             1040  out of  39360     2%  
       Number used as RAM:              824
       Number used as SRL:              216

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  27722
   Number with an unused Flip Flop:    7946  out of  27722    28%  
   Number with an unused LUT:         11085  out of  27722    39%  
   Number of fully used LUT-FF pairs:  8691  out of  27722    31%  
   Number of unique control sets:       951

IO Utilization: 
 Number of IOs:                          98
 Number of bonded IOBs:                  96  out of    680    14%  
    IOB Flip Flops/Latches:              68

Specific Feature Utilization:
 Number of Block RAM/FIFO:               29  out of    324     8%  
    Number using Block RAM only:         29
 Number of BUFG/BUFGCTRLs:                9  out of     32    28%  
 Number of GTX_DUALs:                     4  out of     24    16%  
 Number of PLL_ADVs:                      2  out of      6    33%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                        | Clock buffer(FF name)                                                      | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------+
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0                                                                                                | BUFG                                                                       | 2710  |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout1                                                                                                 | BUFG                                                                       | 10614 |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1                                                                                                | BUFG                                                                       | 6429  |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout0                                                                                                 | BUFG                                                                       | 451   |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0>                                                                            | BUFG                                                                       | 18    |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout                                                                                           | BUFG                                                                       | 114   |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/icdrreset<0>(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/icdrreset_0_and00001:O)| NONE(*)(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0)| 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                               | Buffer(FF name)                                                                                                           | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------+
dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FSM_Scst_FSM_inv(dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/rst_n_inv1_INV_0:O)                                                                  | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_0)                                 | 418   |
dma_0/dma_0/u_dma/u_iface/trn_rdst_rdy_n(dma_0/dma_0/u_dma/u_iface/rst_reg_p:Q)                                                                                                                                                              | NONE(dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/rptr_empty/rbin[0])                                             | 212   |
dma_0/dma_0/u_dma/u_iface/x_rst_t/rst_reg_t(dma_0/dma_0/u_dma/u_iface/x_rst_t/SyncA_clkB_1[0]:Q)                                                                                                                                             | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/genblk1.u_fifo_x/afifo/rptr_empty/rbin[0])                                    | 112   |
dma_0/dma_0/u_dma/u_pcie_rx/rst_reg(dma_0/dma_0/u_dma/u_pcie_rx/rst_reg:Q)                                                                                                                                                                   | NONE(dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/rptr_empty/rbin[0])                                        | 96    |
dma_0/S_AXI_BRESP<0>(dma_0/XST_GND:G)                                                                                                                                                                                                        | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].reset)                                               | 74    |
dma_0/dma_0/u_dma/u_iface/x_rst_r/rst_reg_r(dma_0/dma_0/u_dma/u_iface/x_rst_r/SyncA_clkB_1[0]:Q)                                                                                                                                             | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/genblk1.u_fifo_x/afifo/rptr_empty/rbin[0])                                    | 69    |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0]_tx_elec_idle_not0000(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0]_tx_elec_idle_not00001_INV_0:O)                                                          | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].reset)                                               | 64    |
dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                                                   | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)                         | 32    |
dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                                                   | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)                         | 32    |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i_not0000(dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i_not00001_INV_0:O)                                                                                                                            | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0)                                                   | 20    |
dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_bram/GND(dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_bram/GND:G)                                                               | NONE(dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_bram/mem_mem_0_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0:O)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0)| 18    |
microblaze_0_bram_block/microblaze_0_bram_block/pgassign12<0>(microblaze_0_bram_block/microblaze_0_bram_block/XST_GND:G)                                                                                                                     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0)                                                            | 16    |
dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/cfg_function_number<0>(dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/XST_GND:G)                                                                                                                                    | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_regBank)                              | 10    |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/d_user_reset_n_inv(dma_0/dma_0/ep/pcie_ep0/pcie_blk/d_user_reset_n_inv1:O)                                                                                                                                  | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/reg_enable_ltssm_reset)                                                             | 9     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/use_reset_logic.reset_i/user_master_reset_n_inv(dma_0/dma_0/ep/pcie_ep0/pcie_blk/use_reset_logic.reset_i/user_master_reset_n_inv1:O)                                                                        | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/use_reset_logic.reset_i/crm_pwr_soft_reset_n_aftersentcpl)                          | 9     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                         | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)            | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                         | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)            | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                         | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)            | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                         | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)            | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                           | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)             | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                           | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)             | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                           | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)             | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                           | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)             | 8     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/pipe_reset_l0(dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_ep:PIPERESETL0)                                                                                                                                         | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/delayed_elec_idle_reset)                                     | 4     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tx_sync_reset(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tx_sync_reset1:O)                                                                                              | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/reset_usrclk_r_0)                             | 2     |
dma_0/dma_0/ep/pcie_ep0/GTPRESET(dma_0/dma_0/ep/pcie_ep0/GTPRESET1_INV_0:O)                                                                                                                                                                  | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/rst_pcie)                                                    | 1     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0_and0000(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0_and00001:O)                                                                                    | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0)                                                  | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.866ns (Maximum Frequency: 127.122MHz)
   Minimum input arrival time before clock: 1.481ns
   Maximum output required time after clock: 2.830ns
   Maximum combinational path delay: 1.196ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Clock period: 7.866ns (frequency: 127.122MHz)
  Total number of paths / destination ports: 345538 / 6498
-------------------------------------------------------------------------
Delay:               7.866ns (Levels of Logic = 13)
  Source:            axi_interconnect_0/axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:       dma_0/dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: axi_interconnect_0/axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to dma_0/dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            41   0.396   0.596  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw)
     LUT2:I0->O            7   0.086   0.929  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/M_AWVALID1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_awvalid)
     LUT6:I0->O           23   0.086   0.699  axi_interconnect_0/gen_sasd.crossbar_sasd_0/mi_wvalid<2>1 (M_AXI_WVALID<2>)
     end scope: 'axi_interconnect_0'
     begin scope: 'axi_emc_0'
     LUT5:I2->O            9   0.086   0.524  axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_wr_req_cmb11 (S_AXI_MEM_AWREADY)
     LUT5:I3->O            1   0.086   0.819  axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/wready_cmb1 (S_AXI_MEM_WREADY)
     end scope: 'axi_emc_0'
     begin scope: 'axi_interconnect_0'
     LUT6:I1->O            2   0.086   0.416  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/O1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/O)
     LUT6:I5->O            2   0.086   0.416  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/O2 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_wready)
     LUT2:I1->O            3   0.086   0.910  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_wready<1>1 (S_AXI_WREADY<1>)
     end scope: 'axi_interconnect_0'
     begin scope: 'dma_0'
     LUT6:I0->O            1   0.086   0.412  dma_0/u_axi_m/I_RD_WR_CNTLR/sig_wr_cmplt_SW1 (N152)
     LUT5:I4->O            2   0.086   0.416  dma_0/u_axi_m/I_RD_WR_CNTLR/sig_wr_cmplt (dma_0/u_axi_m/I_RD_WR_CNTLR/sig_wr_cmplt)
     LUT6:I5->O            2   0.086   0.290  dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local_or00001 (dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local_or0000)
     FDRE:CE                   0.185          dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local
    ----------------------------------------
    Total                      7.866ns (1.441ns logic, 6.425ns route)
                                       (18.3% logic, 81.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout1'
  Clock period: 3.643ns (frequency: 274.507MHz)
  Total number of paths / destination ports: 166044 / 23706
-------------------------------------------------------------------------
Delay:               3.643ns (Levels of Logic = 11)
  Source:            dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/dw_count[1] (FF)
  Destination:       dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/dw_count_ret_1 (FF)
  Source Clock:      dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout1 rising
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout1 rising

  Data Path: dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/dw_count[1] to dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/dw_count_ret_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.396   0.910  dw_count[1] (dw_count[1])
     LUT6:I0->O            1   0.086   0.000  un1_dw_count_axb_1 (un1_dw_count_axb_1)
     MUXCY_L:S->LO         1   0.305   0.000  un1_dw_count_cry_1 (un1_dw_count_cry_1)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_2 (un1_dw_count_cry_2)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_3 (un1_dw_count_cry_3)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_4 (un1_dw_count_cry_4)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_5 (un1_dw_count_cry_5)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_6 (un1_dw_count_cry_6)
     XORCY:CI->O           1   0.300   0.412  un1_dw_count_s_7 (un1_dw_count_s_7_0)
     LUT6:I5->O            1   0.086   0.487  dw_count_5_iv_i_i_a2[7] (N_1456)
     LUT6_L:I4->LO         2   0.086   0.376  dw_count_5_iv_i_i_a2_RNIG8HU[7] (N_416_i)
     LUT6_L:I2->LO         1   0.086   0.000  trn_teof_n_2_sqmuxa_0_a2 (N_770_reti)
     FD:D                     -0.022          dw_count_ret_1
    ----------------------------------------
    Total                      3.643ns (1.459ns logic, 2.184ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Clock period: 5.659ns (frequency: 176.708MHz)
  Total number of paths / destination ports: 486088 / 13454
-------------------------------------------------------------------------
Delay:               5.659ns (Levels of Logic = 18)
  Source:            dma_0/dma_0/u_dma/u_iface/u_rx_ctrl/u_rx_shift/state[1] (FF)
  Destination:       dma_0/dma_0/u_dma/u_iface/u_rx_ctrl/shift_tvalid_ret_2 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: dma_0/dma_0/u_dma/u_iface/u_rx_ctrl/u_rx_shift/state[1] to dma_0/dma_0/u_dma/u_iface/u_rx_ctrl/shift_tvalid_ret_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             83   0.396   0.935  state[1] (state(1))
     LUT5:I0->O          111   0.086   0.782  in_tready (S_AXIS_TREADY)
     end scope: 'u_rx_shift'
     end scope: 'u_rx_ctrl'
     end scope: 'u_iface'
     end scope: 'dma_0/u_dma'
     end scope: 'dma_0'
     begin scope: 'dma_0'
     begin scope: 'dma_0/u_dma'
     begin scope: 'u_iface'
     begin scope: 'u_tx_ctrl'
     begin scope: 'u_shift'
     LUT4:I0->O           14   0.086   0.879  out_tvalid_lut6_2_o6 (M_AXIS_TVALID)
     end scope: 'u_shift'
     end scope: 'u_tx_ctrl'
     end scope: 'u_iface'
     end scope: 'dma_0/u_dma'
     end scope: 'dma_0'
     begin scope: 'dma_0'
     begin scope: 'dma_0/u_dma'
     begin scope: 'u_iface'
     begin scope: 'u_rx_ctrl'
     begin scope: 'u_rx_shift'
     LUT5:I0->O          101   0.086   0.531  state_ns_0_o3[0] (N_394_0)
     LUT3:I2->O            2   0.086   0.491  out_tstrb_reten_lut6_2_o5[4] (S_AXIS_TSTRB_0(3))
     end scope: 'u_rx_shift'
     LUT5:I3->O            7   0.086   0.440  svbl_138.svbl_141.mac_rx_state_nxt9_8_2 (mac_rx_state_nxt9_8_2_reti)
     LUT6:I5->O            2   0.086   0.604  svbl_138.svbl_141.mac_rx_state_nxt9_8 (N_5516_8_reti)
     LUT3:I0->O            1   0.086   0.000  shift_tvalid_ret_2_RNO (N_5516_i_reti)
     FDS:D                    -0.022          shift_tvalid_ret_2
    ----------------------------------------
    Total                      5.659ns (0.998ns logic, 4.661ns route)
                                       (17.6% logic, 82.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout0'
  Clock period: 3.837ns (frequency: 260.619MHz)
  Total number of paths / destination ports: 11242 / 813
-------------------------------------------------------------------------
Delay:               3.837ns (Levels of Logic = 5)
  Source:            dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_data_1 (FF)
  Destination:       dma_0/dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l0_out_7 (FF)
  Source Clock:      dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout0 rising
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout0 rising

  Data Path: dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_data_1 to dma_0/dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l0_out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.396   0.910  dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_data_1 (dma_0/ep/pcie_ep0/pcie_blk/pipe_rx_data<1>)
     LUT6:I0->O            2   0.086   0.666  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0_and000011 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/N17)
     LUT6:I2->O            4   0.086   0.500  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0_and00001 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0)
     LUT4:I2->O            2   0.086   0.416  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l7_out_or00011_1 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l7_out_or00011)
     LUT6:I5->O           28   0.086   0.519  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l0_out_mux0000<0>111 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/N14)
     LUT4:I3->O            1   0.086   0.000  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_mux0000<7>1 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_mux0000<7>)
     FD:D                     -0.022          dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_0
    ----------------------------------------
    Total                      3.837ns (0.826ns logic, 3.011ns route)
                                       (21.5% logic, 78.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0>'
  Clock period: 2.668ns (frequency: 374.770MHz)
  Total number of paths / destination ports: 298 / 34
-------------------------------------------------------------------------
Delay:               2.668ns (Levels of Logic = 3)
  Source:            dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (FF)
  Destination:       dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_7 (FF)
  Source Clock:      dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0> rising
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0> rising

  Data Path: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 to dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.396   0.604  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>)
     LUT3:I0->O            1   0.086   0.412  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0 (N50)
     LUT6:I5->O            3   0.086   0.496  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000 (dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000)
     LUT2:I0->O            8   0.086   0.318  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011 (dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001)
     FDCE:CE                   0.185          dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0
    ----------------------------------------
    Total                      2.668ns (0.839ns logic, 1.829ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout'
  Clock period: 2.404ns (frequency: 415.947MHz)
  Total number of paths / destination ports: 528 / 215
-------------------------------------------------------------------------
Delay:               2.404ns (Levels of Logic = 2)
  Source:            dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5 (FF)
  Destination:       dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_1 (FF)
  Source Clock:      dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout rising
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout rising

  Data Path: dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5 to dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            3   0.396   0.671  dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5 (dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5)
     LUT4:I0->O            1   0.086   0.412  dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_mux0000<1>2_SW0 (N8)
     LUT6:I5->O            1   0.086   0.286  dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_mux0000<1>2 (dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/N10)
     FDSE:S                    0.468          dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_1
    ----------------------------------------
    Total                      2.404ns (1.036ns logic, 1.368ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              1.481ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       reset_0/reset_0/EXT_LPF/exr_d1 (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: RESET to reset_0/reset_0/EXT_LPF/exr_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.694   0.290  RESET_IBUF (RESET_IBUF)
     begin scope: 'reset_0'
     INV:I->O              1   0.212   0.286  reset_0/EXT_LPF/exr_d1_or000011_INV_0 (reset_0/EXT_LPF/exr_d1_or00001)
     FDS:D                    -0.022          reset_0/EXT_LPF/exr_d1
    ----------------------------------------
    Total                      1.481ns (0.906ns logic, 0.575ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.286ns (Levels of Logic = 0)
  Source:            dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i:LOCKED (PAD)
  Destination:       dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r (FF)
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0> rising

  Data Path: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i:LOCKED to dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:LOCKED         1   0.000   0.286  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i (dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll_pll_lk_out)
     FDCE:D                   -0.022          dma_0/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    ----------------------------------------
    Total                      0.286ns (0.000ns logic, 0.286ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Total number of paths / destination ports: 94 / 61
-------------------------------------------------------------------------
Offset:              2.830ns (Levels of Logic = 2)
  Source:            axi_emc_0/axi_emc_0/EMC_CTRL_I/IO_REGISTERS_I/mem_wen_reg (FF)
  Destination:       axi_emc_0_Mem_WEN_pin (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: axi_emc_0/axi_emc_0/EMC_CTRL_I/IO_REGISTERS_I/mem_wen_reg to axi_emc_0_Mem_WEN_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.396   0.290  axi_emc_0/EMC_CTRL_I/IO_REGISTERS_I/mem_wen_reg (Mem_WEN)
     end scope: 'axi_emc_0'
     OBUF:I->O                 2.144          axi_emc_0_Mem_WEN_pin_OBUF (axi_emc_0_Mem_WEN_pin)
    ----------------------------------------
    Total                      2.830ns (2.540ns logic, 0.290ns route)
                                       (89.8% logic, 10.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.196ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:RST (PAD)

  Data Path: RESET to clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.694   0.290  RESET_IBUF (RESET_IBUF)
     begin scope: 'clock_generator_0'
     INV:I->O              0   0.212   0.000  clock_generator_0/PLL0_INST/rsti1_INV_0 (clock_generator_0/PLL0_INST/rsti)
    PLL_ADV:RST                0.000          clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    ----------------------------------------
    Total                      1.196ns (0.906ns logic, 0.290ns route)
                                       (75.8% logic, 24.2% route)

=========================================================================


Total REAL time to Xst completion: 95.00 secs
Total CPU time to Xst completion: 94.78 secs
 
--> 


Total memory usage is 943452 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   40 (   0 filtered)
Number of infos    :  252 (   0 filtered)

