
*** Running vivado
    with args -log floating_point_addition.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_addition.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source floating_point_addition.tcl -notrace
Command: synth_design -top floating_point_addition -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15247
INFO: [Synth 8-11241] undeclared symbol 'mentissa_compare', assumed default net type 'wire' [/home/students/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_control_unit.v:98]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1674.492 ; gain = 335.832 ; free physical = 4402 ; free virtual = 11269
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'floating_point_addition' [/home/students/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/floating_point_addition.v:1]
INFO: [Synth 8-6157] synthesizing module 'addition_stage1' [/home/students/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_stage1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'addition_stage1' (0#1) [/home/students/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_stage1.v:1]
INFO: [Synth 8-6157] synthesizing module 'addition_control_unit' [/home/students/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_control_unit.v:1]
INFO: [Synth 8-226] default block is never used [/home/students/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_control_unit.v:62]
INFO: [Synth 8-6155] done synthesizing module 'addition_control_unit' (0#1) [/home/students/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_control_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'addition_stage2' [/home/students/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_stage2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'addition_stage2' (0#1) [/home/students/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_stage2.v:1]
INFO: [Synth 8-6157] synthesizing module 'addition_stage3' [/home/students/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_stage3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'addition_stage3' (0#1) [/home/students/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_stage3.v:1]
INFO: [Synth 8-6157] synthesizing module 'addition_stage4' [/home/students/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_stage4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'addition_stage4' (0#1) [/home/students/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_stage4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_addition' (0#1) [/home/students/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/floating_point_addition.v:1]
WARNING: [Synth 8-7129] Port addition_in[23] in module addition_stage4 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1740.461 ; gain = 401.801 ; free physical = 4312 ; free virtual = 11180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1755.305 ; gain = 416.645 ; free physical = 4319 ; free virtual = 11187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1763.309 ; gain = 424.648 ; free physical = 4319 ; free virtual = 11187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1772.215 ; gain = 433.555 ; free physical = 4311 ; free virtual = 11180
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   24 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	  25 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1918.551 ; gain = 579.891 ; free physical = 4131 ; free virtual = 11005
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1918.551 ; gain = 579.891 ; free physical = 4131 ; free virtual = 11005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1918.551 ; gain = 579.891 ; free physical = 4146 ; free virtual = 11019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1918.551 ; gain = 579.891 ; free physical = 4158 ; free virtual = 11034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1918.551 ; gain = 579.891 ; free physical = 4158 ; free virtual = 11034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1918.551 ; gain = 579.891 ; free physical = 4158 ; free virtual = 11034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1918.551 ; gain = 579.891 ; free physical = 4158 ; free virtual = 11034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1918.551 ; gain = 579.891 ; free physical = 4158 ; free virtual = 11034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1918.551 ; gain = 579.891 ; free physical = 4158 ; free virtual = 11034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    14|
|2     |LUT2   |    18|
|3     |LUT3   |    48|
|4     |LUT4   |    47|
|5     |LUT5   |    43|
|6     |LUT6   |   129|
|7     |IBUF   |    65|
|8     |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------------+----------------------+------+
|      |Instance       |Module                |Cells |
+------+---------------+----------------------+------+
|1     |top            |                      |   396|
|2     |  control_unit |addition_control_unit |    28|
|3     |  stage1       |addition_stage1       |   155|
|4     |  stage3       |addition_stage3       |   114|
|5     |  stage4       |addition_stage4       |     2|
+------+---------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1918.551 ; gain = 579.891 ; free physical = 4158 ; free virtual = 11034
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1918.551 ; gain = 579.891 ; free physical = 4158 ; free virtual = 11034
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1918.559 ; gain = 579.891 ; free physical = 4158 ; free virtual = 11034
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1924.488 ; gain = 0.000 ; free physical = 4156 ; free virtual = 11034
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2050.266 ; gain = 0.000 ; free physical = 4386 ; free virtual = 11272
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7d4f051a
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2050.266 ; gain = 711.605 ; free physical = 4385 ; free virtual = 11271
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1493.975; main = 1230.244; forked = 351.378
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2896.652; main = 2050.270; forked = 978.098
INFO: [Common 17-1381] The checkpoint '/home/students/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/xilinx vivado files/xilinx vivado files.runs/synth_1/floating_point_addition.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file floating_point_addition_utilization_synth.rpt -pb floating_point_addition_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 15:13:50 2025...
