

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Tue Dec 31 16:01:00 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.69|     6.380|        3.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1971|  7851|  1971|  7851|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+------+------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |  1969|  7849|        15|          5|          1| 392 ~ 1568 |    yes   |
        +----------+------+------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 5, D = 15, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 17 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.34>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 18 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 19 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 20 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 21 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i6 %input_height_read to i7" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 22 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln40_1_cast14 = zext i6 %input_width_read to i11" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 23 'zext' 'zext_ln40_1_cast14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i5 %output_height_read to i7" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 24 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln48_1_cast = zext i5 %output_width_read to i11" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 25 'zext' 'zext_ln48_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = trunc i5 %output_width_read to i4" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 26 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_59 = trunc i5 %output_height_read to i4" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 27 'trunc' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i4 %empty_59 to i8" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 28 'zext' 'zext_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln4_2 = zext i4 %empty to i8" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 29 'zext' 'zext_ln4_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.34ns)   --->   "%mul_ln4 = mul i8 %zext_ln4, %zext_ln4_2" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 30 'mul' 'mul_ln4' <Predicate = true> <Delay = 2.34> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %mul_ln4, i3 0)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 31 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.30ns)   --->   "%icmp_ln33 = icmp eq i4 %empty, 0" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 32 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.78>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten48 = phi i11 [ 0, %0 ], [ %add_ln23, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 34 'phi' 'indvar_flatten48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%out_d_0 = phi i4 [ 0, %0 ], [ %select_ln24_9, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 35 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln32_14, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 36 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i4 %out_d_0 to i7" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 37 'zext' 'zext_ln48_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i4 %out_d_0 to i6" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 38 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i4 %out_d_0 to i3" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 39 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln27, i3 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 40 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.82ns)   --->   "%add_ln27 = add i6 %zext_ln27, %shl_ln" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 41 'add' 'add_ln27' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (3.78ns)   --->   "%mul_ln40 = mul i7 %zext_ln48_2, %zext_ln40" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 42 'mul' 'mul_ln40' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (3.49ns)   --->   "%mul_ln48 = mul i7 %zext_ln48_2, %zext_ln48" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 43 'mul' 'mul_ln48' <Predicate = true> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.88ns)   --->   "%icmp_ln23 = icmp eq i11 %indvar_flatten48, %tmp_2" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 44 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.73ns)   --->   "%out_d = add i4 1, %out_d_0" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 45 'add' 'out_d' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.55ns)   --->   "%icmp_ln32 = icmp eq i8 %indvar_flatten, %mul_ln4" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 46 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln23)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i4 %out_d to i6" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 47 'zext' 'zext_ln27_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln27_2 = trunc i4 %out_d to i3" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 48 'trunc' 'trunc_ln27_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln27_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln27_2, i3 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 49 'bitconcatenate' 'shl_ln27_mid1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.82ns)   --->   "%add_ln27_2 = add i6 %zext_ln27_4, %shl_ln27_mid1" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 50 'add' 'add_ln27_2' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.44>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ 0, %0 ], [ %select_ln32, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 51 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ 0, %0 ], [ %out_w, %hls_label_2 ]"   --->   Operation 52 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str127) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 53 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln40_2_cast = zext i4 %out_h_0 to i7" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 54 'zext' 'zext_ln40_2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.87ns)   --->   "%tmp_0_0 = add i7 %zext_ln40_2_cast, %mul_ln40" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 55 'add' 'tmp_0_0' <Predicate = (!icmp_ln32)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.87ns)   --->   "%tmp11 = add i7 %zext_ln40_2_cast, %mul_ln48" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 56 'add' 'tmp11' <Predicate = (!icmp_ln32)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.63ns)   --->   "%add_ln23 = add i11 1, %indvar_flatten48" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 57 'add' 'add_ln23' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %1, label %hls_label_2" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.02ns)   --->   "%select_ln24 = select i1 %icmp_ln32, i4 0, i4 %out_h_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 59 'select' 'select_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln48_4 = zext i4 %out_d to i7" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 60 'zext' 'zext_ln48_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.18ns)   --->   "%select_ln24_8 = select i1 %icmp_ln32, i6 %add_ln27_2, i6 %add_ln27" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 61 'select' 'select_ln24_8' <Predicate = (!icmp_ln23)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i6 %select_ln24_8 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 62 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 63 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (3.25ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 64 'load' 'kernel_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln24_19 = zext i6 %select_ln24_8 to i7" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 65 'zext' 'zext_ln24_19' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.82ns)   --->   "%add_ln24_8 = add i7 2, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 66 'add' 'add_ln24_8' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.82ns)   --->   "%add_ln24_9 = add i7 3, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 67 'add' 'add_ln24_9' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (3.78ns)   --->   "%mul_ln40_18 = mul i7 %zext_ln48_4, %zext_ln40" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 68 'mul' 'mul_ln40_18' <Predicate = (!icmp_ln23)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (3.49ns)   --->   "%mul_ln48_2 = mul i7 %zext_ln48_4, %zext_ln48" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 69 'mul' 'mul_ln48_2' <Predicate = (!icmp_ln23)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (1.30ns)   --->   "%icmp_ln33_2 = icmp eq i4 %out_w_0, %empty" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 70 'icmp' 'icmp_ln33_2' <Predicate = (!icmp_ln23 & !icmp_ln32)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.99ns)   --->   "%select_ln24_14 = select i1 %icmp_ln32, i1 %icmp_ln33, i1 %icmp_ln33_2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 71 'select' 'select_ln24_14' <Predicate = (!icmp_ln23)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node out_w_0_mid2)   --->   "%empty_61 = or i1 %select_ln24_14, %icmp_ln32" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 72 'or' 'empty_61' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.02ns) (out node of the LUT)   --->   "%out_w_0_mid2 = select i1 %empty_61, i4 0, i4 %out_w_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 73 'select' 'out_w_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.91ns)   --->   "%add_ln32_2 = add i8 1, %indvar_flatten" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 74 'add' 'add_ln32_2' <Predicate = (!icmp_ln23 & !icmp_ln32)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.59>
ST_4 : Operation 75 [1/2] (3.25ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 75 'load' 'kernel_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 76 [1/1] (1.82ns)   --->   "%add_ln24 = add i7 1, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 76 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln24_11 = zext i7 %add_ln24_8 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 77 'zext' 'zext_ln24_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%kernel_addr_10 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_11" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 78 'getelementptr' 'kernel_addr_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (3.25ns)   --->   "%kernel_load_10 = load i16* %kernel_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 79 'load' 'kernel_load_10' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln24_12 = zext i7 %add_ln24_9 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 80 'zext' 'zext_ln24_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%kernel_addr_11 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_12" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 81 'getelementptr' 'kernel_addr_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (3.25ns)   --->   "%kernel_load_11 = load i16* %kernel_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 82 'load' 'kernel_load_11' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 83 [1/1] (1.82ns)   --->   "%add_ln24_10 = add i7 4, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 83 'add' 'add_ln24_10' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%select_ln24_10 = select i1 %icmp_ln32, i7 %mul_ln40_18, i7 %mul_ln40" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 84 'select' 'select_ln24_10' <Predicate = (!icmp_ln23 & select_ln24_14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node tmp11_mid1)   --->   "%select_ln24_11 = select i1 %icmp_ln32, i7 %mul_ln48_2, i7 %mul_ln48" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 85 'select' 'select_ln24_11' <Predicate = (!icmp_ln23 & select_ln24_14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp10_0_0_mid2_v_v)   --->   "%select_ln24_12 = select i1 %icmp_ln32, i7 %mul_ln40_18, i7 %tmp_0_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 86 'select' 'select_ln24_12' <Predicate = (!icmp_ln23 & !select_ln24_14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp12_mid2_v_v)   --->   "%select_ln24_13 = select i1 %icmp_ln32, i7 %mul_ln48_2, i7 %tmp11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 87 'select' 'select_ln24_13' <Predicate = (!icmp_ln23 & !select_ln24_14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.73ns)   --->   "%out_h = add i4 1, %select_ln24" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 88 'add' 'out_h' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln40_2_cast_mid = zext i4 %out_h to i7" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 89 'zext' 'zext_ln40_2_cast_mid' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp_0_0_mid1 = add i7 %zext_ln40_2_cast_mid, %select_ln24_10" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 90 'add' 'tmp_0_0_mid1' <Predicate = (!icmp_ln23 & select_ln24_14)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp10_0_0_mid2_v_v = select i1 %select_ln24_14, i7 %tmp_0_0_mid1, i7 %select_ln24_12" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 91 'select' 'tmp10_0_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp11_mid1 = add i7 %zext_ln40_2_cast_mid, %select_ln24_11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 92 'add' 'tmp11_mid1' <Predicate = (!icmp_ln23 & select_ln24_14)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp12_mid2_v_v = select i1 %select_ln24_14, i7 %tmp11_mid1, i7 %select_ln24_13" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 93 'select' 'tmp12_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.74>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln24_10 = zext i7 %add_ln24 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 94 'zext' 'zext_ln24_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%kernel_addr_9 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_10" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 95 'getelementptr' 'kernel_addr_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 96 [2/2] (3.25ns)   --->   "%kernel_load_9 = load i16* %kernel_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 96 'load' 'kernel_load_9' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 97 [1/2] (3.25ns)   --->   "%kernel_load_10 = load i16* %kernel_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 97 'load' 'kernel_load_10' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 98 [1/2] (3.25ns)   --->   "%kernel_load_11 = load i16* %kernel_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 98 'load' 'kernel_load_11' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln24_13 = zext i7 %add_ln24_10 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 99 'zext' 'zext_ln24_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%kernel_addr_12 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_13" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 100 'getelementptr' 'kernel_addr_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 101 [2/2] (3.25ns)   --->   "%kernel_load_12 = load i16* %kernel_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 101 'load' 'kernel_load_12' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 102 [1/1] (1.82ns)   --->   "%add_ln24_11 = add i7 5, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 102 'add' 'add_ln24_11' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (1.82ns)   --->   "%add_ln24_12 = add i7 6, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 103 'add' 'add_ln24_12' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp10_0_0_mid2_v = zext i7 %tmp10_0_0_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 104 'zext' 'tmp10_0_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (3.74ns)   --->   "%tmp10_0_0_mid2 = mul i11 %zext_ln40_1_cast14, %tmp10_0_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 105 'mul' 'tmp10_0_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (1.87ns)   --->   "%tmp10_1_0_mid2_v_v = add i7 1, %tmp10_0_0_mid2_v_v" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 106 'add' 'tmp10_1_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (1.87ns)   --->   "%tmp10_2_0_mid2_v_v = add i7 2, %tmp10_0_0_mid2_v_v" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 107 'add' 'tmp10_2_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.74>
ST_6 : Operation 108 [1/2] (3.25ns)   --->   "%kernel_load_9 = load i16* %kernel_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 108 'load' 'kernel_load_9' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 109 [1/2] (3.25ns)   --->   "%kernel_load_12 = load i16* %kernel_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 109 'load' 'kernel_load_12' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln24_14 = zext i7 %add_ln24_11 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 110 'zext' 'zext_ln24_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%kernel_addr_13 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_14" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 111 'getelementptr' 'kernel_addr_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 112 [2/2] (3.25ns)   --->   "%kernel_load_13 = load i16* %kernel_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 112 'load' 'kernel_load_13' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln24_15 = zext i7 %add_ln24_12 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 113 'zext' 'zext_ln24_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%kernel_addr_14 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_15" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 114 'getelementptr' 'kernel_addr_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 115 [2/2] (3.25ns)   --->   "%kernel_load_14 = load i16* %kernel_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 115 'load' 'kernel_load_14' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 116 [1/1] (1.82ns)   --->   "%add_ln24_13 = add i7 7, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 116 'add' 'add_ln24_13' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (1.82ns)   --->   "%add_ln24_14 = add i7 8, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 117 'add' 'add_ln24_14' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (1.02ns)   --->   "%select_ln24_9 = select i1 %icmp_ln32, i4 %out_d, i4 %out_d_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 118 'select' 'select_ln24_9' <Predicate = (!icmp_ln23)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp10_1_0_mid2_v = zext i7 %tmp10_1_0_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 119 'zext' 'tmp10_1_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (3.74ns)   --->   "%tmp10_1_0_mid2 = mul i11 %zext_ln40_1_cast14, %tmp10_1_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 120 'mul' 'tmp10_1_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%tmp10_2_0_mid2_v = zext i7 %tmp10_2_0_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 121 'zext' 'tmp10_2_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (3.74ns)   --->   "%tmp10_2_0_mid2 = mul i11 %zext_ln40_1_cast14, %tmp10_2_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 122 'mul' 'tmp10_2_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln40_13 = zext i4 %out_w_0_mid2 to i11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 123 'zext' 'zext_ln40_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (1.63ns)   --->   "%add_ln40 = add i11 %zext_ln40_13, %tmp10_0_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 124 'add' 'add_ln40' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (1.73ns)   --->   "%add_ln40_13 = add i4 2, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 125 'add' 'add_ln40_13' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln40_17 = zext i4 %add_ln40_13 to i11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 126 'zext' 'zext_ln40_17' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (1.63ns)   --->   "%add_ln40_14 = add i11 %tmp10_0_0_mid2, %zext_ln40_17" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 127 'add' 'add_ln40_14' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (1.24ns)   --->   "%select_ln32_14 = select i1 %icmp_ln32, i8 1, i8 %add_ln32_2" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 128 'select' 'select_ln32_14' <Predicate = (!icmp_ln23)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.37>
ST_7 : Operation 129 [1/2] (3.25ns)   --->   "%kernel_load_13 = load i16* %kernel_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 129 'load' 'kernel_load_13' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 130 [1/2] (3.25ns)   --->   "%kernel_load_14 = load i16* %kernel_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 130 'load' 'kernel_load_14' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln24_16 = zext i7 %add_ln24_13 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 131 'zext' 'zext_ln24_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%kernel_addr_15 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_16" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 132 'getelementptr' 'kernel_addr_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 133 [2/2] (3.25ns)   --->   "%kernel_load_15 = load i16* %kernel_addr_15, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 133 'load' 'kernel_load_15' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln24_17 = zext i7 %add_ln24_14 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 134 'zext' 'zext_ln24_17' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%kernel_addr_16 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_17" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 135 'getelementptr' 'kernel_addr_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 136 [2/2] (3.25ns)   --->   "%kernel_load_16 = load i16* %kernel_addr_16, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 136 'load' 'kernel_load_16' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 137 [1/1] (1.02ns)   --->   "%select_ln32 = select i1 %select_ln24_14, i4 %out_h, i4 %select_ln24" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 137 'select' 'select_ln32' <Predicate = (!icmp_ln23)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln40_14 = zext i11 %add_ln40 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 138 'zext' 'zext_ln40_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 139 'getelementptr' 'input_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 140 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 140 'load' 'input_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 141 [1/1] (1.73ns)   --->   "%out_w = add i4 1, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 141 'add' 'out_w' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln40_15 = zext i4 %out_w to i11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 142 'zext' 'zext_ln40_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (1.63ns)   --->   "%add_ln40_12 = add i11 %tmp10_0_0_mid2, %zext_ln40_15" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 143 'add' 'add_ln40_12' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln40_18 = zext i11 %add_ln40_14 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 144 'zext' 'zext_ln40_18' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%input_addr_16 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_18" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 145 'getelementptr' 'input_addr_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 146 [2/2] (3.25ns)   --->   "%input_load_16 = load i16* %input_addr_16, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 146 'load' 'input_load_16' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 147 [1/1] (1.63ns)   --->   "%add_ln40_15 = add i11 %zext_ln40_13, %tmp10_1_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 147 'add' 'add_ln40_15' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.38>
ST_8 : Operation 148 [1/2] (3.25ns)   --->   "%kernel_load_15 = load i16* %kernel_addr_15, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 148 'load' 'kernel_load_15' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 149 [1/2] (3.25ns)   --->   "%kernel_load_16 = load i16* %kernel_addr_16, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 149 'load' 'kernel_load_16' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln24_18 = zext i4 %select_ln24_9 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 150 'zext' 'zext_ln24_18' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [8 x i16]* %bias, i64 0, i64 %zext_ln24_18" [../layers_c/depthwise_conv2d.cpp:30]   --->   Operation 151 'getelementptr' 'bias_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 152 [2/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 152 'load' 'bias_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%tmp12_mid2_v = zext i7 %tmp12_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 153 'zext' 'tmp12_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (3.36ns) (grouped into DSP with root node add_ln48)   --->   "%tmp12_mid2 = mul i11 %zext_ln48_1_cast, %tmp12_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 154 'mul' 'tmp12_mid2' <Predicate = (!icmp_ln23)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 155 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 155 'load' 'input_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln40_16 = zext i11 %add_ln40_12 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 156 'zext' 'zext_ln40_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%input_addr_15 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_16" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 157 'getelementptr' 'input_addr_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 158 [2/2] (3.25ns)   --->   "%input_load_15 = load i16* %input_addr_15, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 158 'load' 'input_load_15' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 159 [1/2] (3.25ns)   --->   "%input_load_16 = load i16* %input_addr_16, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 159 'load' 'input_load_16' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln40_19 = zext i11 %add_ln40_15 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 160 'zext' 'zext_ln40_19' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%input_addr_17 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_19" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 161 'getelementptr' 'input_addr_17' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 162 [2/2] (3.25ns)   --->   "%input_load_17 = load i16* %input_addr_17, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 162 'load' 'input_load_17' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 163 [1/1] (1.63ns)   --->   "%add_ln40_16 = add i11 %tmp10_1_0_mid2, %zext_ln40_15" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 163 'add' 'add_ln40_16' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (1.63ns)   --->   "%add_ln40_17 = add i11 %tmp10_1_0_mid2, %zext_ln40_17" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 164 'add' 'add_ln40_17' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (1.63ns)   --->   "%add_ln40_18 = add i11 %zext_ln40_13, %tmp10_2_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 165 'add' 'add_ln40_18' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (1.63ns)   --->   "%add_ln40_19 = add i11 %tmp10_2_0_mid2, %zext_ln40_15" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 166 'add' 'add_ln40_19' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (1.63ns)   --->   "%add_ln40_20 = add i11 %tmp10_2_0_mid2, %zext_ln40_17" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 167 'add' 'add_ln40_20' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln48 = add i11 %zext_ln40_13, %tmp12_mid2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 168 'add' 'add_ln48' <Predicate = (!icmp_ln23)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.38>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i16 %kernel_load to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 169 'sext' 'sext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln24_10 = sext i16 %kernel_load_10 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 170 'sext' 'sext_ln24_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 171 [1/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 171 'load' 'bias_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i16 %input_load to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 172 'sext' 'sext_ln40' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_9 = mul i30 %sext_ln40, %sext_ln24" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 173 'mul' 'mul_ln40_9' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 174 [1/2] (3.25ns)   --->   "%input_load_15 = load i16* %input_addr_15, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 174 'load' 'input_load_15' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln40_10 = sext i16 %input_load_16 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 175 'sext' 'sext_ln40_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_11 = mul i30 %sext_ln40_10, %sext_ln24_10" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 176 'mul' 'mul_ln40_11' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 177 [1/2] (3.25ns)   --->   "%input_load_17 = load i16* %input_addr_17, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 177 'load' 'input_load_17' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln40_20 = zext i11 %add_ln40_16 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 178 'zext' 'zext_ln40_20' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%input_addr_18 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_20" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 179 'getelementptr' 'input_addr_18' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 180 [2/2] (3.25ns)   --->   "%input_load_18 = load i16* %input_addr_18, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 180 'load' 'input_load_18' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln40_21 = zext i11 %add_ln40_17 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 181 'zext' 'zext_ln40_21' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%input_addr_19 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_21" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 182 'getelementptr' 'input_addr_19' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 183 [2/2] (3.25ns)   --->   "%input_load_19 = load i16* %input_addr_19, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 183 'load' 'input_load_19' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 10 <SV = 9> <Delay = 6.38>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln24_9 = sext i16 %kernel_load_9 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 184 'sext' 'sext_ln24_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln24_11 = sext i16 %kernel_load_11 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 185 'sext' 'sext_ln24_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_9, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 186 'partselect' 'trunc_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln40_9 = sext i16 %input_load_15 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 187 'sext' 'sext_ln40_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_10 = mul i30 %sext_ln40_9, %sext_ln24_9" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 188 'mul' 'mul_ln40_10' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln48_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_11, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 189 'partselect' 'trunc_ln48_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln40_11 = sext i16 %input_load_17 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 190 'sext' 'sext_ln40_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_12 = mul i30 %sext_ln40_11, %sext_ln24_11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 191 'mul' 'mul_ln40_12' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 192 [1/2] (3.25ns)   --->   "%input_load_18 = load i16* %input_addr_18, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 192 'load' 'input_load_18' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 193 [1/2] (3.25ns)   --->   "%input_load_19 = load i16* %input_addr_19, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 193 'load' 'input_load_19' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln40_22 = zext i11 %add_ln40_18 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 194 'zext' 'zext_ln40_22' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%input_addr_20 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_22" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 195 'getelementptr' 'input_addr_20' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 196 [2/2] (3.25ns)   --->   "%input_load_20 = load i16* %input_addr_20, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 196 'load' 'input_load_20' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln40_23 = zext i11 %add_ln40_19 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 197 'zext' 'zext_ln40_23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%input_addr_21 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_23" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 198 'getelementptr' 'input_addr_21' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 199 [2/2] (3.25ns)   --->   "%input_load_21 = load i16* %input_addr_21, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 199 'load' 'input_load_21' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 200 [1/1] (2.07ns)   --->   "%add_ln48_9 = add i16 %trunc_ln, %bias_load" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 200 'add' 'add_ln48_9' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.38>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln24_12 = sext i16 %kernel_load_12 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 201 'sext' 'sext_ln24_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln24_13 = sext i16 %kernel_load_13 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 202 'sext' 'sext_ln24_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln48_9 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_10, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 203 'partselect' 'trunc_ln48_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln48_8 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_12, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 204 'partselect' 'trunc_ln48_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln40_12 = sext i16 %input_load_18 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 205 'sext' 'sext_ln40_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_13 = mul i30 %sext_ln40_12, %sext_ln24_12" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 206 'mul' 'mul_ln40_13' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln40_13 = sext i16 %input_load_19 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 207 'sext' 'sext_ln40_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_14 = mul i30 %sext_ln40_13, %sext_ln24_13" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 208 'mul' 'mul_ln40_14' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 209 [1/2] (3.25ns)   --->   "%input_load_20 = load i16* %input_addr_20, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 209 'load' 'input_load_20' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 210 [1/2] (3.25ns)   --->   "%input_load_21 = load i16* %input_addr_21, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 210 'load' 'input_load_21' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln40_24 = zext i11 %add_ln40_20 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 211 'zext' 'zext_ln40_24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%input_addr_22 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_24" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 212 'getelementptr' 'input_addr_22' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 213 [2/2] (3.25ns)   --->   "%input_load_22 = load i16* %input_addr_22, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 213 'load' 'input_load_22' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 214 [1/1] (2.07ns)   --->   "%add_ln48_10 = add i16 %trunc_ln48_8, %trunc_ln48_s" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 214 'add' 'add_ln48_10' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.38>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln24_14 = sext i16 %kernel_load_14 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 215 'sext' 'sext_ln24_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln24_15 = sext i16 %kernel_load_15 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 216 'sext' 'sext_ln24_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_13, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 217 'partselect' 'trunc_ln48_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln48_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_14, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 218 'partselect' 'trunc_ln48_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln40_14 = sext i16 %input_load_20 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 219 'sext' 'sext_ln40_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 220 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_15 = mul i30 %sext_ln40_14, %sext_ln24_14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 220 'mul' 'mul_ln40_15' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln40_15 = sext i16 %input_load_21 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 221 'sext' 'sext_ln40_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_16 = mul i30 %sext_ln40_15, %sext_ln24_15" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 222 'mul' 'mul_ln40_16' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 223 [1/2] (3.25ns)   --->   "%input_load_22 = load i16* %input_addr_22, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 223 'load' 'input_load_22' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_11 = add i16 %trunc_ln48_9, %add_ln48_10" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 224 'add' 'add_ln48_11' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 225 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_12 = add i16 %add_ln48_9, %add_ln48_11" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 225 'add' 'add_ln48_12' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 226 [1/1] (2.07ns)   --->   "%add_ln48_13 = add i16 %trunc_ln48_2, %trunc_ln48_1" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 226 'add' 'add_ln48_13' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.38>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln24_16 = sext i16 %kernel_load_16 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 227 'sext' 'sext_ln24_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln48_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_15, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 228 'partselect' 'trunc_ln48_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln48_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_16, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 229 'partselect' 'trunc_ln48_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln40_16 = sext i16 %input_load_22 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 230 'sext' 'sext_ln40_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_13 : Operation 231 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_17 = mul i30 %sext_ln40_16, %sext_ln24_16" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 231 'mul' 'mul_ln40_17' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 3.90>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln48_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_17, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 232 'partselect' 'trunc_ln48_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_14 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_14 = add i16 %trunc_ln48_5, %trunc_ln48_4" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 233 'add' 'add_ln48_14' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 234 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_15 = add i16 %trunc_ln48_3, %add_ln48_14" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 234 'add' 'add_ln48_15' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 3.90>
ST_15 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_16 = add i16 %add_ln48_13, %add_ln48_15" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 235 'add' 'add_ln48_16' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 236 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_17 = add i16 %add_ln48_12, %add_ln48_16" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 236 'add' 'add_ln48_17' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str127) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 237 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_16 : Operation 238 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 392, i64 1568, i64 0)"   --->   Operation 238 'speclooptripcount' 'empty_60' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_16 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str127) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 239 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_16 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str430)" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 240 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_16 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str127) nounwind" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 241 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln48_3 = zext i11 %add_ln48 to i64" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 242 'zext' 'zext_ln48_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_16 : Operation 243 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln48_3" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 243 'getelementptr' 'output_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_16 : Operation 244 [1/1] (3.25ns)   --->   "store i16 %add_ln48_17, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 244 'store' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_16 : Operation 245 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str430, i32 %tmp_s)" [../layers_c/depthwise_conv2d.cpp:50]   --->   Operation 245 'specregionend' 'empty_62' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_16 : Operation 246 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 246 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 17 <SV = 3> <Delay = 0.00>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 247 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read    (read             ) [ 000000000000000000]
output_height_read   (read             ) [ 000000000000000000]
input_width_read     (read             ) [ 000000000000000000]
input_height_read    (read             ) [ 000000000000000000]
zext_ln40            (zext             ) [ 001111111111111110]
zext_ln40_1_cast14   (zext             ) [ 001111111111111110]
zext_ln48            (zext             ) [ 001111111111111110]
zext_ln48_1_cast     (zext             ) [ 001111111111111110]
empty                (trunc            ) [ 001111111111111110]
empty_59             (trunc            ) [ 000000000000000000]
zext_ln4             (zext             ) [ 000000000000000000]
zext_ln4_2           (zext             ) [ 000000000000000000]
mul_ln4              (mul              ) [ 001111111111111110]
tmp_2                (bitconcatenate   ) [ 001111111111111110]
icmp_ln33            (icmp             ) [ 001111111111111110]
br_ln23              (br               ) [ 011111111111111110]
indvar_flatten48     (phi              ) [ 001100000000000000]
out_d_0              (phi              ) [ 001111100000000000]
indvar_flatten       (phi              ) [ 001100000000000000]
zext_ln48_2          (zext             ) [ 000000000000000000]
zext_ln27            (zext             ) [ 000000000000000000]
trunc_ln27           (trunc            ) [ 000000000000000000]
shl_ln               (bitconcatenate   ) [ 000000000000000000]
add_ln27             (add              ) [ 000100000000000000]
mul_ln40             (mul              ) [ 000110000000000000]
mul_ln48             (mul              ) [ 000110000000000000]
icmp_ln23            (icmp             ) [ 001111111111111110]
out_d                (add              ) [ 000111100000000000]
icmp_ln32            (icmp             ) [ 000111100000000000]
zext_ln27_4          (zext             ) [ 000000000000000000]
trunc_ln27_2         (trunc            ) [ 000000000000000000]
shl_ln27_mid1        (bitconcatenate   ) [ 000000000000000000]
add_ln27_2           (add              ) [ 000100000000000000]
out_h_0              (phi              ) [ 001100000000000000]
out_w_0              (phi              ) [ 001100000000000000]
specpipeline_ln24    (specpipeline     ) [ 000000000000000000]
zext_ln40_2_cast     (zext             ) [ 000000000000000000]
tmp_0_0              (add              ) [ 000010000000000000]
tmp11                (add              ) [ 000010000000000000]
add_ln23             (add              ) [ 011111111111111110]
br_ln23              (br               ) [ 000000000000000000]
select_ln24          (select           ) [ 001011110000000000]
zext_ln48_4          (zext             ) [ 000000000000000000]
select_ln24_8        (select           ) [ 000000000000000000]
zext_ln24            (zext             ) [ 000000000000000000]
kernel_addr          (getelementptr    ) [ 000010000000000000]
zext_ln24_19         (zext             ) [ 000011100000000000]
add_ln24_8           (add              ) [ 000010000000000000]
add_ln24_9           (add              ) [ 000010000000000000]
mul_ln40_18          (mul              ) [ 000010000000000000]
mul_ln48_2           (mul              ) [ 000010000000000000]
icmp_ln33_2          (icmp             ) [ 000000000000000000]
select_ln24_14       (select           ) [ 001011110000000000]
empty_61             (or               ) [ 000000000000000000]
out_w_0_mid2         (select           ) [ 001011110000000000]
add_ln32_2           (add              ) [ 000011100000000000]
kernel_load          (load             ) [ 001111111100000000]
add_ln24             (add              ) [ 000001000000000000]
zext_ln24_11         (zext             ) [ 000000000000000000]
kernel_addr_10       (getelementptr    ) [ 000001000000000000]
zext_ln24_12         (zext             ) [ 000000000000000000]
kernel_addr_11       (getelementptr    ) [ 000001000000000000]
add_ln24_10          (add              ) [ 000001000000000000]
select_ln24_10       (select           ) [ 000000000000000000]
select_ln24_11       (select           ) [ 000000000000000000]
select_ln24_12       (select           ) [ 000000000000000000]
select_ln24_13       (select           ) [ 000000000000000000]
out_h                (add              ) [ 001001110000000000]
zext_ln40_2_cast_mid (zext             ) [ 000000000000000000]
tmp_0_0_mid1         (add              ) [ 000000000000000000]
tmp10_0_0_mid2_v_v   (select           ) [ 000001000000000000]
tmp11_mid1           (add              ) [ 000000000000000000]
tmp12_mid2_v_v       (select           ) [ 001101111000000000]
zext_ln24_10         (zext             ) [ 000000000000000000]
kernel_addr_9        (getelementptr    ) [ 000000100000000000]
kernel_load_10       (load             ) [ 001110111100000000]
kernel_load_11       (load             ) [ 001111111110000000]
zext_ln24_13         (zext             ) [ 000000000000000000]
kernel_addr_12       (getelementptr    ) [ 000000100000000000]
add_ln24_11          (add              ) [ 000000100000000000]
add_ln24_12          (add              ) [ 000000100000000000]
tmp10_0_0_mid2_v     (zext             ) [ 000000000000000000]
tmp10_0_0_mid2       (mul              ) [ 001000110000000000]
tmp10_1_0_mid2_v_v   (add              ) [ 000000100000000000]
tmp10_2_0_mid2_v_v   (add              ) [ 000000100000000000]
kernel_load_9        (load             ) [ 001111011110000000]
kernel_load_12       (load             ) [ 001111111111000000]
zext_ln24_14         (zext             ) [ 000000000000000000]
kernel_addr_13       (getelementptr    ) [ 001000010000000000]
zext_ln24_15         (zext             ) [ 000000000000000000]
kernel_addr_14       (getelementptr    ) [ 001000010000000000]
add_ln24_13          (add              ) [ 001000010000000000]
add_ln24_14          (add              ) [ 001000010000000000]
select_ln24_9        (select           ) [ 011111111111111110]
tmp10_1_0_mid2_v     (zext             ) [ 000000000000000000]
tmp10_1_0_mid2       (mul              ) [ 001100011000000000]
tmp10_2_0_mid2_v     (zext             ) [ 000000000000000000]
tmp10_2_0_mid2       (mul              ) [ 001100011000000000]
zext_ln40_13         (zext             ) [ 001100011000000000]
add_ln40             (add              ) [ 001000010000000000]
add_ln40_13          (add              ) [ 000000000000000000]
zext_ln40_17         (zext             ) [ 001100011000000000]
add_ln40_14          (add              ) [ 001000010000000000]
select_ln32_14       (select           ) [ 011111111111111110]
kernel_load_13       (load             ) [ 000111101111000000]
kernel_load_14       (load             ) [ 001111101111100000]
zext_ln24_16         (zext             ) [ 000000000000000000]
kernel_addr_15       (getelementptr    ) [ 000100001000000000]
zext_ln24_17         (zext             ) [ 000000000000000000]
kernel_addr_16       (getelementptr    ) [ 000100001000000000]
select_ln32          (select           ) [ 011111101111111110]
zext_ln40_14         (zext             ) [ 000000000000000000]
input_addr           (getelementptr    ) [ 000100001000000000]
out_w                (add              ) [ 011111101111111110]
zext_ln40_15         (zext             ) [ 000100001000000000]
add_ln40_12          (add              ) [ 000100001000000000]
zext_ln40_18         (zext             ) [ 000000000000000000]
input_addr_16        (getelementptr    ) [ 000100001000000000]
add_ln40_15          (add              ) [ 000100001000000000]
kernel_load_15       (load             ) [ 001011100111100000]
kernel_load_16       (load             ) [ 001111100111110000]
zext_ln24_18         (zext             ) [ 000000000000000000]
bias_addr            (getelementptr    ) [ 000010000100000000]
tmp12_mid2_v         (zext             ) [ 000000000000000000]
tmp12_mid2           (mul              ) [ 000000000000000000]
input_load           (load             ) [ 000010000100000000]
zext_ln40_16         (zext             ) [ 000000000000000000]
input_addr_15        (getelementptr    ) [ 000010000100000000]
input_load_16        (load             ) [ 000010000100000000]
zext_ln40_19         (zext             ) [ 000000000000000000]
input_addr_17        (getelementptr    ) [ 000010000100000000]
add_ln40_16          (add              ) [ 000010000100000000]
add_ln40_17          (add              ) [ 000010000100000000]
add_ln40_18          (add              ) [ 000011000110000000]
add_ln40_19          (add              ) [ 000011000110000000]
add_ln40_20          (add              ) [ 000011100111000000]
add_ln48             (add              ) [ 001111100111111110]
sext_ln24            (sext             ) [ 000000000000000000]
sext_ln24_10         (sext             ) [ 000000000000000000]
bias_load            (load             ) [ 000001000010000000]
sext_ln40            (sext             ) [ 000000000000000000]
mul_ln40_9           (mul              ) [ 000001000010000000]
input_load_15        (load             ) [ 000001000010000000]
sext_ln40_10         (sext             ) [ 000000000000000000]
mul_ln40_11          (mul              ) [ 000001000010000000]
input_load_17        (load             ) [ 000001000010000000]
zext_ln40_20         (zext             ) [ 000000000000000000]
input_addr_18        (getelementptr    ) [ 000001000010000000]
zext_ln40_21         (zext             ) [ 000000000000000000]
input_addr_19        (getelementptr    ) [ 000001000010000000]
sext_ln24_9          (sext             ) [ 000000000000000000]
sext_ln24_11         (sext             ) [ 000000000000000000]
trunc_ln             (partselect       ) [ 000000000000000000]
sext_ln40_9          (sext             ) [ 000000000000000000]
mul_ln40_10          (mul              ) [ 000000100001000000]
trunc_ln48_s         (partselect       ) [ 000000100001000000]
sext_ln40_11         (sext             ) [ 000000000000000000]
mul_ln40_12          (mul              ) [ 000000100001000000]
input_load_18        (load             ) [ 000000100001000000]
input_load_19        (load             ) [ 000000100001000000]
zext_ln40_22         (zext             ) [ 000000000000000000]
input_addr_20        (getelementptr    ) [ 000000100001000000]
zext_ln40_23         (zext             ) [ 000000000000000000]
input_addr_21        (getelementptr    ) [ 000000100001000000]
add_ln48_9           (add              ) [ 001000100001100000]
sext_ln24_12         (sext             ) [ 000000000000000000]
sext_ln24_13         (sext             ) [ 000000000000000000]
trunc_ln48_9         (partselect       ) [ 001000000000100000]
trunc_ln48_8         (partselect       ) [ 000000000000000000]
sext_ln40_12         (sext             ) [ 000000000000000000]
mul_ln40_13          (mul              ) [ 001000000000100000]
sext_ln40_13         (sext             ) [ 000000000000000000]
mul_ln40_14          (mul              ) [ 001000000000100000]
input_load_20        (load             ) [ 001000000000100000]
input_load_21        (load             ) [ 001000000000100000]
zext_ln40_24         (zext             ) [ 000000000000000000]
input_addr_22        (getelementptr    ) [ 001000000000100000]
add_ln48_10          (add              ) [ 001000000000100000]
sext_ln24_14         (sext             ) [ 000000000000000000]
sext_ln24_15         (sext             ) [ 000000000000000000]
trunc_ln48_1         (partselect       ) [ 000000000000000000]
trunc_ln48_2         (partselect       ) [ 000000000000000000]
sext_ln40_14         (sext             ) [ 000000000000000000]
mul_ln40_15          (mul              ) [ 000100000000010000]
sext_ln40_15         (sext             ) [ 000000000000000000]
mul_ln40_16          (mul              ) [ 000100000000010000]
input_load_22        (load             ) [ 000100000000010000]
add_ln48_11          (add              ) [ 000000000000000000]
add_ln48_12          (add              ) [ 000111000000011100]
add_ln48_13          (add              ) [ 000111000000011100]
sext_ln24_16         (sext             ) [ 000000000000000000]
trunc_ln48_3         (partselect       ) [ 000010000000001000]
trunc_ln48_4         (partselect       ) [ 000010000000001000]
sext_ln40_16         (sext             ) [ 000000000000000000]
mul_ln40_17          (mul              ) [ 000010000000001000]
trunc_ln48_5         (partselect       ) [ 000000000000000000]
add_ln48_14          (add              ) [ 000000000000000000]
add_ln48_15          (add              ) [ 000001000000000100]
add_ln48_16          (add              ) [ 000000000000000000]
add_ln48_17          (add              ) [ 000000100000000010]
specpipeline_ln24    (specpipeline     ) [ 000000000000000000]
empty_60             (speclooptripcount) [ 000000000000000000]
specpipeline_ln24    (specpipeline     ) [ 000000000000000000]
tmp_s                (specregionbegin  ) [ 000000000000000000]
specpipeline_ln34    (specpipeline     ) [ 000000000000000000]
zext_ln48_3          (zext             ) [ 000000000000000000]
output_addr          (getelementptr    ) [ 000000000000000000]
store_ln48           (store            ) [ 000000000000000000]
empty_62             (specregionend    ) [ 000000000000000000]
br_ln33              (br               ) [ 011111111111111110]
ret_ln0              (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str127"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str430"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="output_width_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="5" slack="0"/>
<pin id="89" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="output_height_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="0" index="1" bw="5" slack="0"/>
<pin id="95" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="input_width_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="6" slack="0"/>
<pin id="101" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="input_height_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="6" slack="0"/>
<pin id="107" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="kernel_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="6" slack="0"/>
<pin id="114" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="7" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="0"/>
<pin id="130" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="131" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="132" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="16" slack="4"/>
<pin id="133" dir="1" index="7" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/3 kernel_load_10/4 kernel_load_11/4 kernel_load_9/5 kernel_load_12/5 kernel_load_13/6 kernel_load_14/6 kernel_load_15/7 kernel_load_16/7 "/>
</bind>
</comp>

<comp id="123" class="1004" name="kernel_addr_10_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="7" slack="0"/>
<pin id="127" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_10/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="kernel_addr_11_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="7" slack="0"/>
<pin id="139" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_11/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="kernel_addr_9_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="7" slack="0"/>
<pin id="147" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_9/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="kernel_addr_12_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="7" slack="0"/>
<pin id="155" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_12/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="kernel_addr_13_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="7" slack="0"/>
<pin id="163" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_13/6 "/>
</bind>
</comp>

<comp id="167" class="1004" name="kernel_addr_14_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="7" slack="0"/>
<pin id="171" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_14/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="kernel_addr_15_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="7" slack="0"/>
<pin id="179" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_15/7 "/>
</bind>
</comp>

<comp id="183" class="1004" name="kernel_addr_16_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="7" slack="0"/>
<pin id="187" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_16/7 "/>
</bind>
</comp>

<comp id="191" class="1004" name="input_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="11" slack="0"/>
<pin id="195" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/7 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="14" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="0" slack="0"/>
<pin id="211" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="212" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="213" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="16" slack="1"/>
<pin id="214" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/7 input_load_16/7 input_load_15/8 input_load_17/8 input_load_18/9 input_load_19/9 input_load_20/10 input_load_21/10 input_load_22/11 "/>
</bind>
</comp>

<comp id="204" class="1004" name="input_addr_16_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="11" slack="0"/>
<pin id="208" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_16/7 "/>
</bind>
</comp>

<comp id="216" class="1004" name="bias_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/8 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/8 "/>
</bind>
</comp>

<comp id="229" class="1004" name="input_addr_15_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="11" slack="0"/>
<pin id="233" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_15/8 "/>
</bind>
</comp>

<comp id="237" class="1004" name="input_addr_17_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="11" slack="0"/>
<pin id="241" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_17/8 "/>
</bind>
</comp>

<comp id="245" class="1004" name="input_addr_18_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="11" slack="0"/>
<pin id="249" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_18/9 "/>
</bind>
</comp>

<comp id="253" class="1004" name="input_addr_19_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="11" slack="0"/>
<pin id="257" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_19/9 "/>
</bind>
</comp>

<comp id="261" class="1004" name="input_addr_20_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="11" slack="0"/>
<pin id="265" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_20/10 "/>
</bind>
</comp>

<comp id="269" class="1004" name="input_addr_21_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="11" slack="0"/>
<pin id="273" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_21/10 "/>
</bind>
</comp>

<comp id="277" class="1004" name="input_addr_22_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="11" slack="0"/>
<pin id="281" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_22/11 "/>
</bind>
</comp>

<comp id="285" class="1004" name="output_addr_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="11" slack="0"/>
<pin id="289" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/16 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln48_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="14" slack="0"/>
<pin id="294" dir="0" index="1" bw="16" slack="1"/>
<pin id="295" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/16 "/>
</bind>
</comp>

<comp id="298" class="1005" name="indvar_flatten48_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="11" slack="1"/>
<pin id="300" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten48 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="indvar_flatten48_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="11" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten48/2 "/>
</bind>
</comp>

<comp id="310" class="1005" name="out_d_0_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="1"/>
<pin id="312" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="out_d_0_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="4" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="indvar_flatten_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="1"/>
<pin id="324" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="indvar_flatten_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="8" slack="1"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="334" class="1005" name="out_h_0_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="2"/>
<pin id="336" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="out_h_0_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="2"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="4" slack="1"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/3 "/>
</bind>
</comp>

<comp id="345" class="1005" name="out_w_0_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="2"/>
<pin id="347" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="349" class="1004" name="out_w_0_phi_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="2"/>
<pin id="351" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="4" slack="1"/>
<pin id="353" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/3 "/>
</bind>
</comp>

<comp id="356" class="1005" name="reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="1"/>
<pin id="358" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_15 input_load_18 input_load_20 input_load_22 "/>
</bind>
</comp>

<comp id="360" class="1005" name="reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="1"/>
<pin id="362" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_16 input_load_17 input_load_19 input_load_21 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln40_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="0"/>
<pin id="366" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln40_1_cast14_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="0"/>
<pin id="370" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1_cast14/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln48_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln48_1_cast_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1_cast/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="empty_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="5" slack="0"/>
<pin id="382" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="empty_59_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="0"/>
<pin id="386" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_59/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln4_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln4_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_2/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="mul_ln4_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="0" index="1" bw="4" slack="0"/>
<pin id="399" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln4/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="11" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="0"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln33_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln48_2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="0"/>
<pin id="418" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_2/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln27_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="0"/>
<pin id="422" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="trunc_ln27_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="shl_ln_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="0"/>
<pin id="430" dir="0" index="1" bw="3" slack="0"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln27_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="0" index="1" bw="6" slack="0"/>
<pin id="439" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="mul_ln40_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="0"/>
<pin id="444" dir="0" index="1" bw="6" slack="1"/>
<pin id="445" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="mul_ln48_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="0"/>
<pin id="449" dir="0" index="1" bw="5" slack="1"/>
<pin id="450" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln48/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="icmp_ln23_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="11" slack="0"/>
<pin id="454" dir="0" index="1" bw="11" slack="1"/>
<pin id="455" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="out_d_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="4" slack="0"/>
<pin id="460" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="icmp_ln32_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="0" index="1" bw="8" slack="1"/>
<pin id="466" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln27_4_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="0"/>
<pin id="470" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_4/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="trunc_ln27_2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="0"/>
<pin id="474" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_2/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="shl_ln27_mid1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="0"/>
<pin id="478" dir="0" index="1" bw="3" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln27_mid1/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln27_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="0"/>
<pin id="486" dir="0" index="1" bw="6" slack="0"/>
<pin id="487" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_2/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln40_2_cast_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="0"/>
<pin id="492" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2_cast/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_0_0_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="0"/>
<pin id="496" dir="0" index="1" bw="7" slack="1"/>
<pin id="497" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp11_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="4" slack="0"/>
<pin id="501" dir="0" index="1" bw="7" slack="1"/>
<pin id="502" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln23_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="11" slack="1"/>
<pin id="507" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="select_ln24_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="1"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="0" index="2" bw="4" slack="0"/>
<pin id="514" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln48_4_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="1"/>
<pin id="519" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_4/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="select_ln24_8_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="1"/>
<pin id="522" dir="0" index="1" bw="6" slack="1"/>
<pin id="523" dir="0" index="2" bw="6" slack="1"/>
<pin id="524" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_8/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln24_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="6" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln24_19_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="0"/>
<pin id="532" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_19/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln24_8_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="3" slack="0"/>
<pin id="536" dir="0" index="1" bw="6" slack="0"/>
<pin id="537" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_8/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln24_9_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="3" slack="0"/>
<pin id="542" dir="0" index="1" bw="6" slack="0"/>
<pin id="543" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_9/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="mul_ln40_18_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="0"/>
<pin id="548" dir="0" index="1" bw="6" slack="2"/>
<pin id="549" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_18/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="mul_ln48_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="4" slack="0"/>
<pin id="553" dir="0" index="1" bw="5" slack="2"/>
<pin id="554" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln48_2/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="icmp_ln33_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="0"/>
<pin id="558" dir="0" index="1" bw="4" slack="2"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_2/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln24_14_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="1"/>
<pin id="563" dir="0" index="1" bw="1" slack="2"/>
<pin id="564" dir="0" index="2" bw="1" slack="0"/>
<pin id="565" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_14/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="empty_61_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="1"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_61/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="out_w_0_mid2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="0" index="2" bw="4" slack="0"/>
<pin id="576" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_w_0_mid2/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="add_ln32_2_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="8" slack="1"/>
<pin id="583" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_2/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="add_ln24_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="6" slack="1"/>
<pin id="589" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln24_11_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="7" slack="1"/>
<pin id="593" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_11/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln24_12_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="7" slack="1"/>
<pin id="597" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_12/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="add_ln24_10_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="0"/>
<pin id="601" dir="0" index="1" bw="6" slack="1"/>
<pin id="602" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_10/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="select_ln24_10_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="2"/>
<pin id="606" dir="0" index="1" bw="7" slack="1"/>
<pin id="607" dir="0" index="2" bw="7" slack="2"/>
<pin id="608" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_10/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="select_ln24_11_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="2"/>
<pin id="611" dir="0" index="1" bw="7" slack="1"/>
<pin id="612" dir="0" index="2" bw="7" slack="2"/>
<pin id="613" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_11/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="select_ln24_12_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="2"/>
<pin id="616" dir="0" index="1" bw="7" slack="1"/>
<pin id="617" dir="0" index="2" bw="7" slack="1"/>
<pin id="618" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_12/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="select_ln24_13_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="2"/>
<pin id="621" dir="0" index="1" bw="7" slack="1"/>
<pin id="622" dir="0" index="2" bw="7" slack="1"/>
<pin id="623" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_13/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="out_h_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="4" slack="1"/>
<pin id="627" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln40_2_cast_mid_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="4" slack="0"/>
<pin id="631" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2_cast_mid/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_0_0_mid1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="4" slack="0"/>
<pin id="635" dir="0" index="1" bw="7" slack="0"/>
<pin id="636" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0_mid1/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp10_0_0_mid2_v_v_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="0" index="1" bw="7" slack="0"/>
<pin id="642" dir="0" index="2" bw="7" slack="0"/>
<pin id="643" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp10_0_0_mid2_v_v/4 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp11_mid1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="4" slack="0"/>
<pin id="648" dir="0" index="1" bw="7" slack="0"/>
<pin id="649" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11_mid1/4 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp12_mid2_v_v_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="1"/>
<pin id="654" dir="0" index="1" bw="7" slack="0"/>
<pin id="655" dir="0" index="2" bw="7" slack="0"/>
<pin id="656" dir="1" index="3" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp12_mid2_v_v/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="zext_ln24_10_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="7" slack="1"/>
<pin id="661" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_10/5 "/>
</bind>
</comp>

<comp id="663" class="1004" name="zext_ln24_13_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="7" slack="1"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_13/5 "/>
</bind>
</comp>

<comp id="667" class="1004" name="add_ln24_11_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="4" slack="0"/>
<pin id="669" dir="0" index="1" bw="6" slack="2"/>
<pin id="670" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_11/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="add_ln24_12_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="4" slack="0"/>
<pin id="674" dir="0" index="1" bw="6" slack="2"/>
<pin id="675" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_12/5 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp10_0_0_mid2_v_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="7" slack="1"/>
<pin id="679" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp10_0_0_mid2_v/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp10_0_0_mid2_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="6" slack="4"/>
<pin id="682" dir="0" index="1" bw="7" slack="0"/>
<pin id="683" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp10_0_0_mid2/5 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp10_1_0_mid2_v_v_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="7" slack="1"/>
<pin id="688" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10_1_0_mid2_v_v/5 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp10_2_0_mid2_v_v_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="3" slack="0"/>
<pin id="692" dir="0" index="1" bw="7" slack="1"/>
<pin id="693" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10_2_0_mid2_v_v/5 "/>
</bind>
</comp>

<comp id="695" class="1004" name="zext_ln24_14_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="7" slack="1"/>
<pin id="697" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_14/6 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln24_15_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="7" slack="1"/>
<pin id="701" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_15/6 "/>
</bind>
</comp>

<comp id="703" class="1004" name="add_ln24_13_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="4" slack="0"/>
<pin id="705" dir="0" index="1" bw="6" slack="3"/>
<pin id="706" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_13/6 "/>
</bind>
</comp>

<comp id="708" class="1004" name="add_ln24_14_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="5" slack="0"/>
<pin id="710" dir="0" index="1" bw="6" slack="3"/>
<pin id="711" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_14/6 "/>
</bind>
</comp>

<comp id="713" class="1004" name="select_ln24_9_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="4"/>
<pin id="715" dir="0" index="1" bw="4" slack="4"/>
<pin id="716" dir="0" index="2" bw="4" slack="4"/>
<pin id="717" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_9/6 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp10_1_0_mid2_v_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="7" slack="1"/>
<pin id="721" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp10_1_0_mid2_v/6 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp10_1_0_mid2_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="6" slack="5"/>
<pin id="724" dir="0" index="1" bw="7" slack="0"/>
<pin id="725" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp10_1_0_mid2/6 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp10_2_0_mid2_v_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="7" slack="1"/>
<pin id="729" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp10_2_0_mid2_v/6 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp10_2_0_mid2_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="6" slack="5"/>
<pin id="732" dir="0" index="1" bw="7" slack="0"/>
<pin id="733" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp10_2_0_mid2/6 "/>
</bind>
</comp>

<comp id="735" class="1004" name="zext_ln40_13_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="4" slack="3"/>
<pin id="737" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_13/6 "/>
</bind>
</comp>

<comp id="738" class="1004" name="add_ln40_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="4" slack="0"/>
<pin id="740" dir="0" index="1" bw="11" slack="1"/>
<pin id="741" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/6 "/>
</bind>
</comp>

<comp id="743" class="1004" name="add_ln40_13_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="3" slack="0"/>
<pin id="745" dir="0" index="1" bw="4" slack="3"/>
<pin id="746" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_13/6 "/>
</bind>
</comp>

<comp id="748" class="1004" name="zext_ln40_17_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="4" slack="0"/>
<pin id="750" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_17/6 "/>
</bind>
</comp>

<comp id="752" class="1004" name="add_ln40_14_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="11" slack="1"/>
<pin id="754" dir="0" index="1" bw="4" slack="0"/>
<pin id="755" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_14/6 "/>
</bind>
</comp>

<comp id="757" class="1004" name="select_ln32_14_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="4"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="0" index="2" bw="8" slack="3"/>
<pin id="761" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_14/6 "/>
</bind>
</comp>

<comp id="763" class="1004" name="zext_ln24_16_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="7" slack="1"/>
<pin id="765" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_16/7 "/>
</bind>
</comp>

<comp id="767" class="1004" name="zext_ln24_17_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="7" slack="1"/>
<pin id="769" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_17/7 "/>
</bind>
</comp>

<comp id="771" class="1004" name="select_ln32_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="4"/>
<pin id="773" dir="0" index="1" bw="4" slack="3"/>
<pin id="774" dir="0" index="2" bw="4" slack="4"/>
<pin id="775" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/7 "/>
</bind>
</comp>

<comp id="776" class="1004" name="zext_ln40_14_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="11" slack="1"/>
<pin id="778" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_14/7 "/>
</bind>
</comp>

<comp id="780" class="1004" name="out_w_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="4" slack="4"/>
<pin id="783" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/7 "/>
</bind>
</comp>

<comp id="785" class="1004" name="zext_ln40_15_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="4" slack="0"/>
<pin id="787" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_15/7 "/>
</bind>
</comp>

<comp id="789" class="1004" name="add_ln40_12_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="11" slack="2"/>
<pin id="791" dir="0" index="1" bw="4" slack="0"/>
<pin id="792" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_12/7 "/>
</bind>
</comp>

<comp id="794" class="1004" name="zext_ln40_18_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="11" slack="1"/>
<pin id="796" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_18/7 "/>
</bind>
</comp>

<comp id="798" class="1004" name="add_ln40_15_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="4" slack="1"/>
<pin id="800" dir="0" index="1" bw="11" slack="1"/>
<pin id="801" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_15/7 "/>
</bind>
</comp>

<comp id="802" class="1004" name="zext_ln24_18_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="4" slack="2"/>
<pin id="804" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_18/8 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp12_mid2_v_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="7" slack="4"/>
<pin id="808" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp12_mid2_v/8 "/>
</bind>
</comp>

<comp id="809" class="1004" name="zext_ln40_16_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="11" slack="1"/>
<pin id="811" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_16/8 "/>
</bind>
</comp>

<comp id="813" class="1004" name="zext_ln40_19_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="11" slack="1"/>
<pin id="815" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_19/8 "/>
</bind>
</comp>

<comp id="817" class="1004" name="add_ln40_16_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="11" slack="2"/>
<pin id="819" dir="0" index="1" bw="4" slack="1"/>
<pin id="820" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_16/8 "/>
</bind>
</comp>

<comp id="821" class="1004" name="add_ln40_17_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="11" slack="2"/>
<pin id="823" dir="0" index="1" bw="4" slack="2"/>
<pin id="824" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_17/8 "/>
</bind>
</comp>

<comp id="825" class="1004" name="add_ln40_18_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="4" slack="2"/>
<pin id="827" dir="0" index="1" bw="11" slack="2"/>
<pin id="828" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_18/8 "/>
</bind>
</comp>

<comp id="829" class="1004" name="add_ln40_19_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="11" slack="2"/>
<pin id="831" dir="0" index="1" bw="4" slack="1"/>
<pin id="832" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_19/8 "/>
</bind>
</comp>

<comp id="833" class="1004" name="add_ln40_20_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="11" slack="2"/>
<pin id="835" dir="0" index="1" bw="4" slack="2"/>
<pin id="836" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_20/8 "/>
</bind>
</comp>

<comp id="837" class="1004" name="sext_ln24_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="16" slack="5"/>
<pin id="839" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/9 "/>
</bind>
</comp>

<comp id="840" class="1004" name="sext_ln24_10_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="16" slack="4"/>
<pin id="842" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_10/9 "/>
</bind>
</comp>

<comp id="843" class="1004" name="sext_ln40_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="16" slack="1"/>
<pin id="845" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/9 "/>
</bind>
</comp>

<comp id="847" class="1004" name="sext_ln40_10_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="16" slack="1"/>
<pin id="849" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_10/9 "/>
</bind>
</comp>

<comp id="851" class="1004" name="zext_ln40_20_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="11" slack="1"/>
<pin id="853" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_20/9 "/>
</bind>
</comp>

<comp id="855" class="1004" name="zext_ln40_21_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="11" slack="1"/>
<pin id="857" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_21/9 "/>
</bind>
</comp>

<comp id="859" class="1004" name="sext_ln24_9_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="16" slack="4"/>
<pin id="861" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_9/10 "/>
</bind>
</comp>

<comp id="862" class="1004" name="sext_ln24_11_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="16" slack="5"/>
<pin id="864" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_11/10 "/>
</bind>
</comp>

<comp id="865" class="1004" name="trunc_ln_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="16" slack="0"/>
<pin id="867" dir="0" index="1" bw="30" slack="1"/>
<pin id="868" dir="0" index="2" bw="5" slack="0"/>
<pin id="869" dir="0" index="3" bw="6" slack="0"/>
<pin id="870" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/10 "/>
</bind>
</comp>

<comp id="874" class="1004" name="sext_ln40_9_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="16" slack="1"/>
<pin id="876" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_9/10 "/>
</bind>
</comp>

<comp id="878" class="1004" name="trunc_ln48_s_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="16" slack="0"/>
<pin id="880" dir="0" index="1" bw="30" slack="1"/>
<pin id="881" dir="0" index="2" bw="5" slack="0"/>
<pin id="882" dir="0" index="3" bw="6" slack="0"/>
<pin id="883" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_s/10 "/>
</bind>
</comp>

<comp id="887" class="1004" name="sext_ln40_11_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="16" slack="1"/>
<pin id="889" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_11/10 "/>
</bind>
</comp>

<comp id="891" class="1004" name="zext_ln40_22_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="11" slack="2"/>
<pin id="893" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_22/10 "/>
</bind>
</comp>

<comp id="895" class="1004" name="zext_ln40_23_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="11" slack="2"/>
<pin id="897" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_23/10 "/>
</bind>
</comp>

<comp id="899" class="1004" name="add_ln48_9_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="16" slack="0"/>
<pin id="901" dir="0" index="1" bw="16" slack="1"/>
<pin id="902" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_9/10 "/>
</bind>
</comp>

<comp id="904" class="1004" name="sext_ln24_12_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="16" slack="5"/>
<pin id="906" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_12/11 "/>
</bind>
</comp>

<comp id="907" class="1004" name="sext_ln24_13_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="4"/>
<pin id="909" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_13/11 "/>
</bind>
</comp>

<comp id="910" class="1004" name="trunc_ln48_9_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="16" slack="0"/>
<pin id="912" dir="0" index="1" bw="30" slack="1"/>
<pin id="913" dir="0" index="2" bw="5" slack="0"/>
<pin id="914" dir="0" index="3" bw="6" slack="0"/>
<pin id="915" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_9/11 "/>
</bind>
</comp>

<comp id="919" class="1004" name="trunc_ln48_8_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="16" slack="0"/>
<pin id="921" dir="0" index="1" bw="30" slack="1"/>
<pin id="922" dir="0" index="2" bw="5" slack="0"/>
<pin id="923" dir="0" index="3" bw="6" slack="0"/>
<pin id="924" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_8/11 "/>
</bind>
</comp>

<comp id="928" class="1004" name="sext_ln40_12_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="16" slack="1"/>
<pin id="930" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_12/11 "/>
</bind>
</comp>

<comp id="932" class="1004" name="sext_ln40_13_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="16" slack="1"/>
<pin id="934" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_13/11 "/>
</bind>
</comp>

<comp id="936" class="1004" name="zext_ln40_24_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="11" slack="3"/>
<pin id="938" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_24/11 "/>
</bind>
</comp>

<comp id="940" class="1004" name="add_ln48_10_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="16" slack="0"/>
<pin id="942" dir="0" index="1" bw="16" slack="1"/>
<pin id="943" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_10/11 "/>
</bind>
</comp>

<comp id="945" class="1004" name="sext_ln24_14_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="16" slack="5"/>
<pin id="947" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_14/12 "/>
</bind>
</comp>

<comp id="948" class="1004" name="sext_ln24_15_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="16" slack="4"/>
<pin id="950" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_15/12 "/>
</bind>
</comp>

<comp id="951" class="1004" name="trunc_ln48_1_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="16" slack="0"/>
<pin id="953" dir="0" index="1" bw="30" slack="1"/>
<pin id="954" dir="0" index="2" bw="5" slack="0"/>
<pin id="955" dir="0" index="3" bw="6" slack="0"/>
<pin id="956" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_1/12 "/>
</bind>
</comp>

<comp id="960" class="1004" name="trunc_ln48_2_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="16" slack="0"/>
<pin id="962" dir="0" index="1" bw="30" slack="1"/>
<pin id="963" dir="0" index="2" bw="5" slack="0"/>
<pin id="964" dir="0" index="3" bw="6" slack="0"/>
<pin id="965" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_2/12 "/>
</bind>
</comp>

<comp id="969" class="1004" name="sext_ln40_14_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="16" slack="1"/>
<pin id="971" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_14/12 "/>
</bind>
</comp>

<comp id="973" class="1004" name="sext_ln40_15_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="16" slack="1"/>
<pin id="975" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_15/12 "/>
</bind>
</comp>

<comp id="977" class="1004" name="add_ln48_11_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="16" slack="1"/>
<pin id="979" dir="0" index="1" bw="16" slack="1"/>
<pin id="980" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_11/12 "/>
</bind>
</comp>

<comp id="981" class="1004" name="add_ln48_12_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="16" slack="2"/>
<pin id="983" dir="0" index="1" bw="16" slack="0"/>
<pin id="984" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_12/12 "/>
</bind>
</comp>

<comp id="986" class="1004" name="add_ln48_13_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="16" slack="0"/>
<pin id="988" dir="0" index="1" bw="16" slack="0"/>
<pin id="989" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_13/12 "/>
</bind>
</comp>

<comp id="992" class="1004" name="sext_ln24_16_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="16" slack="5"/>
<pin id="994" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_16/13 "/>
</bind>
</comp>

<comp id="995" class="1004" name="trunc_ln48_3_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="16" slack="0"/>
<pin id="997" dir="0" index="1" bw="30" slack="1"/>
<pin id="998" dir="0" index="2" bw="5" slack="0"/>
<pin id="999" dir="0" index="3" bw="6" slack="0"/>
<pin id="1000" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_3/13 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="trunc_ln48_4_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="16" slack="0"/>
<pin id="1006" dir="0" index="1" bw="30" slack="1"/>
<pin id="1007" dir="0" index="2" bw="5" slack="0"/>
<pin id="1008" dir="0" index="3" bw="6" slack="0"/>
<pin id="1009" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_4/13 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="sext_ln40_16_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="16" slack="1"/>
<pin id="1015" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_16/13 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="trunc_ln48_5_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="16" slack="0"/>
<pin id="1019" dir="0" index="1" bw="30" slack="1"/>
<pin id="1020" dir="0" index="2" bw="5" slack="0"/>
<pin id="1021" dir="0" index="3" bw="6" slack="0"/>
<pin id="1022" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_5/14 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="add_ln48_14_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="16" slack="0"/>
<pin id="1028" dir="0" index="1" bw="16" slack="1"/>
<pin id="1029" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_14/14 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="add_ln48_15_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="16" slack="1"/>
<pin id="1033" dir="0" index="1" bw="16" slack="0"/>
<pin id="1034" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_15/14 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="add_ln48_16_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="16" slack="3"/>
<pin id="1038" dir="0" index="1" bw="16" slack="1"/>
<pin id="1039" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_16/15 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="add_ln48_17_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="16" slack="3"/>
<pin id="1042" dir="0" index="1" bw="16" slack="0"/>
<pin id="1043" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_17/15 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="zext_ln48_3_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="11" slack="8"/>
<pin id="1047" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_3/16 "/>
</bind>
</comp>

<comp id="1049" class="1007" name="grp_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="5" slack="2"/>
<pin id="1051" dir="0" index="1" bw="7" slack="0"/>
<pin id="1052" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="1053" dir="1" index="3" bw="11" slack="8"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp12_mid2/8 add_ln48/8 "/>
</bind>
</comp>

<comp id="1055" class="1007" name="mul_ln40_9_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="16" slack="0"/>
<pin id="1057" dir="0" index="1" bw="16" slack="0"/>
<pin id="1058" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_9/9 "/>
</bind>
</comp>

<comp id="1061" class="1007" name="mul_ln40_11_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="16" slack="0"/>
<pin id="1063" dir="0" index="1" bw="16" slack="0"/>
<pin id="1064" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_11/9 "/>
</bind>
</comp>

<comp id="1067" class="1007" name="mul_ln40_10_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="16" slack="0"/>
<pin id="1069" dir="0" index="1" bw="16" slack="0"/>
<pin id="1070" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_10/10 "/>
</bind>
</comp>

<comp id="1073" class="1007" name="mul_ln40_12_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="16" slack="0"/>
<pin id="1075" dir="0" index="1" bw="16" slack="0"/>
<pin id="1076" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_12/10 "/>
</bind>
</comp>

<comp id="1079" class="1007" name="mul_ln40_13_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="16" slack="0"/>
<pin id="1081" dir="0" index="1" bw="16" slack="0"/>
<pin id="1082" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_13/11 "/>
</bind>
</comp>

<comp id="1085" class="1007" name="mul_ln40_14_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="16" slack="0"/>
<pin id="1087" dir="0" index="1" bw="16" slack="0"/>
<pin id="1088" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_14/11 "/>
</bind>
</comp>

<comp id="1091" class="1007" name="mul_ln40_15_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="16" slack="0"/>
<pin id="1093" dir="0" index="1" bw="16" slack="0"/>
<pin id="1094" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_15/12 "/>
</bind>
</comp>

<comp id="1097" class="1007" name="mul_ln40_16_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="16" slack="0"/>
<pin id="1099" dir="0" index="1" bw="16" slack="0"/>
<pin id="1100" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_16/12 "/>
</bind>
</comp>

<comp id="1103" class="1007" name="mul_ln40_17_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="16" slack="0"/>
<pin id="1105" dir="0" index="1" bw="16" slack="0"/>
<pin id="1106" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_17/13 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="zext_ln40_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="7" slack="1"/>
<pin id="1111" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="zext_ln40_1_cast14_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="11" slack="4"/>
<pin id="1117" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln40_1_cast14 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="zext_ln48_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="7" slack="1"/>
<pin id="1124" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln48 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="zext_ln48_1_cast_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="11" slack="7"/>
<pin id="1130" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln48_1_cast "/>
</bind>
</comp>

<comp id="1133" class="1005" name="empty_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="4" slack="2"/>
<pin id="1135" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1138" class="1005" name="mul_ln4_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="8" slack="1"/>
<pin id="1140" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln4 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="tmp_2_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="11" slack="1"/>
<pin id="1145" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="icmp_ln33_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="1" slack="2"/>
<pin id="1150" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="add_ln27_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="6" slack="1"/>
<pin id="1155" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="mul_ln40_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="7" slack="1"/>
<pin id="1160" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="mul_ln48_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="7" slack="1"/>
<pin id="1166" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln48 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="icmp_ln23_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="1"/>
<pin id="1172" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="out_d_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="4" slack="1"/>
<pin id="1176" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="1180" class="1005" name="icmp_ln32_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="1"/>
<pin id="1182" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="add_ln27_2_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="6" slack="1"/>
<pin id="1196" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_2 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="tmp_0_0_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="7" slack="1"/>
<pin id="1201" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_0 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="tmp11_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="7" slack="1"/>
<pin id="1206" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp11 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="add_ln23_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="11" slack="1"/>
<pin id="1211" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="select_ln24_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="4" slack="1"/>
<pin id="1216" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="kernel_addr_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="7" slack="1"/>
<pin id="1222" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="1225" class="1005" name="zext_ln24_19_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="7" slack="1"/>
<pin id="1227" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24_19 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="add_ln24_8_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="7" slack="1"/>
<pin id="1237" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24_8 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="add_ln24_9_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="7" slack="1"/>
<pin id="1242" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24_9 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="mul_ln40_18_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="7" slack="1"/>
<pin id="1247" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_18 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="mul_ln48_2_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="7" slack="1"/>
<pin id="1253" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln48_2 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="select_ln24_14_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="1" slack="1"/>
<pin id="1259" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_14 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="out_w_0_mid2_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="4" slack="3"/>
<pin id="1266" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="out_w_0_mid2 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="add_ln32_2_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="8" slack="3"/>
<pin id="1273" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="add_ln32_2 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="kernel_load_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="16" slack="5"/>
<pin id="1278" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="1281" class="1005" name="add_ln24_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="7" slack="1"/>
<pin id="1283" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="kernel_addr_10_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="7" slack="1"/>
<pin id="1288" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_10 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="kernel_addr_11_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="7" slack="1"/>
<pin id="1293" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_11 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="add_ln24_10_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="7" slack="1"/>
<pin id="1298" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24_10 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="out_h_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="4" slack="3"/>
<pin id="1303" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="1306" class="1005" name="tmp10_0_0_mid2_v_v_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="7" slack="1"/>
<pin id="1308" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_0_0_mid2_v_v "/>
</bind>
</comp>

<comp id="1313" class="1005" name="tmp12_mid2_v_v_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="7" slack="4"/>
<pin id="1315" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="tmp12_mid2_v_v "/>
</bind>
</comp>

<comp id="1318" class="1005" name="kernel_addr_9_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="7" slack="1"/>
<pin id="1320" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_9 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="kernel_load_10_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="16" slack="4"/>
<pin id="1325" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="kernel_load_10 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="kernel_load_11_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="16" slack="5"/>
<pin id="1330" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="kernel_load_11 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="kernel_addr_12_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="7" slack="1"/>
<pin id="1335" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_12 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="add_ln24_11_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="7" slack="1"/>
<pin id="1340" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24_11 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="add_ln24_12_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="7" slack="1"/>
<pin id="1345" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24_12 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="tmp10_0_0_mid2_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="11" slack="1"/>
<pin id="1350" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_0_0_mid2 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="tmp10_1_0_mid2_v_v_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="7" slack="1"/>
<pin id="1357" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_1_0_mid2_v_v "/>
</bind>
</comp>

<comp id="1360" class="1005" name="tmp10_2_0_mid2_v_v_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="7" slack="1"/>
<pin id="1362" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_2_0_mid2_v_v "/>
</bind>
</comp>

<comp id="1365" class="1005" name="kernel_load_9_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="16" slack="4"/>
<pin id="1367" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="kernel_load_9 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="kernel_load_12_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="16" slack="5"/>
<pin id="1372" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="kernel_load_12 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="kernel_addr_13_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="7" slack="1"/>
<pin id="1377" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_13 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="kernel_addr_14_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="7" slack="1"/>
<pin id="1382" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_14 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="add_ln24_13_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="7" slack="1"/>
<pin id="1387" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24_13 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="add_ln24_14_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="7" slack="1"/>
<pin id="1392" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24_14 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="select_ln24_9_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="4" slack="1"/>
<pin id="1397" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_9 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="tmp10_1_0_mid2_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="11" slack="1"/>
<pin id="1403" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_1_0_mid2 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="tmp10_2_0_mid2_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="11" slack="2"/>
<pin id="1410" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp10_2_0_mid2 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="zext_ln40_13_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="11" slack="1"/>
<pin id="1417" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_13 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="add_ln40_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="11" slack="1"/>
<pin id="1424" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="zext_ln40_17_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="11" slack="2"/>
<pin id="1429" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln40_17 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="add_ln40_14_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="11" slack="1"/>
<pin id="1435" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_14 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="select_ln32_14_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="8" slack="1"/>
<pin id="1440" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_14 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="kernel_load_13_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="16" slack="4"/>
<pin id="1445" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="kernel_load_13 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="kernel_load_14_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="16" slack="5"/>
<pin id="1450" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="kernel_load_14 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="kernel_addr_15_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="7" slack="1"/>
<pin id="1455" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_15 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="kernel_addr_16_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="7" slack="1"/>
<pin id="1460" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_16 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="select_ln32_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="4" slack="1"/>
<pin id="1465" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="input_addr_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="14" slack="1"/>
<pin id="1470" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1473" class="1005" name="out_w_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="4" slack="1"/>
<pin id="1475" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="1478" class="1005" name="zext_ln40_15_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="11" slack="1"/>
<pin id="1480" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_15 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="add_ln40_12_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="11" slack="1"/>
<pin id="1486" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_12 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="input_addr_16_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="14" slack="1"/>
<pin id="1491" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_16 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="add_ln40_15_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="11" slack="1"/>
<pin id="1496" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_15 "/>
</bind>
</comp>

<comp id="1499" class="1005" name="kernel_load_15_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="16" slack="4"/>
<pin id="1501" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="kernel_load_15 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="kernel_load_16_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="16" slack="5"/>
<pin id="1506" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="kernel_load_16 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="bias_addr_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="3" slack="1"/>
<pin id="1511" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="1514" class="1005" name="input_addr_15_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="14" slack="1"/>
<pin id="1516" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_15 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="input_addr_17_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="14" slack="1"/>
<pin id="1521" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_17 "/>
</bind>
</comp>

<comp id="1524" class="1005" name="add_ln40_16_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="11" slack="1"/>
<pin id="1526" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_16 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="add_ln40_17_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="11" slack="1"/>
<pin id="1531" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_17 "/>
</bind>
</comp>

<comp id="1534" class="1005" name="add_ln40_18_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="11" slack="2"/>
<pin id="1536" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln40_18 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="add_ln40_19_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="11" slack="2"/>
<pin id="1541" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln40_19 "/>
</bind>
</comp>

<comp id="1544" class="1005" name="add_ln40_20_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="11" slack="3"/>
<pin id="1546" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="add_ln40_20 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="add_ln48_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="11" slack="8"/>
<pin id="1551" dir="1" index="1" bw="11" slack="8"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="bias_load_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="16" slack="1"/>
<pin id="1556" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="1559" class="1005" name="mul_ln40_9_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="30" slack="1"/>
<pin id="1561" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_9 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="mul_ln40_11_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="30" slack="1"/>
<pin id="1566" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_11 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="input_addr_18_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="14" slack="1"/>
<pin id="1571" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_18 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="input_addr_19_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="14" slack="1"/>
<pin id="1576" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_19 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="mul_ln40_10_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="30" slack="1"/>
<pin id="1581" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_10 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="trunc_ln48_s_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="16" slack="1"/>
<pin id="1586" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_s "/>
</bind>
</comp>

<comp id="1589" class="1005" name="mul_ln40_12_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="30" slack="1"/>
<pin id="1591" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_12 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="input_addr_20_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="14" slack="1"/>
<pin id="1596" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_20 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="input_addr_21_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="14" slack="1"/>
<pin id="1601" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_21 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="add_ln48_9_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="16" slack="2"/>
<pin id="1606" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln48_9 "/>
</bind>
</comp>

<comp id="1609" class="1005" name="trunc_ln48_9_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="16" slack="1"/>
<pin id="1611" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_9 "/>
</bind>
</comp>

<comp id="1614" class="1005" name="mul_ln40_13_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="30" slack="1"/>
<pin id="1616" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_13 "/>
</bind>
</comp>

<comp id="1619" class="1005" name="mul_ln40_14_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="30" slack="1"/>
<pin id="1621" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_14 "/>
</bind>
</comp>

<comp id="1624" class="1005" name="input_addr_22_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="14" slack="1"/>
<pin id="1626" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_22 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="add_ln48_10_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="16" slack="1"/>
<pin id="1631" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_10 "/>
</bind>
</comp>

<comp id="1634" class="1005" name="mul_ln40_15_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="30" slack="1"/>
<pin id="1636" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_15 "/>
</bind>
</comp>

<comp id="1639" class="1005" name="mul_ln40_16_reg_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="30" slack="1"/>
<pin id="1641" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_16 "/>
</bind>
</comp>

<comp id="1644" class="1005" name="add_ln48_12_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="16" slack="3"/>
<pin id="1646" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="add_ln48_12 "/>
</bind>
</comp>

<comp id="1649" class="1005" name="add_ln48_13_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="16" slack="3"/>
<pin id="1651" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="add_ln48_13 "/>
</bind>
</comp>

<comp id="1654" class="1005" name="trunc_ln48_3_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="16" slack="1"/>
<pin id="1656" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_3 "/>
</bind>
</comp>

<comp id="1659" class="1005" name="trunc_ln48_4_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="16" slack="1"/>
<pin id="1661" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_4 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="mul_ln40_17_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="30" slack="1"/>
<pin id="1666" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_17 "/>
</bind>
</comp>

<comp id="1669" class="1005" name="add_ln48_15_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="16" slack="1"/>
<pin id="1671" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_15 "/>
</bind>
</comp>

<comp id="1674" class="1005" name="add_ln48_17_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="16" slack="1"/>
<pin id="1676" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="46" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="46" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="123" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="46" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="46" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="46" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="46" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="167" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="46" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="175" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="46" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="183" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="196"><net_src comp="4" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="46" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="191" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="204" pin="3"/><net_sink comp="198" pin=2"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="46" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="4" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="229" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="242"><net_src comp="4" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="46" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="237" pin="3"/><net_sink comp="198" pin=2"/></net>

<net id="250"><net_src comp="4" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="46" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="245" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="258"><net_src comp="4" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="46" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="253" pin="3"/><net_sink comp="198" pin=2"/></net>

<net id="266"><net_src comp="4" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="46" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="261" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="274"><net_src comp="4" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="269" pin="3"/><net_sink comp="198" pin=2"/></net>

<net id="282"><net_src comp="4" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="277" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="290"><net_src comp="10" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="46" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="285" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="26" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="302" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="313"><net_src comp="24" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="314" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="325"><net_src comp="28" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="326" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="337"><net_src comp="24" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="24" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="198" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="198" pin="7"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="104" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="98" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="92" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="86" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="86" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="92" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="380" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="388" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="392" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="407"><net_src comp="20" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="396" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="22" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="414"><net_src comp="380" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="24" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="314" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="314" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="314" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="30" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="424" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="22" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="440"><net_src comp="420" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="428" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="416" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="416" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="302" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="32" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="314" pin="4"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="326" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="457" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="457" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="30" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="472" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="22" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="488"><net_src comp="468" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="476" pin="3"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="338" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="490" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="44" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="298" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="515"><net_src comp="24" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="516"><net_src comp="338" pin="4"/><net_sink comp="510" pin=2"/></net>

<net id="528"><net_src comp="520" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="533"><net_src comp="520" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="48" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="530" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="50" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="530" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="517" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="555"><net_src comp="517" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="560"><net_src comp="349" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="566"><net_src comp="556" pin="2"/><net_sink comp="561" pin=2"/></net>

<net id="571"><net_src comp="561" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="577"><net_src comp="567" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="24" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="349" pin="4"/><net_sink comp="572" pin=2"/></net>

<net id="584"><net_src comp="52" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="322" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="54" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="591" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="598"><net_src comp="595" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="603"><net_src comp="56" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="628"><net_src comp="32" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="632"><net_src comp="624" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="629" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="604" pin="3"/><net_sink comp="633" pin=1"/></net>

<net id="644"><net_src comp="633" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="645"><net_src comp="614" pin="3"/><net_sink comp="639" pin=2"/></net>

<net id="650"><net_src comp="629" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="609" pin="3"/><net_sink comp="646" pin=1"/></net>

<net id="657"><net_src comp="646" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="658"><net_src comp="619" pin="3"/><net_sink comp="652" pin=2"/></net>

<net id="662"><net_src comp="659" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="666"><net_src comp="663" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="671"><net_src comp="58" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="676"><net_src comp="60" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="684"><net_src comp="677" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="689"><net_src comp="54" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="694"><net_src comp="48" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="695" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="702"><net_src comp="699" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="707"><net_src comp="62" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="712"><net_src comp="64" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="718"><net_src comp="310" pin="1"/><net_sink comp="713" pin=2"/></net>

<net id="726"><net_src comp="719" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="734"><net_src comp="727" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="742"><net_src comp="735" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="747"><net_src comp="66" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="751"><net_src comp="743" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="748" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="52" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="766"><net_src comp="763" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="770"><net_src comp="767" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="779"><net_src comp="776" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="784"><net_src comp="32" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="788"><net_src comp="780" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="793"><net_src comp="785" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="797"><net_src comp="794" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="805"><net_src comp="802" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="812"><net_src comp="809" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="816"><net_src comp="813" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="846"><net_src comp="356" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="850"><net_src comp="360" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="851" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="858"><net_src comp="855" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="871"><net_src comp="68" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="872"><net_src comp="70" pin="0"/><net_sink comp="865" pin=2"/></net>

<net id="873"><net_src comp="72" pin="0"/><net_sink comp="865" pin=3"/></net>

<net id="877"><net_src comp="356" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="884"><net_src comp="68" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="885"><net_src comp="70" pin="0"/><net_sink comp="878" pin=2"/></net>

<net id="886"><net_src comp="72" pin="0"/><net_sink comp="878" pin=3"/></net>

<net id="890"><net_src comp="360" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="894"><net_src comp="891" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="898"><net_src comp="895" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="903"><net_src comp="865" pin="4"/><net_sink comp="899" pin=0"/></net>

<net id="916"><net_src comp="68" pin="0"/><net_sink comp="910" pin=0"/></net>

<net id="917"><net_src comp="70" pin="0"/><net_sink comp="910" pin=2"/></net>

<net id="918"><net_src comp="72" pin="0"/><net_sink comp="910" pin=3"/></net>

<net id="925"><net_src comp="68" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="926"><net_src comp="70" pin="0"/><net_sink comp="919" pin=2"/></net>

<net id="927"><net_src comp="72" pin="0"/><net_sink comp="919" pin=3"/></net>

<net id="931"><net_src comp="356" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="935"><net_src comp="360" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="939"><net_src comp="936" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="944"><net_src comp="919" pin="4"/><net_sink comp="940" pin=0"/></net>

<net id="957"><net_src comp="68" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="958"><net_src comp="70" pin="0"/><net_sink comp="951" pin=2"/></net>

<net id="959"><net_src comp="72" pin="0"/><net_sink comp="951" pin=3"/></net>

<net id="966"><net_src comp="68" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="70" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="968"><net_src comp="72" pin="0"/><net_sink comp="960" pin=3"/></net>

<net id="972"><net_src comp="356" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="976"><net_src comp="360" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="985"><net_src comp="977" pin="2"/><net_sink comp="981" pin=1"/></net>

<net id="990"><net_src comp="960" pin="4"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="951" pin="4"/><net_sink comp="986" pin=1"/></net>

<net id="1001"><net_src comp="68" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1002"><net_src comp="70" pin="0"/><net_sink comp="995" pin=2"/></net>

<net id="1003"><net_src comp="72" pin="0"/><net_sink comp="995" pin=3"/></net>

<net id="1010"><net_src comp="68" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1011"><net_src comp="70" pin="0"/><net_sink comp="1004" pin=2"/></net>

<net id="1012"><net_src comp="72" pin="0"/><net_sink comp="1004" pin=3"/></net>

<net id="1016"><net_src comp="356" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1023"><net_src comp="68" pin="0"/><net_sink comp="1017" pin=0"/></net>

<net id="1024"><net_src comp="70" pin="0"/><net_sink comp="1017" pin=2"/></net>

<net id="1025"><net_src comp="72" pin="0"/><net_sink comp="1017" pin=3"/></net>

<net id="1030"><net_src comp="1017" pin="4"/><net_sink comp="1026" pin=0"/></net>

<net id="1035"><net_src comp="1026" pin="2"/><net_sink comp="1031" pin=1"/></net>

<net id="1044"><net_src comp="1036" pin="2"/><net_sink comp="1040" pin=1"/></net>

<net id="1048"><net_src comp="1045" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="1054"><net_src comp="806" pin="1"/><net_sink comp="1049" pin=1"/></net>

<net id="1059"><net_src comp="843" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1060"><net_src comp="837" pin="1"/><net_sink comp="1055" pin=1"/></net>

<net id="1065"><net_src comp="847" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="840" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1071"><net_src comp="874" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1072"><net_src comp="859" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1077"><net_src comp="887" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1078"><net_src comp="862" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1083"><net_src comp="928" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="904" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1089"><net_src comp="932" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="907" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1095"><net_src comp="969" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="945" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1101"><net_src comp="973" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="948" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1107"><net_src comp="1013" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="992" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="1112"><net_src comp="364" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="1114"><net_src comp="1109" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="1118"><net_src comp="368" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1120"><net_src comp="1115" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1121"><net_src comp="1115" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1125"><net_src comp="372" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="1127"><net_src comp="1122" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="1131"><net_src comp="376" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1136"><net_src comp="380" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="1141"><net_src comp="396" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="1146"><net_src comp="402" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="1151"><net_src comp="410" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="1156"><net_src comp="436" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="1161"><net_src comp="442" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="1163"><net_src comp="1158" pin="1"/><net_sink comp="604" pin=2"/></net>

<net id="1167"><net_src comp="447" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="1169"><net_src comp="1164" pin="1"/><net_sink comp="609" pin=2"/></net>

<net id="1173"><net_src comp="452" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1177"><net_src comp="457" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="1183"><net_src comp="463" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="1185"><net_src comp="1180" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1186"><net_src comp="1180" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="1187"><net_src comp="1180" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="1188"><net_src comp="1180" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1189"><net_src comp="1180" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="1190"><net_src comp="1180" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1191"><net_src comp="1180" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1192"><net_src comp="1180" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1193"><net_src comp="1180" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1197"><net_src comp="484" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="1202"><net_src comp="494" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="1207"><net_src comp="499" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="619" pin=2"/></net>

<net id="1212"><net_src comp="504" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1217"><net_src comp="510" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="1219"><net_src comp="1214" pin="1"/><net_sink comp="771" pin=2"/></net>

<net id="1223"><net_src comp="110" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1228"><net_src comp="530" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="1230"><net_src comp="1225" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="1231"><net_src comp="1225" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="1232"><net_src comp="1225" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="1233"><net_src comp="1225" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="1234"><net_src comp="1225" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="1238"><net_src comp="534" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="1243"><net_src comp="540" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1248"><net_src comp="546" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="1250"><net_src comp="1245" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="1254"><net_src comp="551" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="1256"><net_src comp="1251" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="1260"><net_src comp="561" pin="3"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1262"><net_src comp="1257" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1263"><net_src comp="1257" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1267"><net_src comp="572" pin="3"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1269"><net_src comp="1264" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="1270"><net_src comp="1264" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1274"><net_src comp="580" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="757" pin=2"/></net>

<net id="1279"><net_src comp="117" pin="3"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1284"><net_src comp="586" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="1289"><net_src comp="123" pin="3"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="1294"><net_src comp="135" pin="3"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1299"><net_src comp="599" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="1304"><net_src comp="624" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="1309"><net_src comp="639" pin="3"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="1311"><net_src comp="1306" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="1312"><net_src comp="1306" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="1316"><net_src comp="652" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1321"><net_src comp="143" pin="3"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="1326"><net_src comp="117" pin="7"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1331"><net_src comp="117" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1336"><net_src comp="151" pin="3"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1341"><net_src comp="667" pin="2"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1346"><net_src comp="672" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1351"><net_src comp="680" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1353"><net_src comp="1348" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1354"><net_src comp="1348" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1358"><net_src comp="685" pin="2"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1363"><net_src comp="690" pin="2"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1368"><net_src comp="117" pin="7"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1373"><net_src comp="117" pin="3"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1378"><net_src comp="159" pin="3"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="1383"><net_src comp="167" pin="3"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1388"><net_src comp="703" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1393"><net_src comp="708" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1398"><net_src comp="713" pin="3"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1400"><net_src comp="1395" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1404"><net_src comp="722" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1406"><net_src comp="1401" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1407"><net_src comp="1401" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1411"><net_src comp="730" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="1413"><net_src comp="1408" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1414"><net_src comp="1408" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1418"><net_src comp="735" pin="1"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1420"><net_src comp="1415" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1421"><net_src comp="1415" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1425"><net_src comp="738" pin="2"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1430"><net_src comp="748" pin="1"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="1432"><net_src comp="1427" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="1436"><net_src comp="752" pin="2"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1441"><net_src comp="757" pin="3"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="1446"><net_src comp="117" pin="7"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1451"><net_src comp="117" pin="3"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1456"><net_src comp="175" pin="3"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1461"><net_src comp="183" pin="3"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="1466"><net_src comp="771" pin="3"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="1471"><net_src comp="191" pin="3"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="1476"><net_src comp="780" pin="2"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="1481"><net_src comp="785" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="1483"><net_src comp="1478" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="1487"><net_src comp="789" pin="2"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1492"><net_src comp="204" pin="3"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="1497"><net_src comp="798" pin="2"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1502"><net_src comp="117" pin="3"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1507"><net_src comp="117" pin="7"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1512"><net_src comp="216" pin="3"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1517"><net_src comp="229" pin="3"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="1522"><net_src comp="237" pin="3"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="1527"><net_src comp="817" pin="2"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1532"><net_src comp="821" pin="2"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1537"><net_src comp="825" pin="2"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1542"><net_src comp="829" pin="2"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1547"><net_src comp="833" pin="2"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1552"><net_src comp="1049" pin="3"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1557"><net_src comp="223" pin="3"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="1562"><net_src comp="1055" pin="2"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="1567"><net_src comp="1061" pin="2"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="1572"><net_src comp="245" pin="3"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="1577"><net_src comp="253" pin="3"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="1582"><net_src comp="1067" pin="2"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="1587"><net_src comp="878" pin="4"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="1592"><net_src comp="1073" pin="2"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="1597"><net_src comp="261" pin="3"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="1602"><net_src comp="269" pin="3"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="1607"><net_src comp="899" pin="2"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1612"><net_src comp="910" pin="4"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="1617"><net_src comp="1079" pin="2"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1622"><net_src comp="1085" pin="2"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="1627"><net_src comp="277" pin="3"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="1632"><net_src comp="940" pin="2"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="1637"><net_src comp="1091" pin="2"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1642"><net_src comp="1097" pin="2"/><net_sink comp="1639" pin=0"/></net>

<net id="1643"><net_src comp="1639" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1647"><net_src comp="981" pin="2"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1652"><net_src comp="986" pin="2"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1657"><net_src comp="995" pin="4"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1662"><net_src comp="1004" pin="4"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1667"><net_src comp="1103" pin="2"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1672"><net_src comp="1031" pin="2"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1677"><net_src comp="1040" pin="2"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="292" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {16 }
 - Input state : 
	Port: depthwise_conv2d_fix.1 : input_height | {1 }
	Port: depthwise_conv2d_fix.1 : input_width | {1 }
	Port: depthwise_conv2d_fix.1 : input_r | {7 8 9 10 11 12 }
	Port: depthwise_conv2d_fix.1 : output_height | {1 }
	Port: depthwise_conv2d_fix.1 : output_width | {1 }
	Port: depthwise_conv2d_fix.1 : bias | {8 9 }
	Port: depthwise_conv2d_fix.1 : kernel | {3 4 5 6 7 8 }
  - Chain level:
	State 1
		zext_ln4 : 1
		zext_ln4_2 : 1
		mul_ln4 : 2
		tmp_2 : 3
		icmp_ln33 : 1
	State 2
		zext_ln48_2 : 1
		zext_ln27 : 1
		trunc_ln27 : 1
		shl_ln : 2
		add_ln27 : 3
		mul_ln40 : 2
		mul_ln48 : 2
		icmp_ln23 : 1
		out_d : 1
		icmp_ln32 : 1
		zext_ln27_4 : 2
		trunc_ln27_2 : 2
		shl_ln27_mid1 : 3
		add_ln27_2 : 4
	State 3
		zext_ln40_2_cast : 1
		tmp_0_0 : 2
		tmp11 : 2
		select_ln24 : 1
		zext_ln24 : 1
		kernel_addr : 2
		kernel_load : 3
		zext_ln24_19 : 1
		add_ln24_8 : 2
		add_ln24_9 : 2
		mul_ln40_18 : 1
		mul_ln48_2 : 1
		icmp_ln33_2 : 1
		select_ln24_14 : 2
		empty_61 : 3
		out_w_0_mid2 : 3
	State 4
		kernel_addr_10 : 1
		kernel_load_10 : 2
		kernel_addr_11 : 1
		kernel_load_11 : 2
		zext_ln40_2_cast_mid : 1
		tmp_0_0_mid1 : 2
		tmp10_0_0_mid2_v_v : 3
		tmp11_mid1 : 2
		tmp12_mid2_v_v : 3
	State 5
		kernel_addr_9 : 1
		kernel_load_9 : 2
		kernel_addr_12 : 1
		kernel_load_12 : 2
		tmp10_0_0_mid2 : 1
	State 6
		kernel_addr_13 : 1
		kernel_load_13 : 2
		kernel_addr_14 : 1
		kernel_load_14 : 2
		tmp10_1_0_mid2 : 1
		tmp10_2_0_mid2 : 1
		add_ln40 : 1
		zext_ln40_17 : 1
		add_ln40_14 : 2
	State 7
		kernel_addr_15 : 1
		kernel_load_15 : 2
		kernel_addr_16 : 1
		kernel_load_16 : 2
		input_addr : 1
		input_load : 2
		zext_ln40_15 : 1
		add_ln40_12 : 2
		input_addr_16 : 1
		input_load_16 : 2
	State 8
		bias_addr : 1
		bias_load : 2
		tmp12_mid2 : 1
		input_addr_15 : 1
		input_load_15 : 2
		input_addr_17 : 1
		input_load_17 : 2
		add_ln48 : 2
	State 9
		mul_ln40_9 : 1
		mul_ln40_11 : 1
		input_addr_18 : 1
		input_load_18 : 2
		input_addr_19 : 1
		input_load_19 : 2
	State 10
		mul_ln40_10 : 1
		mul_ln40_12 : 1
		input_addr_20 : 1
		input_load_20 : 2
		input_addr_21 : 1
		input_load_21 : 2
		add_ln48_9 : 1
	State 11
		mul_ln40_13 : 1
		mul_ln40_14 : 1
		input_addr_22 : 1
		input_load_22 : 2
		add_ln48_10 : 1
	State 12
		mul_ln40_15 : 1
		mul_ln40_16 : 1
		add_ln48_12 : 1
		add_ln48_13 : 1
	State 13
		mul_ln40_17 : 1
	State 14
		add_ln48_14 : 1
		add_ln48_15 : 2
	State 15
		add_ln48_17 : 1
	State 16
		output_addr : 1
		store_ln48 : 2
		empty_62 : 1
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln27_fu_436        |    0    |    0    |    15   |
|          |          out_d_fu_457         |    0    |    0    |    13   |
|          |       add_ln27_2_fu_484       |    0    |    0    |    15   |
|          |         tmp_0_0_fu_494        |    0    |    0    |    15   |
|          |          tmp11_fu_499         |    0    |    0    |    15   |
|          |        add_ln23_fu_504        |    0    |    0    |    13   |
|          |       add_ln24_8_fu_534       |    0    |    0    |    15   |
|          |       add_ln24_9_fu_540       |    0    |    0    |    15   |
|          |       add_ln32_2_fu_580       |    0    |    0    |    15   |
|          |        add_ln24_fu_586        |    0    |    0    |    15   |
|          |       add_ln24_10_fu_599      |    0    |    0    |    15   |
|          |          out_h_fu_624         |    0    |    0    |    13   |
|          |      tmp_0_0_mid1_fu_633      |    0    |    0    |    15   |
|          |       tmp11_mid1_fu_646       |    0    |    0    |    15   |
|          |       add_ln24_11_fu_667      |    0    |    0    |    15   |
|          |       add_ln24_12_fu_672      |    0    |    0    |    15   |
|          |   tmp10_1_0_mid2_v_v_fu_685   |    0    |    0    |    15   |
|          |   tmp10_2_0_mid2_v_v_fu_690   |    0    |    0    |    15   |
|          |       add_ln24_13_fu_703      |    0    |    0    |    15   |
|    add   |       add_ln24_14_fu_708      |    0    |    0    |    15   |
|          |        add_ln40_fu_738        |    0    |    0    |    13   |
|          |       add_ln40_13_fu_743      |    0    |    0    |    13   |
|          |       add_ln40_14_fu_752      |    0    |    0    |    13   |
|          |          out_w_fu_780         |    0    |    0    |    13   |
|          |       add_ln40_12_fu_789      |    0    |    0    |    13   |
|          |       add_ln40_15_fu_798      |    0    |    0    |    13   |
|          |       add_ln40_16_fu_817      |    0    |    0    |    13   |
|          |       add_ln40_17_fu_821      |    0    |    0    |    13   |
|          |       add_ln40_18_fu_825      |    0    |    0    |    13   |
|          |       add_ln40_19_fu_829      |    0    |    0    |    13   |
|          |       add_ln40_20_fu_833      |    0    |    0    |    13   |
|          |       add_ln48_9_fu_899       |    0    |    0    |    23   |
|          |       add_ln48_10_fu_940      |    0    |    0    |    23   |
|          |       add_ln48_11_fu_977      |    0    |    0    |    16   |
|          |       add_ln48_12_fu_981      |    0    |    0    |    16   |
|          |       add_ln48_13_fu_986      |    0    |    0    |    23   |
|          |      add_ln48_14_fu_1026      |    0    |    0    |    16   |
|          |      add_ln48_15_fu_1031      |    0    |    0    |    16   |
|          |      add_ln48_16_fu_1036      |    0    |    0    |    16   |
|          |      add_ln48_17_fu_1040      |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|          |         mul_ln4_fu_396        |    0    |    0    |    13   |
|          |        mul_ln40_fu_442        |    0    |    0    |    26   |
|          |        mul_ln48_fu_447        |    0    |    0    |    17   |
|          |       mul_ln40_18_fu_546      |    0    |    0    |    26   |
|          |       mul_ln48_2_fu_551       |    0    |    0    |    17   |
|          |     tmp10_0_0_mid2_fu_680     |    0    |    0    |    33   |
|          |     tmp10_1_0_mid2_fu_722     |    0    |    0    |    33   |
|          |     tmp10_2_0_mid2_fu_730     |    0    |    0    |    33   |
|    mul   |       mul_ln40_9_fu_1055      |    1    |    0    |    0    |
|          |      mul_ln40_11_fu_1061      |    1    |    0    |    0    |
|          |      mul_ln40_10_fu_1067      |    1    |    0    |    0    |
|          |      mul_ln40_12_fu_1073      |    1    |    0    |    0    |
|          |      mul_ln40_13_fu_1079      |    1    |    0    |    0    |
|          |      mul_ln40_14_fu_1085      |    1    |    0    |    0    |
|          |      mul_ln40_15_fu_1091      |    1    |    0    |    0    |
|          |      mul_ln40_16_fu_1097      |    1    |    0    |    0    |
|          |      mul_ln40_17_fu_1103      |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln24_fu_510      |    0    |    0    |    4    |
|          |      select_ln24_8_fu_520     |    0    |    0    |    6    |
|          |     select_ln24_14_fu_561     |    0    |    0    |    2    |
|          |      out_w_0_mid2_fu_572      |    0    |    0    |    4    |
|          |     select_ln24_10_fu_604     |    0    |    0    |    7    |
|          |     select_ln24_11_fu_609     |    0    |    0    |    7    |
|  select  |     select_ln24_12_fu_614     |    0    |    0    |    7    |
|          |     select_ln24_13_fu_619     |    0    |    0    |    7    |
|          |   tmp10_0_0_mid2_v_v_fu_639   |    0    |    0    |    7    |
|          |     tmp12_mid2_v_v_fu_652     |    0    |    0    |    7    |
|          |      select_ln24_9_fu_713     |    0    |    0    |    4    |
|          |     select_ln32_14_fu_757     |    0    |    0    |    8    |
|          |       select_ln32_fu_771      |    0    |    0    |    4    |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln33_fu_410       |    0    |    0    |    9    |
|   icmp   |        icmp_ln23_fu_452       |    0    |    0    |    13   |
|          |        icmp_ln32_fu_463       |    0    |    0    |    11   |
|          |       icmp_ln33_2_fu_556      |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|    or    |        empty_61_fu_567        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_1049          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_86 |    0    |    0    |    0    |
|   read   | output_height_read_read_fu_92 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_98  |    0    |    0    |    0    |
|          | input_height_read_read_fu_104 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln40_fu_364       |    0    |    0    |    0    |
|          |   zext_ln40_1_cast14_fu_368   |    0    |    0    |    0    |
|          |        zext_ln48_fu_372       |    0    |    0    |    0    |
|          |    zext_ln48_1_cast_fu_376    |    0    |    0    |    0    |
|          |        zext_ln4_fu_388        |    0    |    0    |    0    |
|          |       zext_ln4_2_fu_392       |    0    |    0    |    0    |
|          |       zext_ln48_2_fu_416      |    0    |    0    |    0    |
|          |        zext_ln27_fu_420       |    0    |    0    |    0    |
|          |       zext_ln27_4_fu_468      |    0    |    0    |    0    |
|          |    zext_ln40_2_cast_fu_490    |    0    |    0    |    0    |
|          |       zext_ln48_4_fu_517      |    0    |    0    |    0    |
|          |        zext_ln24_fu_525       |    0    |    0    |    0    |
|          |      zext_ln24_19_fu_530      |    0    |    0    |    0    |
|          |      zext_ln24_11_fu_591      |    0    |    0    |    0    |
|          |      zext_ln24_12_fu_595      |    0    |    0    |    0    |
|          |  zext_ln40_2_cast_mid_fu_629  |    0    |    0    |    0    |
|          |      zext_ln24_10_fu_659      |    0    |    0    |    0    |
|          |      zext_ln24_13_fu_663      |    0    |    0    |    0    |
|          |    tmp10_0_0_mid2_v_fu_677    |    0    |    0    |    0    |
|   zext   |      zext_ln24_14_fu_695      |    0    |    0    |    0    |
|          |      zext_ln24_15_fu_699      |    0    |    0    |    0    |
|          |    tmp10_1_0_mid2_v_fu_719    |    0    |    0    |    0    |
|          |    tmp10_2_0_mid2_v_fu_727    |    0    |    0    |    0    |
|          |      zext_ln40_13_fu_735      |    0    |    0    |    0    |
|          |      zext_ln40_17_fu_748      |    0    |    0    |    0    |
|          |      zext_ln24_16_fu_763      |    0    |    0    |    0    |
|          |      zext_ln24_17_fu_767      |    0    |    0    |    0    |
|          |      zext_ln40_14_fu_776      |    0    |    0    |    0    |
|          |      zext_ln40_15_fu_785      |    0    |    0    |    0    |
|          |      zext_ln40_18_fu_794      |    0    |    0    |    0    |
|          |      zext_ln24_18_fu_802      |    0    |    0    |    0    |
|          |      tmp12_mid2_v_fu_806      |    0    |    0    |    0    |
|          |      zext_ln40_16_fu_809      |    0    |    0    |    0    |
|          |      zext_ln40_19_fu_813      |    0    |    0    |    0    |
|          |      zext_ln40_20_fu_851      |    0    |    0    |    0    |
|          |      zext_ln40_21_fu_855      |    0    |    0    |    0    |
|          |      zext_ln40_22_fu_891      |    0    |    0    |    0    |
|          |      zext_ln40_23_fu_895      |    0    |    0    |    0    |
|          |      zext_ln40_24_fu_936      |    0    |    0    |    0    |
|          |      zext_ln48_3_fu_1045      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_380         |    0    |    0    |    0    |
|   trunc  |        empty_59_fu_384        |    0    |    0    |    0    |
|          |       trunc_ln27_fu_424       |    0    |    0    |    0    |
|          |      trunc_ln27_2_fu_472      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_2_fu_402         |    0    |    0    |    0    |
|bitconcatenate|         shl_ln_fu_428         |    0    |    0    |    0    |
|          |      shl_ln27_mid1_fu_476     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln24_fu_837       |    0    |    0    |    0    |
|          |      sext_ln24_10_fu_840      |    0    |    0    |    0    |
|          |        sext_ln40_fu_843       |    0    |    0    |    0    |
|          |      sext_ln40_10_fu_847      |    0    |    0    |    0    |
|          |       sext_ln24_9_fu_859      |    0    |    0    |    0    |
|          |      sext_ln24_11_fu_862      |    0    |    0    |    0    |
|          |       sext_ln40_9_fu_874      |    0    |    0    |    0    |
|          |      sext_ln40_11_fu_887      |    0    |    0    |    0    |
|   sext   |      sext_ln24_12_fu_904      |    0    |    0    |    0    |
|          |      sext_ln24_13_fu_907      |    0    |    0    |    0    |
|          |      sext_ln40_12_fu_928      |    0    |    0    |    0    |
|          |      sext_ln40_13_fu_932      |    0    |    0    |    0    |
|          |      sext_ln24_14_fu_945      |    0    |    0    |    0    |
|          |      sext_ln24_15_fu_948      |    0    |    0    |    0    |
|          |      sext_ln40_14_fu_969      |    0    |    0    |    0    |
|          |      sext_ln40_15_fu_973      |    0    |    0    |    0    |
|          |      sext_ln24_16_fu_992      |    0    |    0    |    0    |
|          |      sext_ln40_16_fu_1013     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_865        |    0    |    0    |    0    |
|          |      trunc_ln48_s_fu_878      |    0    |    0    |    0    |
|          |      trunc_ln48_9_fu_910      |    0    |    0    |    0    |
|          |      trunc_ln48_8_fu_919      |    0    |    0    |    0    |
|partselect|      trunc_ln48_1_fu_951      |    0    |    0    |    0    |
|          |      trunc_ln48_2_fu_960      |    0    |    0    |    0    |
|          |      trunc_ln48_3_fu_995      |    0    |    0    |    0    |
|          |      trunc_ln48_4_fu_1004     |    0    |    0    |    0    |
|          |      trunc_ln48_5_fu_1017     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    10   |    0    |   918   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln23_reg_1209     |   11   |
|    add_ln24_10_reg_1296   |    7   |
|    add_ln24_11_reg_1338   |    7   |
|    add_ln24_12_reg_1343   |    7   |
|    add_ln24_13_reg_1385   |    7   |
|    add_ln24_14_reg_1390   |    7   |
|    add_ln24_8_reg_1235    |    7   |
|    add_ln24_9_reg_1240    |    7   |
|     add_ln24_reg_1281     |    7   |
|    add_ln27_2_reg_1194    |    6   |
|     add_ln27_reg_1153     |    6   |
|    add_ln32_2_reg_1271    |    8   |
|    add_ln40_12_reg_1484   |   11   |
|    add_ln40_14_reg_1433   |   11   |
|    add_ln40_15_reg_1494   |   11   |
|    add_ln40_16_reg_1524   |   11   |
|    add_ln40_17_reg_1529   |   11   |
|    add_ln40_18_reg_1534   |   11   |
|    add_ln40_19_reg_1539   |   11   |
|    add_ln40_20_reg_1544   |   11   |
|     add_ln40_reg_1422     |   11   |
|    add_ln48_10_reg_1629   |   16   |
|    add_ln48_12_reg_1644   |   16   |
|    add_ln48_13_reg_1649   |   16   |
|    add_ln48_15_reg_1669   |   16   |
|    add_ln48_17_reg_1674   |   16   |
|    add_ln48_9_reg_1604    |   16   |
|     add_ln48_reg_1549     |   11   |
|     bias_addr_reg_1509    |    3   |
|     bias_load_reg_1554    |   16   |
|       empty_reg_1133      |    4   |
|     icmp_ln23_reg_1170    |    1   |
|     icmp_ln32_reg_1180    |    1   |
|     icmp_ln33_reg_1148    |    1   |
|  indvar_flatten48_reg_298 |   11   |
|   indvar_flatten_reg_322  |    8   |
|   input_addr_15_reg_1514  |   14   |
|   input_addr_16_reg_1489  |   14   |
|   input_addr_17_reg_1519  |   14   |
|   input_addr_18_reg_1569  |   14   |
|   input_addr_19_reg_1574  |   14   |
|   input_addr_20_reg_1594  |   14   |
|   input_addr_21_reg_1599  |   14   |
|   input_addr_22_reg_1624  |   14   |
|    input_addr_reg_1468    |   14   |
|  kernel_addr_10_reg_1286  |    7   |
|  kernel_addr_11_reg_1291  |    7   |
|  kernel_addr_12_reg_1333  |    7   |
|  kernel_addr_13_reg_1375  |    7   |
|  kernel_addr_14_reg_1380  |    7   |
|  kernel_addr_15_reg_1453  |    7   |
|  kernel_addr_16_reg_1458  |    7   |
|   kernel_addr_9_reg_1318  |    7   |
|    kernel_addr_reg_1220   |    7   |
|  kernel_load_10_reg_1323  |   16   |
|  kernel_load_11_reg_1328  |   16   |
|  kernel_load_12_reg_1370  |   16   |
|  kernel_load_13_reg_1443  |   16   |
|  kernel_load_14_reg_1448  |   16   |
|  kernel_load_15_reg_1499  |   16   |
|  kernel_load_16_reg_1504  |   16   |
|   kernel_load_9_reg_1365  |   16   |
|    kernel_load_reg_1276   |   16   |
|    mul_ln40_10_reg_1579   |   30   |
|    mul_ln40_11_reg_1564   |   30   |
|    mul_ln40_12_reg_1589   |   30   |
|    mul_ln40_13_reg_1614   |   30   |
|    mul_ln40_14_reg_1619   |   30   |
|    mul_ln40_15_reg_1634   |   30   |
|    mul_ln40_16_reg_1639   |   30   |
|    mul_ln40_17_reg_1664   |   30   |
|    mul_ln40_18_reg_1245   |    7   |
|    mul_ln40_9_reg_1559    |   30   |
|     mul_ln40_reg_1158     |    7   |
|    mul_ln48_2_reg_1251    |    7   |
|     mul_ln48_reg_1164     |    7   |
|      mul_ln4_reg_1138     |    8   |
|      out_d_0_reg_310      |    4   |
|       out_d_reg_1174      |    4   |
|      out_h_0_reg_334      |    4   |
|       out_h_reg_1301      |    4   |
|   out_w_0_mid2_reg_1264   |    4   |
|      out_w_0_reg_345      |    4   |
|       out_w_reg_1473      |    4   |
|          reg_356          |   16   |
|          reg_360          |   16   |
|  select_ln24_14_reg_1257  |    1   |
|   select_ln24_9_reg_1395  |    4   |
|    select_ln24_reg_1214   |    4   |
|  select_ln32_14_reg_1438  |    8   |
|    select_ln32_reg_1463   |    4   |
|  tmp10_0_0_mid2_reg_1348  |   11   |
|tmp10_0_0_mid2_v_v_reg_1306|    7   |
|  tmp10_1_0_mid2_reg_1401  |   11   |
|tmp10_1_0_mid2_v_v_reg_1355|    7   |
|  tmp10_2_0_mid2_reg_1408  |   11   |
|tmp10_2_0_mid2_v_v_reg_1360|    7   |
|       tmp11_reg_1204      |    7   |
|  tmp12_mid2_v_v_reg_1313  |    7   |
|      tmp_0_0_reg_1199     |    7   |
|       tmp_2_reg_1143      |   11   |
|   trunc_ln48_3_reg_1654   |   16   |
|   trunc_ln48_4_reg_1659   |   16   |
|   trunc_ln48_9_reg_1609   |   16   |
|   trunc_ln48_s_reg_1584   |   16   |
|   zext_ln24_19_reg_1225   |    7   |
|   zext_ln40_13_reg_1415   |   11   |
|   zext_ln40_15_reg_1478   |   11   |
|   zext_ln40_17_reg_1427   |   11   |
|zext_ln40_1_cast14_reg_1115|   11   |
|     zext_ln40_reg_1109    |    7   |
| zext_ln48_1_cast_reg_1128 |   11   |
|     zext_ln48_reg_1122    |    7   |
+---------------------------+--------+
|           Total           |  1284  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_117    |  p0  |  10  |   7  |   70   ||    47   |
|     grp_access_fu_117    |  p2  |   8  |   0  |    0   ||    41   |
|     grp_access_fu_198    |  p0  |  10  |  14  |   140  ||    47   |
|     grp_access_fu_198    |  p2  |   8  |   0  |    0   ||    41   |
|     grp_access_fu_223    |  p0  |   2  |   3  |    6   ||    9    |
| indvar_flatten48_reg_298 |  p0  |   2  |  11  |   22   ||    9    |
|      out_d_0_reg_310     |  p0  |   2  |   4  |    8   ||    9    |
|  indvar_flatten_reg_322  |  p0  |   2  |   8  |   16   ||    9    |
|        grp_fu_1049       |  p0  |   2  |   5  |   10   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   272  || 16.9494 ||   221   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |    0   |   918  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   221  |
|  Register |    -   |    -   |  1284  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   16   |  1284  |  1139  |
+-----------+--------+--------+--------+--------+
