
*** Running vivado
    with args -log design_1_datasrc_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_datasrc_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_datasrc_0_0.tcl -notrace
Command: synth_design -top design_1_datasrc_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16004 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 398.441 ; gain = 94.504
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_datasrc_0_0' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ip/design_1_datasrc_0_0/synth/design_1_datasrc_0_0.vhd:66]
	Parameter infile bound to: inp_hex.mem - type: string 
INFO: [Synth 8-3491] module 'datasrc' declared at 'D:/1_EE5332/teach-fpga-master/teach-fpga-master/01-fft/vivado/datasrc.v:6' bound to instance 'U0' of component 'datasrc' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ip/design_1_datasrc_0_0/synth/design_1_datasrc_0_0.vhd:100]
INFO: [Synth 8-6157] synthesizing module 'datasrc' [D:/1_EE5332/teach-fpga-master/teach-fpga-master/01-fft/vivado/datasrc.v:6]
	Parameter infile bound to: inp_hex.mem - type: string 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter S4 bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'inp_hex.mem' is read successfully [D:/1_EE5332/teach-fpga-master/teach-fpga-master/01-fft/vivado/datasrc.v:28]
INFO: [Synth 8-6155] done synthesizing module 'datasrc' (1#1) [D:/1_EE5332/teach-fpga-master/teach-fpga-master/01-fft/vivado/datasrc.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_datasrc_0_0' (2#1) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ip/design_1_datasrc_0_0/synth/design_1_datasrc_0_0.vhd:66]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 453.172 ; gain = 149.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 453.172 ; gain = 149.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 453.172 ; gain = 149.234
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 764.723 ; gain = 2.816
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:01:33 . Memory (MB): peak = 764.723 ; gain = 460.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:01:33 . Memory (MB): peak = 764.723 ; gain = 460.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:01:34 . Memory (MB): peak = 764.723 ; gain = 460.785
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'datasrc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE2 |                               10 |                               10
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'datasrc'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:01:34 . Memory (MB): peak = 764.723 ; gain = 460.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  33 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module datasrc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  33 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U0/d0_reg[9]' (FDR) to 'U0/d0_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/d0_reg[10]' (FDR) to 'U0/d0_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/d0_reg[11]' (FDR) to 'U0/d0_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/d0_reg[12]' (FDR) to 'U0/d0_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/d0_reg[13]' (FDR) to 'U0/d0_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/d0_reg[14]' (FDR) to 'U0/d0_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/d0_reg[26]' (FDR) to 'U0/d0_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/d0_reg[27]' (FDR) to 'U0/d0_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/d0_reg[28]' (FDR) to 'U0/d0_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/d0_reg[29]' (FDR) to 'U0/d0_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/d0_reg[30]' (FDR) to 'U0/d0_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/d1_reg[9]' (FDRE) to 'U0/d1_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/d1_reg[10]' (FDRE) to 'U0/d1_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/d1_reg[11]' (FDRE) to 'U0/d1_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/d1_reg[12]' (FDRE) to 'U0/d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/d1_reg[13]' (FDRE) to 'U0/d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/d1_reg[14]' (FDRE) to 'U0/d1_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/d1_reg[26]' (FDRE) to 'U0/d1_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/d1_reg[27]' (FDRE) to 'U0/d1_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/d1_reg[28]' (FDRE) to 'U0/d1_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/d1_reg[29]' (FDRE) to 'U0/d1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/d1_reg[30]' (FDRE) to 'U0/d1_reg[31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:01:36 . Memory (MB): peak = 764.723 ; gain = 460.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:52 . Memory (MB): peak = 783.207 ; gain = 479.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:52 . Memory (MB): peak = 783.430 ; gain = 479.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:01:53 . Memory (MB): peak = 798.117 ; gain = 494.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:01:56 . Memory (MB): peak = 798.117 ; gain = 494.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:01:57 . Memory (MB): peak = 798.117 ; gain = 494.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:01:58 . Memory (MB): peak = 798.117 ; gain = 494.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:01:58 . Memory (MB): peak = 798.117 ; gain = 494.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:01:58 . Memory (MB): peak = 798.117 ; gain = 494.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:01:58 . Memory (MB): peak = 798.117 ; gain = 494.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     3|
|4     |LUT4 |    37|
|5     |LUT5 |     3|
|6     |LUT6 |    23|
|7     |FDRE |    82|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   151|
|2     |  U0     |datasrc |   151|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:01:58 . Memory (MB): peak = 798.117 ; gain = 494.180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:54 . Memory (MB): peak = 798.117 ; gain = 182.629
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:02:00 . Memory (MB): peak = 798.117 ; gain = 494.180
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:02:13 . Memory (MB): peak = 805.168 ; gain = 511.410
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/1_EE5332/assignment_2/fft32/fft32.runs/design_1_datasrc_0_0_synth_1/design_1_datasrc_0_0.dcp' has been generated.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/1_EE5332/assignment_2/fft32/fft32.runs/design_1_datasrc_0_0_synth_1/design_1_datasrc_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_datasrc_0_0_utilization_synth.rpt -pb design_1_datasrc_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 805.168 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 17 16:37:58 2020...
