MacroModel pin core_t_ctr_reg_reg[0]/CLK  135.30ps 135.30ps 135.30ps 135.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  136.70ps 136.70ps 136.70ps 136.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  116.70ps 116.70ps 116.70ps 116.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  140.90ps 140.90ps 140.90ps 140.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  127.90ps 127.90ps 127.90ps 127.90ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  139.20ps 139.20ps 139.20ps 139.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  120.00ps 120.00ps 120.00ps 120.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  120.30ps 120.30ps 120.30ps 120.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  141.30ps 141.30ps 141.30ps 141.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  138.50ps 138.50ps 138.50ps 138.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  145.40ps 145.40ps 145.40ps 145.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  147.60ps 147.60ps 147.60ps 147.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  115.20ps 115.20ps 115.20ps 115.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  129.20ps 129.20ps 129.20ps 129.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  139.80ps 139.80ps 139.80ps 139.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  135.50ps 135.50ps 135.50ps 135.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  145.80ps 145.80ps 145.80ps 145.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  126.70ps 126.70ps 126.70ps 126.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  135.20ps 135.20ps 135.20ps 135.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  143.50ps 143.50ps 143.50ps 143.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  121.80ps 121.80ps 121.80ps 121.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  121.50ps 121.50ps 121.50ps 121.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  121.00ps 121.00ps 121.00ps 121.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  129.60ps 129.60ps 129.60ps 129.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  135.30ps 135.30ps 135.30ps 135.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  123.10ps 123.10ps 123.10ps 123.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  133.00ps 133.00ps 133.00ps 133.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  116.70ps 116.70ps 116.70ps 116.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  133.50ps 133.50ps 133.50ps 133.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  124.30ps 124.30ps 124.30ps 124.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  135.30ps 135.30ps 135.30ps 135.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  130.20ps 130.20ps 130.20ps 130.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  110.90ps 110.90ps 110.90ps 110.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  127.80ps 127.80ps 127.80ps 127.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  126.70ps 126.70ps 126.70ps 126.70ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  130.40ps 130.40ps 130.40ps 130.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  124.50ps 124.50ps 124.50ps 124.50ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  142.20ps 142.20ps 142.20ps 142.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  126.20ps 126.20ps 126.20ps 126.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  133.50ps 133.50ps 133.50ps 133.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  133.30ps 133.30ps 133.30ps 133.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  109.40ps 109.40ps 109.40ps 109.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  116.90ps 116.90ps 116.90ps 116.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  124.80ps 124.80ps 124.80ps 124.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  109.40ps 109.40ps 109.40ps 109.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  130.50ps 130.50ps 130.50ps 130.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  127.80ps 127.80ps 127.80ps 127.80ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  129.80ps 129.80ps 129.80ps 129.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  117.40ps 117.40ps 117.40ps 117.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  125.50ps 125.50ps 125.50ps 125.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  111.50ps 111.50ps 111.50ps 111.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  124.10ps 124.10ps 124.10ps 124.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  124.90ps 124.90ps 124.90ps 124.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  120.20ps 120.20ps 120.20ps 120.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  128.10ps 128.10ps 128.10ps 128.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  119.90ps 119.90ps 119.90ps 119.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  117.80ps 117.80ps 117.80ps 117.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  114.70ps 114.70ps 114.70ps 114.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  129.50ps 129.50ps 129.50ps 129.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  111.70ps 111.70ps 111.70ps 111.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  120.50ps 120.50ps 120.50ps 120.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  113.40ps 113.40ps 113.40ps 113.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  108.10ps 108.10ps 108.10ps 108.10ps 0pf view_tc
MacroModel pin core_e_reg_reg[10]/CLK  17.90ps 17.90ps 17.90ps 17.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  115.50ps 115.50ps 115.50ps 115.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  117.80ps 117.80ps 117.80ps 117.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  118.60ps 118.60ps 118.60ps 118.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  106.10ps 106.10ps 106.10ps 106.10ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  143.00ps 143.00ps 143.00ps 143.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  109.60ps 109.60ps 109.60ps 109.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  117.00ps 117.00ps 117.00ps 117.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  120.20ps 120.20ps 120.20ps 120.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  119.90ps 119.90ps 119.90ps 119.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  125.30ps 125.30ps 125.30ps 125.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  116.10ps 116.10ps 116.10ps 116.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  116.70ps 116.70ps 116.70ps 116.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  111.60ps 111.60ps 111.60ps 111.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  121.40ps 121.40ps 121.40ps 121.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  116.60ps 116.60ps 116.60ps 116.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  113.30ps 113.30ps 113.30ps 113.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  101.10ps 101.10ps 101.10ps 101.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  112.40ps 112.40ps 112.40ps 112.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  125.00ps 125.00ps 125.00ps 125.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  107.90ps 107.90ps 107.90ps 107.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  113.20ps 113.20ps 113.20ps 113.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  106.20ps 106.20ps 106.20ps 106.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  97.70ps 97.70ps 97.70ps 97.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  104.90ps 104.90ps 104.90ps 104.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  118.70ps 118.70ps 118.70ps 118.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  111.20ps 111.20ps 111.20ps 111.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  108.60ps 108.60ps 108.60ps 108.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  97.20ps 97.20ps 97.20ps 97.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  121.90ps 121.90ps 121.90ps 121.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  93.10ps 93.10ps 93.10ps 93.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  108.00ps 108.00ps 108.00ps 108.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  105.20ps 105.20ps 105.20ps 105.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  100.80ps 100.80ps 100.80ps 100.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  100.90ps 100.90ps 100.90ps 100.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  111.00ps 111.00ps 111.00ps 111.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  116.10ps 116.10ps 116.10ps 116.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  121.00ps 121.00ps 121.00ps 121.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  107.50ps 107.50ps 107.50ps 107.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][22]/CLK  127.60ps 127.60ps 127.60ps 127.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  87.40ps 87.40ps 87.40ps 87.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  91.50ps 91.50ps 91.50ps 91.50ps 0pf view_tc
MacroModel pin core_e_reg_reg[2]/CLK  65.70ps 65.70ps 65.70ps 65.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  103.10ps 103.10ps 103.10ps 103.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  142.40ps 142.40ps 142.40ps 142.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  98.80ps 98.80ps 98.80ps 98.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  98.40ps 98.40ps 98.40ps 98.40ps 0pf view_tc
MacroModel pin core_e_reg_reg[8]/CLK  32.00ps 32.00ps 32.00ps 32.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  139.30ps 139.30ps 139.30ps 139.30ps 0pf view_tc
MacroModel pin core_e_reg_reg[16]/CLK  10.70ps 10.70ps 10.70ps 10.70ps 0pf view_tc
MacroModel pin core_e_reg_reg[3]/CLK  53.80ps 53.80ps 53.80ps 53.80ps 0pf view_tc
MacroModel pin core_e_reg_reg[7]/CLK  36.90ps 36.90ps 36.90ps 36.90ps 0pf view_tc
MacroModel pin core_e_reg_reg[17]/CLK  10.90ps 10.90ps 10.90ps 10.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  92.20ps 92.20ps 92.20ps 92.20ps 0pf view_tc
MacroModel pin core_e_reg_reg[12]/CLK  18.00ps 18.00ps 18.00ps 18.00ps 0pf view_tc
MacroModel pin core_e_reg_reg[9]/CLK  15.70ps 15.70ps 15.70ps 15.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][18]/CLK  91.00ps 91.00ps 91.00ps 91.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][26]/CLK  95.20ps 95.20ps 95.20ps 95.20ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[1]/CLK  125.90ps 125.90ps 125.90ps 125.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][24]/CLK  99.30ps 99.30ps 99.30ps 99.30ps 0pf view_tc
MacroModel pin core_e_reg_reg[4]/CLK  45.10ps 45.10ps 45.10ps 45.10ps 0pf view_tc
MacroModel pin digest_reg_reg[188]/CLK  37.60ps 37.60ps 37.60ps 37.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][23]/CLK  89.10ps 89.10ps 89.10ps 89.10ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[0]/CLK  113.90ps 113.90ps 113.90ps 113.90ps 0pf view_tc
MacroModel pin core_e_reg_reg[1]/CLK  60.50ps 60.50ps 60.50ps 60.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][18]/CLK  78.80ps 78.80ps 78.80ps 78.80ps 0pf view_tc
