
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -14.19

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.15

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.15

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u2.d[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][9]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u2.d[1]$_DFF_P_/CK (DFF_X1)
     1    2.34    0.01    0.06    0.06 ^ u0.u2.d[1]$_DFF_P_/QN (DFF_X1)
                                         _00419_ (net)
                  0.01    0.00    0.06 ^ _15896_/A (XNOR2_X1)
     2    4.01    0.01    0.02    0.08 v _15896_/ZN (XNOR2_X1)
                                         _06739_ (net)
                  0.01    0.00    0.08 v _16000_/B1 (AOI21_X1)
     1    1.26    0.01    0.02    0.11 ^ _16000_/ZN (AOI21_X1)
                                         _00352_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][9]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][9]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u1.d[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     2   33.17    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.01    0.00    0.17 ^ _15332_/A (BUF_X32)
     8   62.40    0.01    0.02    0.19 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.02    0.02    0.20 ^ _15341_/A (BUF_X32)
     6   55.17    0.01    0.02    0.23 ^ _15341_/Z (BUF_X32)
                                         _06225_ (net)
                  0.01    0.01    0.23 ^ _15342_/A (BUF_X32)
     6   48.87    0.01    0.02    0.25 ^ _15342_/Z (BUF_X32)
                                         _06226_ (net)
                  0.01    0.00    0.26 ^ _15462_/A (BUF_X32)
     5   23.52    0.01    0.02    0.27 ^ _15462_/Z (BUF_X32)
                                         _06339_ (net)
                  0.01    0.00    0.27 ^ _15600_/A1 (NOR2_X4)
     1    1.03    0.01    0.01    0.28 v _15600_/ZN (NOR2_X4)
                                         _06469_ (net)
                  0.01    0.00    0.28 v _15605_/B (MUX2_X1)
     1    7.61    0.02    0.07    0.35 v _15605_/Z (MUX2_X1)
                                         _06474_ (net)
                  0.02    0.00    0.35 v _15606_/A1 (NOR2_X4)
     7   19.24    0.03    0.04    0.40 ^ _15606_/ZN (NOR2_X4)
                                         _06475_ (net)
                  0.03    0.00    0.40 ^ _16631_/A (BUF_X8)
     6   29.52    0.01    0.03    0.43 ^ _16631_/Z (BUF_X8)
                                         _07376_ (net)
                  0.01    0.00    0.43 ^ _16632_/A (BUF_X16)
     7   66.64    0.01    0.02    0.45 ^ _16632_/Z (BUF_X16)
                                         _07377_ (net)
                  0.02    0.01    0.46 ^ _16633_/A (BUF_X32)
     5   18.26    0.01    0.02    0.48 ^ _16633_/Z (BUF_X32)
                                         _14692_ (net)
                  0.01    0.00    0.48 ^ _29564_/B (HA_X1)
     1    4.41    0.03    0.06    0.54 ^ _29564_/S (HA_X1)
                                         _14695_ (net)
                  0.03    0.00    0.54 ^ _16684_/A (BUF_X4)
     5   29.41    0.02    0.04    0.58 ^ _16684_/Z (BUF_X4)
                                         _07426_ (net)
                  0.02    0.00    0.58 ^ _16691_/A (INV_X8)
     9   26.70    0.01    0.01    0.59 v _16691_/ZN (INV_X8)
                                         _07433_ (net)
                  0.01    0.00    0.60 v _16692_/A (OAI21_X4)
     6   14.24    0.03    0.02    0.62 ^ _16692_/ZN (OAI21_X4)
                                         _07434_ (net)
                  0.03    0.00    0.62 ^ _16920_/A (OAI21_X2)
     2    2.55    0.01    0.02    0.64 v _16920_/ZN (OAI21_X2)
                                         _07659_ (net)
                  0.01    0.00    0.64 v _17085_/B (MUX2_X1)
     1    2.20    0.01    0.06    0.70 v _17085_/Z (MUX2_X1)
                                         _07821_ (net)
                  0.01    0.00    0.70 v _17086_/B (MUX2_X1)
     1    0.92    0.01    0.06    0.76 v _17086_/Z (MUX2_X1)
                                         _07822_ (net)
                  0.01    0.00    0.76 v _17092_/A (MUX2_X1)
     1    1.05    0.01    0.06    0.81 v _17092_/Z (MUX2_X1)
                                         _07828_ (net)
                  0.01    0.00    0.81 v _17093_/B (MUX2_X1)
     1    2.17    0.01    0.06    0.87 v _17093_/Z (MUX2_X1)
                                         _07829_ (net)
                  0.01    0.00    0.87 v _17120_/A (MUX2_X1)
     1    2.06    0.01    0.06    0.93 v _17120_/Z (MUX2_X1)
                                         _00014_ (net)
                  0.01    0.00    0.93 v u0.u1.d[6]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u1.d[6]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u1.d[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     2   33.17    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.01    0.00    0.17 ^ _15332_/A (BUF_X32)
     8   62.40    0.01    0.02    0.19 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.02    0.02    0.20 ^ _15341_/A (BUF_X32)
     6   55.17    0.01    0.02    0.23 ^ _15341_/Z (BUF_X32)
                                         _06225_ (net)
                  0.01    0.01    0.23 ^ _15342_/A (BUF_X32)
     6   48.87    0.01    0.02    0.25 ^ _15342_/Z (BUF_X32)
                                         _06226_ (net)
                  0.01    0.00    0.26 ^ _15462_/A (BUF_X32)
     5   23.52    0.01    0.02    0.27 ^ _15462_/Z (BUF_X32)
                                         _06339_ (net)
                  0.01    0.00    0.27 ^ _15600_/A1 (NOR2_X4)
     1    1.03    0.01    0.01    0.28 v _15600_/ZN (NOR2_X4)
                                         _06469_ (net)
                  0.01    0.00    0.28 v _15605_/B (MUX2_X1)
     1    7.61    0.02    0.07    0.35 v _15605_/Z (MUX2_X1)
                                         _06474_ (net)
                  0.02    0.00    0.35 v _15606_/A1 (NOR2_X4)
     7   19.24    0.03    0.04    0.40 ^ _15606_/ZN (NOR2_X4)
                                         _06475_ (net)
                  0.03    0.00    0.40 ^ _16631_/A (BUF_X8)
     6   29.52    0.01    0.03    0.43 ^ _16631_/Z (BUF_X8)
                                         _07376_ (net)
                  0.01    0.00    0.43 ^ _16632_/A (BUF_X16)
     7   66.64    0.01    0.02    0.45 ^ _16632_/Z (BUF_X16)
                                         _07377_ (net)
                  0.02    0.01    0.46 ^ _16633_/A (BUF_X32)
     5   18.26    0.01    0.02    0.48 ^ _16633_/Z (BUF_X32)
                                         _14692_ (net)
                  0.01    0.00    0.48 ^ _29564_/B (HA_X1)
     1    4.41    0.03    0.06    0.54 ^ _29564_/S (HA_X1)
                                         _14695_ (net)
                  0.03    0.00    0.54 ^ _16684_/A (BUF_X4)
     5   29.41    0.02    0.04    0.58 ^ _16684_/Z (BUF_X4)
                                         _07426_ (net)
                  0.02    0.00    0.58 ^ _16691_/A (INV_X8)
     9   26.70    0.01    0.01    0.59 v _16691_/ZN (INV_X8)
                                         _07433_ (net)
                  0.01    0.00    0.60 v _16692_/A (OAI21_X4)
     6   14.24    0.03    0.02    0.62 ^ _16692_/ZN (OAI21_X4)
                                         _07434_ (net)
                  0.03    0.00    0.62 ^ _16920_/A (OAI21_X2)
     2    2.55    0.01    0.02    0.64 v _16920_/ZN (OAI21_X2)
                                         _07659_ (net)
                  0.01    0.00    0.64 v _17085_/B (MUX2_X1)
     1    2.20    0.01    0.06    0.70 v _17085_/Z (MUX2_X1)
                                         _07821_ (net)
                  0.01    0.00    0.70 v _17086_/B (MUX2_X1)
     1    0.92    0.01    0.06    0.76 v _17086_/Z (MUX2_X1)
                                         _07822_ (net)
                  0.01    0.00    0.76 v _17092_/A (MUX2_X1)
     1    1.05    0.01    0.06    0.81 v _17092_/Z (MUX2_X1)
                                         _07828_ (net)
                  0.01    0.00    0.81 v _17093_/B (MUX2_X1)
     1    2.17    0.01    0.06    0.87 v _17093_/Z (MUX2_X1)
                                         _07829_ (net)
                  0.01    0.00    0.87 v _17120_/A (MUX2_X1)
     1    2.06    0.01    0.06    0.93 v _17120_/Z (MUX2_X1)
                                         _00014_ (net)
                  0.01    0.00    0.93 v u0.u1.d[6]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u1.d[6]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.03e-03   4.44e-05   1.03e-02   2.9%
Combinational          1.67e-01   1.75e-01   5.07e-04   3.42e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.76e-01   5.51e-04   3.53e-01 100.0%
                          49.9%      49.9%       0.2%
