

================================================================
== Vivado HLS Report for 'sum'
================================================================
* Date:           Mon Dec 10 15:19:43 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8Bit16Quant
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.700|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   76|  236|   76|  236|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   75|  235|  15 ~ 47 |          -|          -|     5|    no    |
        | + Loop 1.1  |   12|   44|  3 ~ 11  |          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    528|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      70|     29|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    202|
|Register         |        -|      -|     168|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     238|    759|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +-------------------------+----------------------+---------+-------+----+----+
    |lenetSynthMatlab_bkb_U1  |lenetSynthMatlab_bkb  |        0|      0|  70|  29|
    +-------------------------+----------------------+---------+-------+----+----+
    |Total                    |                      |        0|      0|  70|  29|
    +-------------------------+----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |mul4_fu_301_p2              |     *    |      0|  0|  26|           6|           5|
    |mul_fu_349_p2               |     *    |      0|  0|  26|           6|           5|
    |grp_fu_195_p0               |     +    |      0|  0|  15|           5|           1|
    |i19_1_fu_336_p2             |     +    |      0|  0|  15|           5|           5|
    |i19_2_fu_255_p2             |     +    |      0|  0|  39|          32|           3|
    |i19_3_fu_267_p2             |     +    |      0|  0|  39|          32|           6|
    |i19_fu_384_p2               |     +    |      0|  0|  15|           5|           5|
    |i_fu_286_p2                 |     +    |      0|  0|  12|           3|           1|
    |indvars_iv_next2_fu_206_p2  |     +    |      0|  0|  12|           3|           1|
    |indvars_iv_next_fu_292_p2   |     +    |      0|  0|  15|           5|           3|
    |ix_2_fu_221_p2              |     +    |      0|  0|  15|           3|           6|
    |ixstart_3_fu_419_p2         |     +    |      0|  0|  39|          32|          32|
    |ixstart_5_fu_425_p2         |     +    |      0|  0|  33|          26|          26|
    |ixstart_6_cast_fu_431_p2    |     +    |      0|  0|  34|          27|          27|
    |ixstart_cast_fu_227_p2      |     +    |      0|  0|  15|           1|           5|
    |tmp1_fu_375_p2              |     +    |      0|  0|  13|           4|           4|
    |tmp2_fu_327_p2              |     +    |      0|  0|  13|           4|           4|
    |exitcond1_fu_200_p2         |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_236_p2          |   icmp   |      0|  0|  11|           5|           5|
    |tmp_3_fu_249_p2             |   icmp   |      0|  0|  18|          32|          31|
    |tmp_9_fu_261_p2             |   icmp   |      0|  0|  18|          32|           5|
    |ixstart_4_fu_445_p2         |    or    |      0|  0|  32|          32|          28|
    |ixstart_2_fu_455_p3         |  select  |      0|  0|  32|           1|          32|
    |p_s_fu_273_p3               |  select  |      0|  0|  32|           1|          32|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 528|         305|         275|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |X_address0          |   15|          3|    5|         15|
    |ap_NS_fsm           |  109|         23|    1|         23|
    |i19_4_reg_182       |   15|          3|   32|         96|
    |i1_reg_138          |    9|          2|   32|         64|
    |indvars_iv1_reg_92  |    9|          2|    3|          6|
    |indvars_iv_reg_103  |    9|          2|    5|         10|
    |ix_1_reg_160        |    9|          2|    5|         10|
    |ix_reg_127          |    9|          2|    6|         12|
    |ixstart_1_reg_149   |    9|          2|   32|         64|
    |iy_reg_115          |    9|          2|    3|          6|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  202|         43|  124|        306|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |  22|   0|   22|          0|
    |b0_reg_169                |   1|   0|    1|          0|
    |i19_4_reg_182             |  32|   0|   32|          0|
    |i1_reg_138                |  32|   0|   32|          0|
    |indvars_iv1_reg_92        |   3|   0|    3|          0|
    |indvars_iv_next2_reg_466  |   3|   0|    3|          0|
    |indvars_iv_reg_103        |   5|   0|    5|          0|
    |ix_1_reg_160              |   5|   0|    5|          0|
    |ix_2_reg_481              |   6|   0|    6|          0|
    |ix_3_reg_499              |   5|   0|    5|          0|
    |ix_reg_127                |   6|   0|    6|          0|
    |ixstart_1_reg_149         |  32|   0|   32|          0|
    |iy_reg_115                |   3|   0|    3|          0|
    |tmp_11_cast_reg_535       |   4|   0|    4|          0|
    |tmp_15_cast_reg_525       |   4|   0|    4|          0|
    |tmp_reg_471               |   5|   0|    5|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 168|   0|  168|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      sum     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      sum     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      sum     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      sum     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      sum     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      sum     | return value |
|X_address0  | out |    5|  ap_memory |       X      |     array    |
|X_ce0       | out |    1|  ap_memory |       X      |     array    |
|X_q0        |  in |    1|  ap_memory |       X      |     array    |
|Y_address0  | out |    3|  ap_memory |       Y      |     array    |
|Y_ce0       | out |    1|  ap_memory |       Y      |     array    |
|Y_we0       | out |    1|  ap_memory |       Y      |     array    |
|Y_d0        | out |   32|  ap_memory |       Y      |     array    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	13  / (!exitcond & b0)
	5  / (!exitcond & !b0 & tmp_3)
	21  / (!exitcond & !b0 & !tmp_3)
	2  / (exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	21  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 23 [1/1] (1.66ns)   --->   "br label %1" [../Desktop/quantTest/sum.c:399]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvars_iv1 = phi i3 [ %indvars_iv_next2, %9 ], [ 0, %0 ]" [../Desktop/quantTest/sum.c:399]   --->   Operation 24 'phi' 'indvars_iv1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvars_iv = phi i5 [ %indvars_iv_next, %9 ], [ 4, %0 ]" [../Desktop/quantTest/sum.c:399]   --->   Operation 25 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%iy = phi i3 [ %i, %9 ], [ 0, %0 ]"   --->   Operation 26 'phi' 'iy' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ix = phi i6 [ %ix_2, %9 ], [ -1, %0 ]"   --->   Operation 27 'phi' 'ix' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.18ns)   --->   "%exitcond1 = icmp eq i3 %iy, -3" [../Desktop/quantTest/sum.c:399]   --->   Operation 28 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.68ns)   --->   "%indvars_iv_next2 = add i3 %indvars_iv1, 1" [../Desktop/quantTest/sum.c:399]   --->   Operation 30 'add' 'indvars_iv_next2' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %10, label %2" [../Desktop/quantTest/sum.c:399]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = trunc i6 %ix to i5" [../Desktop/quantTest/sum.c:400]   --->   Operation 32 'trunc' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_4 = zext i3 %indvars_iv1 to i64" [../Desktop/quantTest/sum.c:402]   --->   Operation 33 'zext' 'tmp_4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%X_addr = getelementptr [25 x i1]* %X, i64 0, i64 %tmp_4" [../Desktop/quantTest/sum.c:402]   --->   Operation 34 'getelementptr' 'X_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.15ns)   --->   "%ixstart = load i1* %X_addr, align 1" [../Desktop/quantTest/sum.c:402]   --->   Operation 35 'load' 'ixstart' <Predicate = (!exitcond1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 36 [1/1] (1.94ns)   --->   "%ix_2 = add i6 5, %ix" [../Desktop/quantTest/sum.c:401]   --->   Operation 36 'add' 'ix_2' <Predicate = (!exitcond1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [../Desktop/quantTest/sum.c:439]   --->   Operation 37 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 38 [1/1] (1.86ns)   --->   "%ixstart_cast = add i5 1, %tmp" [../Desktop/quantTest/sum.c:400]   --->   Operation 38 'add' 'ixstart_cast' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/2] (2.15ns)   --->   "%ixstart = load i1* %X_addr, align 1" [../Desktop/quantTest/sum.c:402]   --->   Operation 39 'load' 'ixstart' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%ixstart_5_cast = zext i1 %ixstart to i32" [../Desktop/quantTest/sum.c:403]   --->   Operation 40 'zext' 'ixstart_5_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.66ns)   --->   "br label %3" [../Desktop/quantTest/sum.c:411]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.66>

State 4 <SV = 3> <Delay = 5.93>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%i1 = phi i32 [ 0, %2 ], [ %i19_4, %._crit_edge ]" [../Desktop/quantTest/sum.c:418]   --->   Operation 42 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%ixstart_1 = phi i32 [ %ixstart_5_cast, %2 ], [ %ixstart_2, %._crit_edge ]"   --->   Operation 43 'phi' 'ixstart_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%ix_1 = phi i5 [ %ixstart_cast, %2 ], [ %ix_3, %._crit_edge ]"   --->   Operation 44 'phi' 'ix_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%b0 = phi i1 [ true, %2 ], [ false, %._crit_edge ]"   --->   Operation 45 'phi' 'b0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.44ns)   --->   "%exitcond = icmp eq i5 %ix_1, %indvars_iv" [../Desktop/quantTest/sum.c:411]   --->   Operation 46 'icmp' 'exitcond' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 47 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %9, label %4" [../Desktop/quantTest/sum.c:411]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.86ns)   --->   "%ix_3 = add i5 %ix_1, 1" [../Desktop/quantTest/sum.c:412]   --->   Operation 49 'add' 'ix_3' <Predicate = (!exitcond)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %b0, label %5, label %6" [../Desktop/quantTest/sum.c:416]   --->   Operation 50 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (2.43ns)   --->   "%tmp_3 = icmp sgt i32 %i1, 2147483642" [../Desktop/quantTest/sum.c:419]   --->   Operation 51 'icmp' 'tmp_3' <Predicate = (!exitcond & !b0)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %7, label %8" [../Desktop/quantTest/sum.c:419]   --->   Operation 52 'br' <Predicate = (!exitcond & !b0)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.70ns)   --->   "%i19_2 = add nsw i32 %i1, 5" [../Desktop/quantTest/sum.c:422]   --->   Operation 53 'add' 'i19_2' <Predicate = (!exitcond & !b0 & !tmp_3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (2.43ns)   --->   "%tmp_9 = icmp sgt i32 %i19_2, 24" [../Desktop/quantTest/sum.c:423]   --->   Operation 54 'icmp' 'tmp_9' <Predicate = (!exitcond & !b0 & !tmp_3)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (2.70ns)   --->   "%i19_3 = add nsw i32 %i1, -19" [../Desktop/quantTest/sum.c:424]   --->   Operation 55 'add' 'i19_3' <Predicate = (!exitcond & !b0 & !tmp_3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.79ns)   --->   "%p_s = select i1 %tmp_9, i32 %i19_3, i32 %i19_2" [../Desktop/quantTest/sum.c:423]   --->   Operation 56 'select' 'p_s' <Predicate = (!exitcond & !b0 & !tmp_3)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.70ns)   --->   "br label %._crit_edge"   --->   Operation 57 'br' <Predicate = (!exitcond & !b0 & !tmp_3)> <Delay = 1.70>
ST_4 : Operation 58 [9/9] (3.06ns)   --->   "%tmp_6 = urem i5 %ix_3, 5" [../Desktop/quantTest/sum.c:420]   --->   Operation 58 'urem' 'tmp_6' <Predicate = (!exitcond & !b0 & tmp_3)> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 7> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [9/9] (3.06ns)   --->   "%tmp_7 = urem i5 %ix_3, 5" [../Desktop/quantTest/sum.c:418]   --->   Operation 59 'urem' 'tmp_7' <Predicate = (!exitcond & b0)> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 7> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_s = zext i3 %iy to i64" [../Desktop/quantTest/sum.c:437]   --->   Operation 60 'zext' 'tmp_s' <Predicate = (exitcond)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%Y_addr = getelementptr [5 x i32]* %Y, i64 0, i64 %tmp_s" [../Desktop/quantTest/sum.c:437]   --->   Operation 61 'getelementptr' 'Y_addr' <Predicate = (exitcond)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (2.15ns)   --->   "store i32 %ixstart_1, i32* %Y_addr, align 4" [../Desktop/quantTest/sum.c:437]   --->   Operation 62 'store' <Predicate = (exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_4 : Operation 63 [1/1] (1.68ns)   --->   "%i = add i3 %iy, 1" [../Desktop/quantTest/sum.c:399]   --->   Operation 63 'add' 'i' <Predicate = (exitcond)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (1.86ns)   --->   "%indvars_iv_next = add i5 %indvars_iv, 5" [../Desktop/quantTest/sum.c:399]   --->   Operation 64 'add' 'indvars_iv_next' <Predicate = (exitcond)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br label %1" [../Desktop/quantTest/sum.c:399]   --->   Operation 65 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.06>
ST_5 : Operation 66 [8/9] (3.06ns)   --->   "%tmp_6 = urem i5 %ix_3, 5" [../Desktop/quantTest/sum.c:420]   --->   Operation 66 'urem' 'tmp_6' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 7> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.06>
ST_6 : Operation 67 [7/9] (3.06ns)   --->   "%tmp_6 = urem i5 %ix_3, 5" [../Desktop/quantTest/sum.c:420]   --->   Operation 67 'urem' 'tmp_6' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 7> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.06>
ST_7 : Operation 68 [6/9] (3.06ns)   --->   "%tmp_6 = urem i5 %ix_3, 5" [../Desktop/quantTest/sum.c:420]   --->   Operation 68 'urem' 'tmp_6' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 7> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.06>
ST_8 : Operation 69 [5/9] (3.06ns)   --->   "%tmp_6 = urem i5 %ix_3, 5" [../Desktop/quantTest/sum.c:420]   --->   Operation 69 'urem' 'tmp_6' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 7> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.06>
ST_9 : Operation 70 [4/9] (3.06ns)   --->   "%tmp_6 = urem i5 %ix_3, 5" [../Desktop/quantTest/sum.c:420]   --->   Operation 70 'urem' 'tmp_6' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 7> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.06>
ST_10 : Operation 71 [3/9] (3.06ns)   --->   "%tmp_6 = urem i5 %ix_3, 5" [../Desktop/quantTest/sum.c:420]   --->   Operation 71 'urem' 'tmp_6' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 7> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.69>
ST_11 : Operation 72 [2/9] (3.06ns)   --->   "%tmp_6 = urem i5 %ix_3, 5" [../Desktop/quantTest/sum.c:420]   --->   Operation 72 'urem' 'tmp_6' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 7> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%zext3_cast = zext i5 %ix_3 to i12" [../Desktop/quantTest/sum.c:420]   --->   Operation 73 'zext' 'zext3_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (3.69ns)   --->   "%mul4 = mul i12 52, %zext3_cast" [../Desktop/quantTest/sum.c:420]   --->   Operation 74 'mul' 'mul4' <Predicate = true> <Delay = 3.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_15_cast = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul4, i32 8, i32 11)" [../Desktop/quantTest/sum.c:420]   --->   Operation 75 'partselect' 'tmp_15_cast' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.70>
ST_12 : Operation 76 [1/9] (3.06ns)   --->   "%tmp_6 = urem i5 %ix_3, 5" [../Desktop/quantTest/sum.c:420]   --->   Operation 76 'urem' 'tmp_6' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 7> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i5 %tmp_6 to i4" [../Desktop/quantTest/sum.c:420]   --->   Operation 77 'trunc' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node i19_1)   --->   "%tmp_11 = shl i5 %tmp_6, 2" [../Desktop/quantTest/sum.c:420]   --->   Operation 78 'shl' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (1.77ns)   --->   "%tmp2 = add i4 %tmp_15_cast, %tmp_8" [../Desktop/quantTest/sum.c:420]   --->   Operation 79 'add' 'tmp2' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node i19_1)   --->   "%tmp2_cast = zext i4 %tmp2 to i5" [../Desktop/quantTest/sum.c:420]   --->   Operation 80 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (1.86ns) (out node of the LUT)   --->   "%i19_1 = add i5 %tmp_11, %tmp2_cast" [../Desktop/quantTest/sum.c:420]   --->   Operation 81 'add' 'i19_1' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%i19_2_cast = zext i5 %i19_1 to i32" [../Desktop/quantTest/sum.c:420]   --->   Operation 82 'zext' 'i19_2_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (1.70ns)   --->   "br label %._crit_edge" [../Desktop/quantTest/sum.c:421]   --->   Operation 83 'br' <Predicate = true> <Delay = 1.70>

State 13 <SV = 4> <Delay = 3.06>
ST_13 : Operation 84 [8/9] (3.06ns)   --->   "%tmp_7 = urem i5 %ix_3, 5" [../Desktop/quantTest/sum.c:418]   --->   Operation 84 'urem' 'tmp_7' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 7> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 5> <Delay = 3.06>
ST_14 : Operation 85 [7/9] (3.06ns)   --->   "%tmp_7 = urem i5 %ix_3, 5" [../Desktop/quantTest/sum.c:418]   --->   Operation 85 'urem' 'tmp_7' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 7> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 3.06>
ST_15 : Operation 86 [6/9] (3.06ns)   --->   "%tmp_7 = urem i5 %ix_3, 5" [../Desktop/quantTest/sum.c:418]   --->   Operation 86 'urem' 'tmp_7' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 7> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 7> <Delay = 3.06>
ST_16 : Operation 87 [5/9] (3.06ns)   --->   "%tmp_7 = urem i5 %ix_3, 5" [../Desktop/quantTest/sum.c:418]   --->   Operation 87 'urem' 'tmp_7' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 7> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 8> <Delay = 3.06>
ST_17 : Operation 88 [4/9] (3.06ns)   --->   "%tmp_7 = urem i5 %ix_3, 5" [../Desktop/quantTest/sum.c:418]   --->   Operation 88 'urem' 'tmp_7' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 7> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 3.06>
ST_18 : Operation 89 [3/9] (3.06ns)   --->   "%tmp_7 = urem i5 %ix_3, 5" [../Desktop/quantTest/sum.c:418]   --->   Operation 89 'urem' 'tmp_7' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 7> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 3.69>
ST_19 : Operation 90 [2/9] (3.06ns)   --->   "%tmp_7 = urem i5 %ix_3, 5" [../Desktop/quantTest/sum.c:418]   --->   Operation 90 'urem' 'tmp_7' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 7> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "%zext_cast = zext i5 %ix_3 to i12" [../Desktop/quantTest/sum.c:418]   --->   Operation 91 'zext' 'zext_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 92 [1/1] (3.69ns)   --->   "%mul = mul i12 52, %zext_cast" [../Desktop/quantTest/sum.c:418]   --->   Operation 92 'mul' 'mul' <Predicate = true> <Delay = 3.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_11_cast = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul, i32 8, i32 11)" [../Desktop/quantTest/sum.c:418]   --->   Operation 93 'partselect' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>

State 20 <SV = 11> <Delay = 6.70>
ST_20 : Operation 94 [1/9] (3.06ns)   --->   "%tmp_7 = urem i5 %ix_3, 5" [../Desktop/quantTest/sum.c:418]   --->   Operation 94 'urem' 'tmp_7' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 7> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i5 %tmp_7 to i4" [../Desktop/quantTest/sum.c:418]   --->   Operation 95 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node i19)   --->   "%tmp_2 = shl i5 %tmp_7, 2" [../Desktop/quantTest/sum.c:418]   --->   Operation 96 'shl' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 97 [1/1] (1.77ns)   --->   "%tmp1 = add i4 %tmp_11_cast, %tmp_1" [../Desktop/quantTest/sum.c:418]   --->   Operation 97 'add' 'tmp1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node i19)   --->   "%tmp1_cast = zext i4 %tmp1 to i5" [../Desktop/quantTest/sum.c:418]   --->   Operation 98 'zext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 99 [1/1] (1.86ns) (out node of the LUT)   --->   "%i19 = add i5 %tmp_2, %tmp1_cast" [../Desktop/quantTest/sum.c:418]   --->   Operation 99 'add' 'i19' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 100 [1/1] (0.00ns)   --->   "%i19_1_cast = zext i5 %i19 to i32" [../Desktop/quantTest/sum.c:418]   --->   Operation 100 'zext' 'i19_1_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 101 [1/1] (1.70ns)   --->   "br label %._crit_edge" [../Desktop/quantTest/sum.c:419]   --->   Operation 101 'br' <Predicate = true> <Delay = 1.70>

State 21 <SV = 12> <Delay = 2.15>
ST_21 : Operation 102 [1/1] (0.00ns)   --->   "%i19_4 = phi i32 [ %i19_1_cast, %5 ], [ %i19_2_cast, %7 ], [ %p_s, %8 ]" [../Desktop/quantTest/sum.c:418]   --->   Operation 102 'phi' 'i19_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_5 = sext i32 %i19_4 to i64" [../Desktop/quantTest/sum.c:428]   --->   Operation 103 'sext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 104 [1/1] (0.00ns)   --->   "%X_addr_1 = getelementptr [25 x i1]* %X, i64 0, i64 %tmp_5" [../Desktop/quantTest/sum.c:428]   --->   Operation 104 'getelementptr' 'X_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 105 [2/2] (2.15ns)   --->   "%X_load = load i1* %X_addr_1, align 1" [../Desktop/quantTest/sum.c:428]   --->   Operation 105 'load' 'X_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 22 <SV = 13> <Delay = 5.65>
ST_22 : Operation 106 [1/2] (2.15ns)   --->   "%X_load = load i1* %X_addr_1, align 1" [../Desktop/quantTest/sum.c:428]   --->   Operation 106 'load' 'X_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%extLd = zext i1 %X_load to i32" [../Desktop/quantTest/sum.c:428]   --->   Operation 107 'zext' 'extLd' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i32 %ixstart_1 to i27" [../Desktop/quantTest/sum.c:403]   --->   Operation 108 'trunc' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_10 = zext i1 %X_load to i27" [../Desktop/quantTest/sum.c:428]   --->   Operation 109 'zext' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i32 %ixstart_1 to i26" [../Desktop/quantTest/sum.c:403]   --->   Operation 110 'trunc' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_12 = zext i1 %X_load to i26" [../Desktop/quantTest/sum.c:428]   --->   Operation 111 'zext' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 112 [1/1] (2.70ns)   --->   "%ixstart_3 = add nsw i32 %ixstart_1, %extLd" [../Desktop/quantTest/sum.c:428]   --->   Operation 112 'add' 'ixstart_3' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 113 [1/1] (2.49ns)   --->   "%ixstart_5 = add i26 %tmp_12, %tmp_14" [../Desktop/quantTest/sum.c:428]   --->   Operation 113 'add' 'ixstart_5' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 114 [1/1] (2.52ns)   --->   "%ixstart_6_cast = add i27 %tmp_10, %tmp_13" [../Desktop/quantTest/sum.c:428]   --->   Operation 114 'add' 'ixstart_6_cast' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node ixstart_2)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %ixstart_6_cast, i32 26)" [../Desktop/quantTest/sum.c:429]   --->   Operation 115 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node ixstart_2)   --->   "%ixstart_4 = or i32 %ixstart_3, -67108864" [../Desktop/quantTest/sum.c:430]   --->   Operation 116 'or' 'ixstart_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node ixstart_2)   --->   "%ixstart_8_cast = zext i26 %ixstart_5 to i32" [../Desktop/quantTest/sum.c:432]   --->   Operation 117 'zext' 'ixstart_8_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 118 [1/1] (0.79ns) (out node of the LUT)   --->   "%ixstart_2 = select i1 %tmp_15, i32 %ixstart_4, i32 %ixstart_8_cast" [../Desktop/quantTest/sum.c:429]   --->   Operation 118 'select' 'ixstart_2' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 119 [1/1] (0.00ns)   --->   "br label %3" [../Desktop/quantTest/sum.c:411]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_23      (br               ) [ 01111111111111111111111]
indvars_iv1      (phi              ) [ 00100000000000000000000]
indvars_iv       (phi              ) [ 00111111111111111111111]
iy               (phi              ) [ 00111111111111111111111]
ix               (phi              ) [ 00100000000000000000000]
exitcond1        (icmp             ) [ 00111111111111111111111]
empty            (speclooptripcount) [ 00000000000000000000000]
indvars_iv_next2 (add              ) [ 01111111111111111111111]
StgValue_31      (br               ) [ 00000000000000000000000]
tmp              (trunc            ) [ 00010000000000000000000]
tmp_4            (zext             ) [ 00000000000000000000000]
X_addr           (getelementptr    ) [ 00010000000000000000000]
ix_2             (add              ) [ 01111111111111111111111]
StgValue_37      (ret              ) [ 00000000000000000000000]
ixstart_cast     (add              ) [ 00111111111111111111111]
ixstart          (load             ) [ 00000000000000000000000]
ixstart_5_cast   (zext             ) [ 00111111111111111111111]
StgValue_41      (br               ) [ 00111111111111111111111]
i1               (phi              ) [ 00001000000000000000000]
ixstart_1        (phi              ) [ 00001111111111111111111]
ix_1             (phi              ) [ 00001000000000000000000]
b0               (phi              ) [ 00111111111111111111111]
exitcond         (icmp             ) [ 00111111111111111111111]
empty_15         (speclooptripcount) [ 00000000000000000000000]
StgValue_48      (br               ) [ 00000000000000000000000]
ix_3             (add              ) [ 00111111111111111111111]
StgValue_50      (br               ) [ 00000000000000000000000]
tmp_3            (icmp             ) [ 00111111111111111111111]
StgValue_52      (br               ) [ 00000000000000000000000]
i19_2            (add              ) [ 00000000000000000000000]
tmp_9            (icmp             ) [ 00000000000000000000000]
i19_3            (add              ) [ 00000000000000000000000]
p_s              (select           ) [ 00111111111111111111111]
StgValue_57      (br               ) [ 00111111111111111111111]
tmp_s            (zext             ) [ 00000000000000000000000]
Y_addr           (getelementptr    ) [ 00000000000000000000000]
StgValue_62      (store            ) [ 00000000000000000000000]
i                (add              ) [ 01111111111111111111111]
indvars_iv_next  (add              ) [ 01111111111111111111111]
StgValue_65      (br               ) [ 01111111111111111111111]
zext3_cast       (zext             ) [ 00000000000000000000000]
mul4             (mul              ) [ 00000000000000000000000]
tmp_15_cast      (partselect       ) [ 00000000000010000000000]
tmp_6            (urem             ) [ 00000000000000000000000]
tmp_8            (trunc            ) [ 00000000000000000000000]
tmp_11           (shl              ) [ 00000000000000000000000]
tmp2             (add              ) [ 00000000000000000000000]
tmp2_cast        (zext             ) [ 00000000000000000000000]
i19_1            (add              ) [ 00000000000000000000000]
i19_2_cast       (zext             ) [ 00111111111111111111111]
StgValue_83      (br               ) [ 00111111111111111111111]
zext_cast        (zext             ) [ 00000000000000000000000]
mul              (mul              ) [ 00000000000000000000000]
tmp_11_cast      (partselect       ) [ 00000000000000000000100]
tmp_7            (urem             ) [ 00000000000000000000000]
tmp_1            (trunc            ) [ 00000000000000000000000]
tmp_2            (shl              ) [ 00000000000000000000000]
tmp1             (add              ) [ 00000000000000000000000]
tmp1_cast        (zext             ) [ 00000000000000000000000]
i19              (add              ) [ 00000000000000000000000]
i19_1_cast       (zext             ) [ 00111111111111111111111]
StgValue_101     (br               ) [ 00111111111111111111111]
i19_4            (phi              ) [ 00111000000000000000011]
tmp_5            (sext             ) [ 00000000000000000000000]
X_addr_1         (getelementptr    ) [ 00000000000000000000001]
X_load           (load             ) [ 00000000000000000000000]
extLd            (zext             ) [ 00000000000000000000000]
tmp_13           (trunc            ) [ 00000000000000000000000]
tmp_10           (zext             ) [ 00000000000000000000000]
tmp_14           (trunc            ) [ 00000000000000000000000]
tmp_12           (zext             ) [ 00000000000000000000000]
ixstart_3        (add              ) [ 00000000000000000000000]
ixstart_5        (add              ) [ 00000000000000000000000]
ixstart_6_cast   (add              ) [ 00000000000000000000000]
tmp_15           (bitselect        ) [ 00000000000000000000000]
ixstart_4        (or               ) [ 00000000000000000000000]
ixstart_8_cast   (zext             ) [ 00000000000000000000000]
ixstart_2        (select           ) [ 00111111111111111111111]
StgValue_119     (br               ) [ 00111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="X_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="3" slack="0"/>
<pin id="62" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="5" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ixstart/2 X_load/21 "/>
</bind>
</comp>

<comp id="71" class="1004" name="Y_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="3" slack="0"/>
<pin id="75" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Y_addr/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="StgValue_62_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="X_addr_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr_1/21 "/>
</bind>
</comp>

<comp id="92" class="1005" name="indvars_iv1_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="1"/>
<pin id="94" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv1 (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvars_iv1_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="1" slack="1"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv1/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="indvars_iv_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="5" slack="1"/>
<pin id="105" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="indvars_iv_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="4" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="iy_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="1"/>
<pin id="117" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="iy (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="iy_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="1" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iy/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="ix_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="1"/>
<pin id="129" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ix (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="ix_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="0"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="1" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="i1_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="i1_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="32" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/4 "/>
</bind>
</comp>

<comp id="149" class="1005" name="ixstart_1_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="10"/>
<pin id="151" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="ixstart_1 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="ixstart_1_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="32" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ixstart_1/4 "/>
</bind>
</comp>

<comp id="160" class="1005" name="ix_1_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="162" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="ix_1 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="ix_1_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="5" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_1/4 "/>
</bind>
</comp>

<comp id="169" class="1005" name="b0_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="b0 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="b0_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="1" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b0/4 "/>
</bind>
</comp>

<comp id="182" class="1005" name="i19_4_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i19_4 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="i19_4_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="5" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="4" bw="32" slack="9"/>
<pin id="192" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i19_4/21 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="4" slack="0"/>
<pin id="198" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_6/4 tmp_7/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="exitcond1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="3" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="indvars_iv_next2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next2/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_4_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="ix_2_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="6" slack="0"/>
<pin id="224" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_2/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="ixstart_cast_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="5" slack="1"/>
<pin id="230" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ixstart_cast/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="ixstart_5_cast_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ixstart_5_cast/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="exitcond_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="5" slack="2"/>
<pin id="239" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="ix_3_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_3/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_3_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="i19_2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i19_2/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_9_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="i19_3_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="6" slack="0"/>
<pin id="270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i19_3/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_s_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="32" slack="0"/>
<pin id="277" dir="1" index="3" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_s_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="2"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="i_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="2"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="indvars_iv_next_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="2"/>
<pin id="294" dir="0" index="1" bw="4" slack="0"/>
<pin id="295" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext3_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="7"/>
<pin id="300" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext3_cast/11 "/>
</bind>
</comp>

<comp id="301" class="1004" name="mul4_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="0"/>
<pin id="303" dir="0" index="1" bw="5" slack="0"/>
<pin id="304" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul4/11 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_15_cast_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="12" slack="0"/>
<pin id="310" dir="0" index="2" bw="5" slack="0"/>
<pin id="311" dir="0" index="3" bw="5" slack="0"/>
<pin id="312" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15_cast/11 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_8_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/12 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_11_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="0" index="1" bw="3" slack="0"/>
<pin id="324" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_11/12 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="1"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/12 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp2_cast_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/12 "/>
</bind>
</comp>

<comp id="336" class="1004" name="i19_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="0" index="1" bw="4" slack="0"/>
<pin id="339" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i19_1/12 "/>
</bind>
</comp>

<comp id="342" class="1004" name="i19_2_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i19_2_cast/12 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_cast_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="7"/>
<pin id="348" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/19 "/>
</bind>
</comp>

<comp id="349" class="1004" name="mul_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="0"/>
<pin id="351" dir="0" index="1" bw="5" slack="0"/>
<pin id="352" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/19 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_11_cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="0" index="1" bw="12" slack="0"/>
<pin id="358" dir="0" index="2" bw="5" slack="0"/>
<pin id="359" dir="0" index="3" bw="5" slack="0"/>
<pin id="360" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11_cast/19 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/20 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="0" index="1" bw="3" slack="0"/>
<pin id="372" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_2/20 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="1"/>
<pin id="377" dir="0" index="1" bw="4" slack="0"/>
<pin id="378" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/20 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp1_cast_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/20 "/>
</bind>
</comp>

<comp id="384" class="1004" name="i19_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="0"/>
<pin id="386" dir="0" index="1" bw="4" slack="0"/>
<pin id="387" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i19/20 "/>
</bind>
</comp>

<comp id="390" class="1004" name="i19_1_cast_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i19_1_cast/20 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_5_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/21 "/>
</bind>
</comp>

<comp id="399" class="1004" name="extLd_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd/22 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_13_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="10"/>
<pin id="405" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/22 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_10_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/22 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_14_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="10"/>
<pin id="413" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/22 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_12_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/22 "/>
</bind>
</comp>

<comp id="419" class="1004" name="ixstart_3_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="10"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ixstart_3/22 "/>
</bind>
</comp>

<comp id="425" class="1004" name="ixstart_5_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="26" slack="0"/>
<pin id="428" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ixstart_5/22 "/>
</bind>
</comp>

<comp id="431" class="1004" name="ixstart_6_cast_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="27" slack="0"/>
<pin id="434" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ixstart_6_cast/22 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_15_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="27" slack="0"/>
<pin id="440" dir="0" index="2" bw="6" slack="0"/>
<pin id="441" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/22 "/>
</bind>
</comp>

<comp id="445" class="1004" name="ixstart_4_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ixstart_4/22 "/>
</bind>
</comp>

<comp id="451" class="1004" name="ixstart_8_cast_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="26" slack="0"/>
<pin id="453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ixstart_8_cast/22 "/>
</bind>
</comp>

<comp id="455" class="1004" name="ixstart_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="0" index="2" bw="32" slack="0"/>
<pin id="459" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ixstart_2/22 "/>
</bind>
</comp>

<comp id="466" class="1005" name="indvars_iv_next2_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="3" slack="0"/>
<pin id="468" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv_next2 "/>
</bind>
</comp>

<comp id="471" class="1005" name="tmp_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="5" slack="1"/>
<pin id="473" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="476" class="1005" name="X_addr_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="5" slack="1"/>
<pin id="478" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="X_addr "/>
</bind>
</comp>

<comp id="481" class="1005" name="ix_2_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="0"/>
<pin id="483" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="ix_2 "/>
</bind>
</comp>

<comp id="486" class="1005" name="ixstart_cast_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="1"/>
<pin id="488" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ixstart_cast "/>
</bind>
</comp>

<comp id="491" class="1005" name="ixstart_5_cast_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ixstart_5_cast "/>
</bind>
</comp>

<comp id="499" class="1005" name="ix_3_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="0"/>
<pin id="501" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ix_3 "/>
</bind>
</comp>

<comp id="510" class="1005" name="p_s_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="9"/>
<pin id="512" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="515" class="1005" name="i_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="3" slack="1"/>
<pin id="517" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="520" class="1005" name="indvars_iv_next_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="5" slack="1"/>
<pin id="522" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next "/>
</bind>
</comp>

<comp id="525" class="1005" name="tmp_15_cast_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="1"/>
<pin id="527" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_cast "/>
</bind>
</comp>

<comp id="530" class="1005" name="i19_2_cast_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i19_2_cast "/>
</bind>
</comp>

<comp id="535" class="1005" name="tmp_11_cast_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="1"/>
<pin id="537" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_cast "/>
</bind>
</comp>

<comp id="540" class="1005" name="i19_1_cast_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i19_1_cast "/>
</bind>
</comp>

<comp id="545" class="1005" name="X_addr_1_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="5" slack="1"/>
<pin id="547" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="X_addr_1 "/>
</bind>
</comp>

<comp id="550" class="1005" name="ixstart_2_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ixstart_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="18" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="84" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="114"><net_src comp="107" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="126"><net_src comp="119" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="158"><net_src comp="152" pin="4"/><net_sink comp="78" pin=1"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="169" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="169" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="182" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="194"><net_src comp="186" pin="6"/><net_sink comp="182" pin=0"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="119" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="96" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="131" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="96" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="131" pin="4"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="65" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="163" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="103" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="163" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="22" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="248"><net_src comp="242" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="253"><net_src comp="142" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="32" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="142" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="34" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="142" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="38" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="261" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="267" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="255" pin="2"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="115" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="290"><net_src comp="115" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="16" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="103" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="40" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="305"><net_src comp="42" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="44" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="301" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="46" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="48" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="320"><net_src comp="195" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="195" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="50" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="317" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="327" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="321" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="332" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="42" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="361"><net_src comp="44" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="349" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="46" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="48" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="368"><net_src comp="195" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="195" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="50" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="365" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="375" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="369" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="380" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="186" pin="6"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="402"><net_src comp="65" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="149" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="65" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="149" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="65" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="149" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="399" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="415" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="411" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="407" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="403" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="52" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="431" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="54" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="449"><net_src comp="419" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="56" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="425" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="437" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="445" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="451" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="469"><net_src comp="206" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="474"><net_src comp="212" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="479"><net_src comp="58" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="484"><net_src comp="221" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="489"><net_src comp="227" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="494"><net_src comp="232" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="502"><net_src comp="242" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="504"><net_src comp="499" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="505"><net_src comp="499" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="506"><net_src comp="499" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="513"><net_src comp="273" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="186" pin=4"/></net>

<net id="518"><net_src comp="286" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="523"><net_src comp="292" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="528"><net_src comp="307" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="533"><net_src comp="342" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="538"><net_src comp="355" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="543"><net_src comp="390" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="548"><net_src comp="84" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="553"><net_src comp="455" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="152" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Y | {4 }
 - Input state : 
	Port: sum : X | {2 3 21 22 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		indvars_iv_next2 : 1
		StgValue_31 : 2
		tmp : 1
		tmp_4 : 1
		X_addr : 2
		ixstart : 3
		ix_2 : 1
	State 3
		ixstart_5_cast : 1
	State 4
		exitcond : 1
		StgValue_48 : 2
		ix_3 : 1
		StgValue_50 : 1
		tmp_3 : 1
		StgValue_52 : 2
		i19_2 : 1
		tmp_9 : 2
		i19_3 : 1
		p_s : 3
		tmp_6 : 2
		tmp_7 : 2
		Y_addr : 1
		StgValue_62 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		mul4 : 1
		tmp_15_cast : 2
	State 12
		tmp_8 : 1
		tmp_11 : 1
		tmp2 : 2
		tmp2_cast : 3
		i19_1 : 4
		i19_2_cast : 5
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		mul : 1
		tmp_11_cast : 2
	State 20
		tmp_1 : 1
		tmp_2 : 1
		tmp1 : 2
		tmp1_cast : 3
		i19 : 4
		i19_1_cast : 5
	State 21
		tmp_5 : 1
		X_addr_1 : 2
		X_load : 3
	State 22
		extLd : 1
		tmp_10 : 1
		tmp_12 : 1
		ixstart_3 : 2
		ixstart_5 : 2
		ixstart_6_cast : 2
		tmp_15 : 3
		ixstart_4 : 3
		ixstart_8_cast : 3
		ixstart_2 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          | indvars_iv_next2_fu_206 |    0    |    0    |    12   |
|          |       ix_2_fu_221       |    0    |    0    |    15   |
|          |   ixstart_cast_fu_227   |    0    |    0    |    15   |
|          |       ix_3_fu_242       |    0    |    0    |    15   |
|          |       i19_2_fu_255      |    0    |    0    |    39   |
|          |       i19_3_fu_267      |    0    |    0    |    39   |
|          |         i_fu_286        |    0    |    0    |    12   |
|    add   |  indvars_iv_next_fu_292 |    0    |    0    |    15   |
|          |       tmp2_fu_327       |    0    |    0    |    13   |
|          |       i19_1_fu_336      |    0    |    0    |    15   |
|          |       tmp1_fu_375       |    0    |    0    |    13   |
|          |        i19_fu_384       |    0    |    0    |    15   |
|          |     ixstart_3_fu_419    |    0    |    0    |    39   |
|          |     ixstart_5_fu_425    |    0    |    0    |    33   |
|          |  ixstart_6_cast_fu_431  |    0    |    0    |    34   |
|----------|-------------------------|---------|---------|---------|
|   urem   |        grp_fu_195       |    0    |    70   |    29   |
|----------|-------------------------|---------|---------|---------|
|    mul   |       mul4_fu_301       |    0    |    0    |    33   |
|          |        mul_fu_349       |    0    |    0    |    33   |
|----------|-------------------------|---------|---------|---------|
|  select  |        p_s_fu_273       |    0    |    0    |    32   |
|          |     ixstart_2_fu_455    |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|          |     exitcond1_fu_200    |    0    |    0    |    9    |
|   icmp   |     exitcond_fu_236     |    0    |    0    |    11   |
|          |       tmp_3_fu_249      |    0    |    0    |    18   |
|          |       tmp_9_fu_261      |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_212       |    0    |    0    |    0    |
|          |       tmp_8_fu_317      |    0    |    0    |    0    |
|   trunc  |       tmp_1_fu_365      |    0    |    0    |    0    |
|          |      tmp_13_fu_403      |    0    |    0    |    0    |
|          |      tmp_14_fu_411      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_4_fu_216      |    0    |    0    |    0    |
|          |  ixstart_5_cast_fu_232  |    0    |    0    |    0    |
|          |       tmp_s_fu_281      |    0    |    0    |    0    |
|          |    zext3_cast_fu_298    |    0    |    0    |    0    |
|          |     tmp2_cast_fu_332    |    0    |    0    |    0    |
|          |    i19_2_cast_fu_342    |    0    |    0    |    0    |
|   zext   |     zext_cast_fu_346    |    0    |    0    |    0    |
|          |     tmp1_cast_fu_380    |    0    |    0    |    0    |
|          |    i19_1_cast_fu_390    |    0    |    0    |    0    |
|          |       extLd_fu_399      |    0    |    0    |    0    |
|          |      tmp_10_fu_407      |    0    |    0    |    0    |
|          |      tmp_12_fu_415      |    0    |    0    |    0    |
|          |  ixstart_8_cast_fu_451  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|    tmp_15_cast_fu_307   |    0    |    0    |    0    |
|          |    tmp_11_cast_fu_355   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|    shl   |      tmp_11_fu_321      |    0    |    0    |    0    |
|          |       tmp_2_fu_369      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |       tmp_5_fu_394      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|      tmp_15_fu_437      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|    or    |     ixstart_4_fu_445    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    0    |    70   |   539   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    X_addr_1_reg_545    |    5   |
|     X_addr_reg_476     |    5   |
|       b0_reg_169       |    1   |
|   i19_1_cast_reg_540   |   32   |
|   i19_2_cast_reg_530   |   32   |
|      i19_4_reg_182     |   32   |
|       i1_reg_138       |   32   |
|        i_reg_515       |    3   |
|   indvars_iv1_reg_92   |    3   |
|indvars_iv_next2_reg_466|    3   |
| indvars_iv_next_reg_520|    5   |
|   indvars_iv_reg_103   |    5   |
|      ix_1_reg_160      |    5   |
|      ix_2_reg_481      |    6   |
|      ix_3_reg_499      |    5   |
|       ix_reg_127       |    6   |
|    ixstart_1_reg_149   |   32   |
|    ixstart_2_reg_550   |   32   |
| ixstart_5_cast_reg_491 |   32   |
|  ixstart_cast_reg_486  |    5   |
|       iy_reg_115       |    3   |
|       p_s_reg_510      |   32   |
|   tmp_11_cast_reg_535  |    4   |
|   tmp_15_cast_reg_525  |    4   |
|       tmp_reg_471      |    5   |
+------------------------+--------+
|          Total         |   329  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_65  |  p0  |   4  |   5  |   20   ||    21   |
| indvars_iv_reg_103 |  p0  |   2  |   5  |   10   ||    9    |
|     iy_reg_115     |  p0  |   2  |   3  |    6   ||    9    |
|     b0_reg_169     |  p0  |   2  |   1  |    2   |
|     grp_fu_195     |  p0  |   2  |   5  |   10   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   48   ||  8.4095 ||    48   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   70   |   539  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   48   |
|  Register |    -   |    -   |   329  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    8   |   399  |   587  |
+-----------+--------+--------+--------+--------+
