#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue May 09 23:22:15 2017
# Process ID: 3604
# Log file: D:/vivado_hls/Le_7/solution1/impl/verilog/vivado.log
# Journal file: D:/vivado_hls/Le_7/solution1/impl/verilog\vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dateport_ap_fadd_3_full_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dateport_ap_fadd_3_full_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dateport_ap_fadd_3_full_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dateport_ap_fadd_3_full_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dateport_ap_fcmp_0_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dateport_ap_fcmp_0_no_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dateport_ap_fcmp_0_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dateport_ap_fcmp_0_no_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dateport_ap_fdiv_14_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dateport_ap_fdiv_14_no_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dateport_ap_fdiv_14_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dateport_ap_fdiv_14_no_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dateport_ap_fexp_7_full_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dateport_ap_fexp_7_full_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dateport_ap_fexp_7_full_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dateport_ap_fexp_7_full_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dateport_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dateport_ap_fmul_2_max_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dateport_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dateport_ap_fmul_2_max_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dateport_ap_fsub_3_full_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dateport_ap_fsub_3_full_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dateport_ap_fsub_3_full_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dateport_ap_fsub_3_full_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dateport_ap_sitofp_4_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dateport_ap_sitofp_4_no_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dateport_ap_sitofp_4_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dateport_ap_sitofp_4_no_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
[Tue May 09 23:22:34 2017] Launched synth_1...
Run output will be captured here: D:/vivado_hls/Le_7/solution1/impl/verilog/project.runs/synth_1/runme.log
[Tue May 09 23:22:34 2017] Waiting for synth_1 to finish...

*** Running vivado
    with args -log dateport.vds -m64 -mode batch -messageDb vivado.pb -notrace -source dateport.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source dateport.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
Command: synth_design -top dateport -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 289.414 ; gain = 76.852
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dateport' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.v:181]
INFO: [Synth 8-638] synthesizing module 'dateport_input_img' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_input_img.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_input_img_ram' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_input_img.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_input_img.v:25]
INFO: [Synth 8-3876] $readmem data file './dateport_input_img_ram.dat' is read successfully [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_input_img.v:28]
INFO: [Synth 8-256] done synthesizing module 'dateport_input_img_ram' (1#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_input_img.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_input_img' (2#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_input_img.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_C1_v' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_v.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_C1_v_ram' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_v.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_v.v:25]
INFO: [Synth 8-3876] $readmem data file './dateport_C1_v_ram.dat' is read successfully [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_v.v:28]
INFO: [Synth 8-256] done synthesizing module 'dateport_C1_v_ram' (3#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_v.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C1_v' (4#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_v.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_C1_bias' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_bias.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_C1_bias_ram' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_bias.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_bias.v:22]
INFO: [Synth 8-3876] $readmem data file './dateport_C1_bias_ram.dat' is read successfully [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_bias.v:25]
INFO: [Synth 8-256] done synthesizing module 'dateport_C1_bias_ram' (5#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_bias.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C1_bias' (6#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_bias.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_C1_mapData' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_mapData.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_C1_mapData_ram' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_mapData.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_mapData.v:25]
INFO: [Synth 8-3876] $readmem data file './dateport_C1_mapData_ram.dat' is read successfully [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_mapData.v:28]
INFO: [Synth 8-256] done synthesizing module 'dateport_C1_mapData_ram' (7#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_mapData.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C1_mapData' (8#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_mapData.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_S2_y' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S2_y.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_S2_y_ram' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S2_y.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S2_y.v:25]
INFO: [Synth 8-3876] $readmem data file './dateport_S2_y_ram.dat' is read successfully [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S2_y.v:28]
INFO: [Synth 8-256] done synthesizing module 'dateport_S2_y_ram' (9#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S2_y.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_S2_y' (10#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S2_y.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_C3_mapData' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_mapData.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_C3_mapData_ram' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_mapData.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_mapData.v:25]
INFO: [Synth 8-3876] $readmem data file './dateport_C3_mapData_ram.dat' is read successfully [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_mapData.v:28]
INFO: [Synth 8-256] done synthesizing module 'dateport_C3_mapData_ram' (11#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_mapData.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C3_mapData' (12#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_mapData.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_C3_bias' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_bias.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_C3_bias_ram' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_bias.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_bias.v:22]
INFO: [Synth 8-3876] $readmem data file './dateport_C3_bias_ram.dat' is read successfully [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_bias.v:25]
INFO: [Synth 8-256] done synthesizing module 'dateport_C3_bias_ram' (13#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_bias.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C3_bias' (14#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_bias.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_C3_y' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_y.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_C3_y_ram' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_y.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_y.v:25]
INFO: [Synth 8-3876] $readmem data file './dateport_C3_y_ram.dat' is read successfully [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_y.v:28]
INFO: [Synth 8-256] done synthesizing module 'dateport_C3_y_ram' (15#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_y.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C3_y' (16#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_y.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_S4_y' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S4_y.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_S4_y_ram' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S4_y.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S4_y.v:22]
INFO: [Synth 8-3876] $readmem data file './dateport_S4_y_ram.dat' is read successfully [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S4_y.v:25]
INFO: [Synth 8-256] done synthesizing module 'dateport_S4_y_ram' (17#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S4_y.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_S4_y' (18#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S4_y.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_C5_v' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_v.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_C5_v_ram' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_v.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_v.v:22]
INFO: [Synth 8-3876] $readmem data file './dateport_C5_v_ram.dat' is read successfully [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_v.v:25]
INFO: [Synth 8-256] done synthesizing module 'dateport_C5_v_ram' (19#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_v.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C5_v' (20#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_v.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_C5_mapData' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_mapData.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_C5_mapData_ram' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_mapData.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_mapData.v:25]
INFO: [Synth 8-3876] $readmem data file './dateport_C5_mapData_ram.dat' is read successfully [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_mapData.v:28]
INFO: [Synth 8-256] done synthesizing module 'dateport_C5_mapData_ram' (21#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_mapData.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C5_mapData' (22#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_mapData.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_output_wei' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_output_wei.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_output_wei_ram' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_output_wei.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_output_wei.v:22]
INFO: [Synth 8-3876] $readmem data file './dateport_output_wei_ram.dat' is read successfully [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_output_wei.v:25]
INFO: [Synth 8-256] done synthesizing module 'dateport_output_wei_ram' (23#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_output_wei.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_output_wei' (24#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_output_wei.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_O_layer_output_v' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_O_layer_output_v.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_O_layer_output_v_ram' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_O_layer_output_v.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_O_layer_output_v.v:22]
INFO: [Synth 8-3876] $readmem data file './dateport_O_layer_output_v_ram.dat' is read successfully [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_O_layer_output_v.v:25]
INFO: [Synth 8-256] done synthesizing module 'dateport_O_layer_output_v_ram' (25#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_O_layer_output_v.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_O_layer_output_v' (26#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_O_layer_output_v.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_resid' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_resid.v:43]
INFO: [Synth 8-638] synthesizing module 'dateport_resid_rom' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_resid.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_resid.v:21]
INFO: [Synth 8-3876] $readmem data file './dateport_resid_rom.dat' is read successfully [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_resid.v:24]
INFO: [Synth 8-256] done synthesizing module 'dateport_resid_rom' (27#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_resid.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_resid' (28#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_resid.v:43]
INFO: [Synth 8-638] synthesizing module 'dateport_S4_d' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S4_d.v:69]
INFO: [Synth 8-638] synthesizing module 'dateport_S4_d_ram' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S4_d.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S4_d.v:27]
INFO: [Synth 8-3876] $readmem data file './dateport_S4_d_ram.dat' is read successfully [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S4_d.v:30]
INFO: [Synth 8-256] done synthesizing module 'dateport_S4_d_ram' (29#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S4_d.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_S4_d' (30#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S4_d.v:69]
INFO: [Synth 8-638] synthesizing module 'dateport_C3_d' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_d.v:69]
INFO: [Synth 8-638] synthesizing module 'dateport_C3_d_ram' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_d.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_d.v:27]
INFO: [Synth 8-3876] $readmem data file './dateport_C3_d_ram.dat' is read successfully [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_d.v:30]
INFO: [Synth 8-256] done synthesizing module 'dateport_C3_d_ram' (31#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_d.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C3_d' (32#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_d.v:69]
INFO: [Synth 8-638] synthesizing module 'dateport_S2_d' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S2_d.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_S2_d_ram' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S2_d.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S2_d.v:22]
INFO: [Synth 8-3876] $readmem data file './dateport_S2_d_ram.dat' is read successfully [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S2_d.v:25]
INFO: [Synth 8-256] done synthesizing module 'dateport_S2_d_ram' (33#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S2_d.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_S2_d' (34#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S2_d.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_C1_d' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_d.v:69]
INFO: [Synth 8-638] synthesizing module 'dateport_C1_d_ram' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_d.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_d.v:27]
INFO: [Synth 8-3876] $readmem data file './dateport_C1_d_ram.dat' is read successfully [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_d.v:30]
INFO: [Synth 8-256] done synthesizing module 'dateport_C1_d_ram' (35#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_d.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C1_d' (36#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_d.v:69]
INFO: [Synth 8-638] synthesizing module 'dateport_C1_dmapData' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_dmapData.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_C1_dmapData_ram' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_dmapData.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_dmapData.v:22]
INFO: [Synth 8-3876] $readmem data file './dateport_C1_dmapData_ram.dat' is read successfully [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_dmapData.v:25]
INFO: [Synth 8-256] done synthesizing module 'dateport_C1_dmapData_ram' (37#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_dmapData.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C1_dmapData' (38#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_dmapData.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_C3_dmapData' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_dmapData.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_C3_dmapData_ram' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_dmapData.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_dmapData.v:22]
INFO: [Synth 8-3876] $readmem data file './dateport_C3_dmapData_ram.dat' is read successfully [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_dmapData.v:25]
INFO: [Synth 8-256] done synthesizing module 'dateport_C3_dmapData_ram' (39#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_dmapData.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C3_dmapData' (40#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_dmapData.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_C5_dmapData' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_dmapData.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_C5_dmapData_ram' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_dmapData.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_dmapData.v:22]
INFO: [Synth 8-3876] $readmem data file './dateport_C5_dmapData_ram.dat' is read successfully [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_dmapData.v:25]
INFO: [Synth 8-256] done synthesizing module 'dateport_C5_dmapData_ram' (41#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_dmapData.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C5_dmapData' (42#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_dmapData.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_output_dwei' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_output_dwei.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_output_dwei_ram' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_output_dwei.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_output_dwei.v:22]
INFO: [Synth 8-3876] $readmem data file './dateport_output_dwei_ram.dat' is read successfully [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_output_dwei.v:25]
INFO: [Synth 8-256] done synthesizing module 'dateport_output_dwei_ram' (43#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_output_dwei.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_output_dwei' (44#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_output_dwei.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_AXILiteS_s_axi' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_AXILiteS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_AXILiteS_s_axi.v:238]
INFO: [Synth 8-256] done synthesizing module 'dateport_AXILiteS_s_axi' (45#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'dateport_update_C1' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C1.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C1.v:349]
INFO: [Synth 8-638] synthesizing module 'dateport_update_C1_tmp' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C1_tmp.v:46]
INFO: [Synth 8-638] synthesizing module 'dateport_update_C1_tmp_ram' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C1_tmp.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C1_tmp.v:22]
INFO: [Synth 8-256] done synthesizing module 'dateport_update_C1_tmp_ram' (46#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C1_tmp.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_update_C1_tmp' (47#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C1_tmp.v:46]
INFO: [Synth 8-638] synthesizing module 'dateport_fadd_32ns_32ns_32_5_full_dsp' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'dateport_ap_fadd_3_full_dsp_32' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/synth/dateport_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:84914' bound to instance 'U0' of component 'floating_point_v7_0' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/synth/dateport_ap_fadd_3_full_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83254' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85039]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:6990]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12217]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:7079]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12551]
INFO: [Synth 8-3919] null assignment ignored [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-3919] null assignment ignored [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (48#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_add' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:55914]
INFO: [Synth 8-638] synthesizing module 'flt_add_dsp' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51328]
INFO: [Synth 8-638] synthesizing module 'delay' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (48#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay' (49#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'align_add_dsp48e1_sgl' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:36685]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (49#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (49#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (49#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (49#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (49#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (49#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (50#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28087]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized5' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized5' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized6' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized6' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized7' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized7' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized9' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized9' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized11' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized11' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized12' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized12' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized13' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized13' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized14' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized14' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized15' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized15' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized16' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized16' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized17' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized17' (51#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32429]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (52#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized18' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' (52#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized18' (52#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized19' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' (52#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized19' (52#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized20' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' (52#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized20' (52#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized21' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' (52#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized21' (52#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized22' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' (52#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized22' (52#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'align_add_dsp48e1_sgl' (53#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:36685]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_dsp48e1_sgl' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:35570]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode_shift' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31775]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized23' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' (53#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized23' (53#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31833]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31833]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31833]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31833]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31833]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31833]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31833]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31833]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized24' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' (53#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized24' (53#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31931]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31943]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31931]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31943]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31931]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31943]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31931]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31943]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized25' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' (53#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized25' (53#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized26' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' (53#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized26' (53#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode_shift' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31775]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized27' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized27' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized28' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized28' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized29' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized29' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized30' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized30' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized31' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized31' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized32' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized32' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized33' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized33' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized34' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized34' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized35' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized73' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized73' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized35' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized36' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized36' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized37' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized37' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized38' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized38' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized39' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized39' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32429]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (54#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_dsp48e1_sgl' (55#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:35570]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:49776]
INFO: [Synth 8-638] synthesizing module 'special_detect' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27513]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized40' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' (55#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized40' (55#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized41' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' (55#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized41' (55#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (55#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28087]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (55#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized42' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' (55#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized42' (55#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized43' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' (55#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized43' (55#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (56#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'compare' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28597]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27513]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized44' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized91' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized91' (56#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized44' (56#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized45' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized93' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized93' (56#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized45' (56#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (56#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (57#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-256] done synthesizing module 'compare' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28597]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized46' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized95' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized95' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized46' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized47' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized97' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized97' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized47' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized48' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized99' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized99' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized48' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized49' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized101' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized101' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized49' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized50' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized103' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized103' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized50' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized51' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized105' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized105' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized51' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized52' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized107' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized107' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized52' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized53' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized109' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized109' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized53' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized54' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized111' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized111' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized54' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized55' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized113' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized113' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized55' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized56' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized115' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized115' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized56' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized57' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized117' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized117' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized57' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized58' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized119' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized119' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized58' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized59' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized121' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized121' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized59' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized60' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized123' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized123' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized60' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized61' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized125' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized125' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized61' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized62' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized127' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized127' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized62' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized63' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized129' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized129' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized63' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized64' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized131' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized131' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized64' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized65' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized133' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized133' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized65' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized66' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized135' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized135' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized66' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized67' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized137' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized137' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized67' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized68' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized139' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized139' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized68' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized69' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized141' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized141' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized69' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized70' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized143' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized143' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized70' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized71' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized145' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized145' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized71' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized72' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized147' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized147' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized72' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized73' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized149' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized149' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized73' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized74' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized151' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized151' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized74' (58#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:49766]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp' (59#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:49776]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30253]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (60#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30253]
WARNING: [Synth 8-3848] Net add_mant_msbs in module/entity flt_add_dsp does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51364]
INFO: [Synth 8-256] done synthesizing module 'flt_add_dsp' (61#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51328]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (62#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:55914]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized75' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized153' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized153' (62#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized75' (62#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized76' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized155' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized155' (62#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized76' (62#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized77' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized157' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized157' (62#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized77' (62#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized78' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized159' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized159' (62#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized78' (62#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized79' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized161' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized161' (62#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized79' (62#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized80' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized163' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized163' (62#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized80' (62#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized81' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized165' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized165' (62#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized81' (62#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83720]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83722]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv' (63#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0' (64#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-256] done synthesizing module 'dateport_ap_fadd_3_full_dsp_32' (65#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/synth/dateport_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'dateport_fadd_32ns_32ns_32_5_full_dsp' (66#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'dateport_fmul_32ns_32ns_32_4_max_dsp' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'dateport_ap_fmul_2_max_dsp_32' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fmul_2_max_dsp_32/synth/dateport_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:84914' bound to instance 'U0' of component 'floating_point_v7_0' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fmul_2_max_dsp_32/synth/dateport_ap_fmul_2_max_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized1' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83254' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85039]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized1' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12551]
INFO: [Synth 8-3919] null assignment ignored [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-3919] null assignment ignored [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized166' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized166' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_mult' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:49393]
INFO: [Synth 8-638] synthesizing module 'fix_mult' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47244]
INFO: [Synth 8-638] synthesizing module 'fix_mult_dsp48e1_sgl' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:45318]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized1' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized82' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized168' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized168' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized82' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized83' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized170' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized170' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized83' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized84' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized172' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized172' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized84' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized85' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized174' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized174' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized85' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized86' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized176' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized176' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized86' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized87' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized178' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized178' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized87' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized88' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized180' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized180' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized88' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32429]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized1' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized89' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized182' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized182' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized89' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized2' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized90' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized184' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized184' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized90' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized91' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized186' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized186' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized91' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized92' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized188' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized188' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized92' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized93' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized190' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized190' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized93' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized94' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized192' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized192' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized94' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized95' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized194' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized194' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized95' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized96' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized196' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized196' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized96' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32429]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized2' (66#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_dsp48e1_sgl' (67#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:45318]
INFO: [Synth 8-256] done synthesizing module 'fix_mult' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47244]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:48651]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized97' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized198' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized198' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized97' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized98' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized200' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized200' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized98' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized99' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized202' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized202' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized99' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized1' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized100' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized204' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized204' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized100' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28087]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized1' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized101' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized206' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized206' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized101' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized102' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized208' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized208' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized102' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized1' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized2' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized6' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized103' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized210' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized210' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized103' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized6' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized2 does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28087]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized2' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized104' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized212' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized212' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized104' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized105' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized214' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized214' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized105' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized1' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized106' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized216' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized216' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized106' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized107' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized218' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized218' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized107' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized108' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized220' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized220' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized108' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized109' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized222' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized222' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized109' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized110' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized224' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized224' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized110' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized111' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized226' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized226' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized111' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized112' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized228' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized228' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized112' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized113' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized230' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized230' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized113' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized114' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized232' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized232' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized114' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized115' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized234' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized234' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized115' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized116' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized236' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized236' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized116' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized117' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized238' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized238' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized117' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized118' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized240' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized240' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized118' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized119' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized242' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized242' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized119' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized120' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized244' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized244' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized120' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized121' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized246' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized246' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized121' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized122' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized248' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized248' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized122' (68#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp' (69#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:48651]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:48348]
INFO: [Synth 8-638] synthesizing module 'flt_round_dsp_opt_full' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47528]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized3' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized123' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized250' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized250' (69#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized123' (69#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized124' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized252' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized252' (69#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized124' (69#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized125' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized254' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized254' (69#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized125' (69#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized126' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized256' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized256' (69#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized126' (69#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized127' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized258' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized258' (69#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized127' (69#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized128' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized260' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized260' (69#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized128' (69#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized129' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized262' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized262' (69#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized129' (69#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32429]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized3' (69#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized130' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized264' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized264' (69#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized130' (69#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized131' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized266' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized266' (69#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized131' (69#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized132' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized268' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized268' (69#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized132' (69#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized133' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized270' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized270' (69#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized133' (69#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized134' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized272' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized272' (69#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized134' (69#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_round_dsp_opt_full' (70#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47528]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round' (71#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:48348]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30802]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (72#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30802]
INFO: [Synth 8-256] done synthesizing module 'flt_mult' (73#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:49393]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized135' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized274' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized274' (73#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized135' (73#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized136' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized276' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized276' (73#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized136' (73#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized137' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized278' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized278' (73#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized137' (73#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized138' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized280' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized280' (73#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized138' (73#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized139' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized282' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized282' (73#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized139' (73#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized140' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized284' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized284' (73#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized140' (73#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized141' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized286' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized286' (73#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized141' (73#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized1 does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83720]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized1 does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83722]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized1' (73#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized1' (73#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-256] done synthesizing module 'dateport_ap_fmul_2_max_dsp_32' (74#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fmul_2_max_dsp_32/synth/dateport_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'dateport_fmul_32ns_32ns_32_4_max_dsp' (75#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_fmul_32ns_32ns_32_4_max_dsp.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C1.v:4168]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C1.v:4174]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C1.v:4178]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C1.v:4179]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C1.v:4184]
INFO: [Synth 8-256] done synthesizing module 'dateport_update_C1' (76#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C1.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_O_layer' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_O_layer.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_O_layer.v:146]
INFO: [Synth 8-638] synthesizing module 'dateport_fdiv_32ns_32ns_32_16' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_fdiv_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'dateport_ap_fdiv_14_no_dsp_32' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fdiv_14_no_dsp_32/synth/dateport_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized3' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized3' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12551]
INFO: [Synth 8-3919] null assignment ignored [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-3919] null assignment ignored [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized287' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized287' (76#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_div' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:44354]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43265]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized142' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized289' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized289' (76#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized142' (76#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized7' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'delay__parameterized143' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized291' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized291' (76#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized143' (76#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized7' (76#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized144' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized293' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized293' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized144' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized145' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized295' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized295' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized145' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized0' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized8' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized146' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized297' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized297' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized146' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized147' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized299' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized299' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized147' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized148' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized301' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized301' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized148' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized8' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized0' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized149' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized303' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized303' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized149' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized150' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized305' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized305' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized150' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized151' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized307' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized307' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized151' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized152' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized309' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized309' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized152' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized153' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized311' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized311' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized153' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized1' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized9' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized154' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized313' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized313' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized154' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized155' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized315' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized315' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized155' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized156' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized317' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized317' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized156' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized9' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized1' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized157' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized319' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized319' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized157' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized158' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized321' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized321' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized158' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized159' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized323' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized323' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized159' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized160' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized325' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized325' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized160' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized161' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized327' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized327' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized161' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized2' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized10' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized162' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized329' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized329' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized162' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized163' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized331' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized331' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized163' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized164' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized333' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized333' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized164' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized10' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized2' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized165' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized335' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized335' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized165' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized166' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized337' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized337' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized166' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized167' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized339' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized339' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized167' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized168' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized341' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized341' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized168' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized169' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized343' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized343' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized169' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized3' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized11' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized170' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized345' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized345' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized170' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized171' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized347' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized347' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized171' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized172' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized349' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized349' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized172' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized11' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized3' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized173' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized351' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized351' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized173' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized174' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized353' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized353' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized174' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized175' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized355' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized355' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized175' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized176' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized357' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized357' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized176' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized177' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized359' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized359' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized177' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized4' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized12' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized178' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized361' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized361' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized178' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized179' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized363' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized363' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized179' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized180' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized365' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized365' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized180' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized12' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized4' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized181' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized367' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized367' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized181' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized182' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized369' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized369' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized182' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized183' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized371' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized371' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized183' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized184' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized373' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized373' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized184' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized185' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized375' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized375' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized185' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized5' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized13' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized186' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized377' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized377' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized186' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized187' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized379' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized379' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized187' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized188' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized381' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized381' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized188' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized13' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized5' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized189' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized383' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized383' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized189' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized190' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized385' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized385' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized190' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized191' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized387' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized387' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized191' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized192' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized389' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized389' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized192' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized193' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized391' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized391' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized193' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized6' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized14' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized194' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized393' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized393' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized194' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized195' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized395' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized395' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized195' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized196' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized397' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized397' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized196' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized14' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized6' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized197' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized399' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized399' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized197' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized198' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized401' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized401' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized198' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized199' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized403' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized403' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized199' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized200' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized405' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized405' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized200' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized201' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized407' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized407' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized201' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized7' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized15' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized202' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized409' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized409' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized202' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized203' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized411' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized411' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized203' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized204' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized413' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized413' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized204' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized15' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized7' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized205' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized415' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized415' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized205' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized206' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized417' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized417' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized206' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized207' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized419' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized419' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized207' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized208' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized421' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized421' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized208' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized209' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized423' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized423' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized209' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized8' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized16' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized210' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized425' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized425' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized210' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized211' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized427' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized427' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized211' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized212' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized429' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized429' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized212' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized16' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized8' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized213' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized431' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized431' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized213' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized214' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized433' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized433' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized214' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized215' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized435' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized435' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized215' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized216' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized437' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized437' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized216' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized217' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized439' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized439' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized217' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized9' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized17' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized218' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized441' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized441' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized218' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized219' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized443' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized443' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized219' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized220' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized445' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized445' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized220' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized17' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized9' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized221' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized447' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized447' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized221' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized222' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized449' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized449' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized222' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized223' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized451' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized451' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized223' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized224' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized453' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized453' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized224' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized225' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized455' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized455' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized225' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized10' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized18' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized226' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized457' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized457' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized226' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized227' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized459' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized459' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized227' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized228' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized461' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized461' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized228' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized18' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized10' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized229' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized463' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized463' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized229' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized230' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized465' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized465' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized230' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized231' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized467' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized467' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized231' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized232' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized469' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized469' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized232' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized233' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized471' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized471' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized233' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized11' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized19' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized234' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized473' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized473' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized234' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized235' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized475' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized475' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized235' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized236' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized477' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized477' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized236' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized19' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized11' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized237' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized479' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized479' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized237' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized238' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized481' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized481' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized238' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized239' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized483' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized483' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized239' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized240' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized485' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized485' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized240' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized241' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized487' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized487' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized241' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized12' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized20' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized242' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized489' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized489' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized242' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized243' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized491' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized491' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized243' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized244' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized493' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized493' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized244' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized20' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized12' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized245' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized495' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized495' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized245' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized246' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized497' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized497' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized246' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized247' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized499' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized499' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized247' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized248' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized501' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized501' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized248' (77#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43265]
INFO: [Synth 8-638] synthesizing module 'flt_div_exp' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43652]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized249' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized503' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized503' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized249' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized2' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized250' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized505' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized505' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized250' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized251' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized507' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized507' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized251' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized252' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized509' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized509' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized252' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized2' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized3' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized253' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized511' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized511' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized253' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized254' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized513' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized513' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized254' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized255' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized515' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized515' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized255' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized3' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized256' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized517' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized517' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized256' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized257' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized519' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized519' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized257' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized258' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized521' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized521' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized258' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized259' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized523' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized523' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized259' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized260' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized525' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized525' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized260' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized261' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized527' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized527' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized261' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized262' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized529' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized529' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized262' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized263' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized531' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized531' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized263' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized264' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized533' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized533' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized264' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized265' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized535' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized535' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized265' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized266' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized537' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized537' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized266' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized267' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized539' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized539' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized267' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized268' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized541' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized541' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized268' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized269' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized543' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized543' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized269' (78#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_div_exp' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43652]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34807]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized270' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized545' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized545' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized270' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized271' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized547' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized547' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized271' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized272' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized549' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized549' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized272' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized273' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized551' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized551' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized273' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized274' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized553' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized553' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized274' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized275' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized555' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized555' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized275' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized276' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized557' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized557' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized276' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized277' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized559' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized559' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized277' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized278' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized561' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized561' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized278' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized279' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized563' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized563' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized279' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized280' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized565' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized565' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized280' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized281' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized567' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized567' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized281' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized282' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized569' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized569' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized282' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized283' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized571' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized571' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized283' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized284' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized573' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized573' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized284' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized285' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized575' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized575' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized285' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized286' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized577' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized577' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized286' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized287' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized579' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized579' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized287' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized288' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized581' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized581' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized288' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34362]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized21' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized289' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized583' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized583' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized289' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized21' (79#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit' (80#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34362]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized290' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized585' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized585' (80#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized290' (80#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized22' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized291' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized587' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized587' (80#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized291' (80#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized22' (80#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized23' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized292' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized589' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized589' (80#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized292' (80#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized23' (80#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized24' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized293' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized591' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized591' (80#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized293' (80#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized24' (80#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic' (81#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34807]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat__parameterized0' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30802]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized294' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized593' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized593' (81#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized294' (81#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat__parameterized0' (81#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30802]
INFO: [Synth 8-256] done synthesizing module 'flt_div' (82#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:44354]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized295' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized595' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized595' (82#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized295' (82#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized296' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized597' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized597' (82#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized296' (82#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized297' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized599' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized599' (82#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized297' (82#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized298' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized601' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized601' (82#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized298' (82#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized299' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized603' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized603' (82#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized299' (82#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized300' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized605' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized605' (82#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized300' (82#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized301' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized607' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized607' (82#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized301' (82#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized3 does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83720]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized3 does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83722]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized3' (82#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized3' (82#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-256] done synthesizing module 'dateport_ap_fdiv_14_no_dsp_32' (83#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fdiv_14_no_dsp_32/synth/dateport_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'dateport_fdiv_32ns_32ns_32_16' (84#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_fdiv_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'dateport_fexp_32ns_32ns_32_9_full_dsp' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_fexp_32ns_32ns_32_9_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'dateport_ap_fexp_7_full_dsp_32' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fexp_7_full_dsp_32/synth/dateport_ap_fexp_7_full_dsp_32.vhd:70]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized5' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized5' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12551]
INFO: [Synth 8-3919] null assignment ignored [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-3919] null assignment ignored [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized608' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized608' (84#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_exp' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72282]
INFO: [Synth 8-3919] null assignment ignored [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:13949]
INFO: [Synth 8-3919] null assignment ignored [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:13949]
INFO: [Synth 8-638] synthesizing module 'flt_exp_specialcase' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:70378]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized4' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized302' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized610' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized610' (84#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized302' (84#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized303' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized612' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized612' (84#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized303' (84#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized304' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized614' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized614' (84#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized304' (84#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized4' (84#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'compare_gt__parameterized0' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized25' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized305' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized616' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized616' (84#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized305' (84#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized306' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized618' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized618' (84#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized306' (84#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized25' (84#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'compare_gt__parameterized0' (84#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-638] synthesizing module 'compare_gt__parameterized1' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized26' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized307' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized620' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized620' (84#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized307' (84#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized308' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized622' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized622' (84#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized308' (84#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized26' (84#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'compare_gt__parameterized1' (84#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized309' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized624' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized624' (84#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized309' (84#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized310' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized626' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized626' (84#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized310' (84#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_specialcase' (85#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:70378]
INFO: [Synth 8-638] synthesizing module 'flt_to_fix_conv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:39486]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized311' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized628' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized628' (85#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized311' (85#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized312' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized630' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized630' (85#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized312' (85#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized5' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized3' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized27' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized313' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized632' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized632' (85#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized313' (85#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized27' (85#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized3 does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28087]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized3' (85#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized314' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized634' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized634' (85#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized314' (85#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized315' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized636' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized636' (85#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized315' (85#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized5' (85#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'delay_s' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26913]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized316' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized638' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized638' (85#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized316' (85#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'delay_s' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26913]
INFO: [Synth 8-638] synthesizing module 'delay_s__parameterized0' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26913]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized317' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized640' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized640' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized317' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'delay_s__parameterized0' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26913]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized318' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized642' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized642' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized318' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized319' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized644' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized644' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized319' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized320' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized646' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized646' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized320' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized321' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized648' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized648' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized321' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized322' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized650' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized650' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized322' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'zero_det_sel' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29496]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized4' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized28' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized323' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized652' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized652' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized323' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized28' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized4' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized324' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized654' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized654' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized324' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized325' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized656' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized656' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized325' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized326' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized658' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized658' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized326' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized327' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized660' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized660' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized327' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized328' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized662' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized662' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized328' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized329' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized664' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized664' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized329' (86#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'zero_det_sel' (87#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29496]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29897]
INFO: [Synth 8-3919] null assignment ignored [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29987]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized330' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized666' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized666' (87#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized330' (87#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized331' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized668' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized668' (87#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized331' (87#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized332' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized670' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized670' (87#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized332' (87#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized333' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized672' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized672' (87#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized333' (87#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized334' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized674' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized674' (87#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized334' (87#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized335' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized676' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized676' (87#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized335' (87#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first' (88#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29897]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized336' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized678' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized678' (88#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized336' (88#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized337' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized680' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized680' (88#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized337' (88#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized338' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized682' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized682' (88#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized338' (88#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized29' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized339' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized684' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized684' (88#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized339' (88#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized340' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized686' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized686' (88#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized340' (88#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized341' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized688' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized688' (88#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized341' (88#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized29' (88#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized342' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized690' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized690' (88#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized342' (88#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized343' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized692' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized692' (88#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized343' (88#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_to_fix_conv' (89#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:39486]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized344' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized694' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized694' (89#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized344' (89#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_exp_ccm' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:70805]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized345' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized696' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized696' (89#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized345' (89#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized346' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized698' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized698' (89#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized346' (89#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized4' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized347' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized700' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized700' (89#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized347' (89#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized348' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized702' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized702' (89#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized348' (89#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized349' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized704' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized704' (89#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized349' (89#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized350' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized706' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized706' (89#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized350' (89#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized351' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized708' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized708' (89#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized351' (89#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized352' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized710' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized710' (89#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized352' (89#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized353' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized712' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized712' (89#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized353' (89#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized4' (89#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub' (90#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized354' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized714' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized714' (90#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized354' (90#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized355' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized716' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized716' (90#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized355' (90#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3919] null assignment ignored [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:70959]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized0' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized5' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized356' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized718' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized718' (90#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized356' (90#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized357' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized720' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized720' (90#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized357' (90#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized358' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized722' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized722' (90#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized358' (90#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized359' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized724' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized724' (90#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized359' (90#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized360' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized726' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized726' (90#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized360' (90#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized361' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized728' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized728' (90#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized361' (90#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized362' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized730' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized730' (90#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized362' (90#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized5' (90#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized0' (90#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_ccm' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:70805]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized363' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized732' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized732' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized363' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_exp_ccm__parameterized0' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:70805]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized364' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized734' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized734' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized364' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized365' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized736' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized736' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized365' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized1' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized6' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized366' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized738' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized738' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized366' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized367' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized740' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized740' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized367' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized368' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized742' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized742' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized368' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized369' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized744' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized744' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized369' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized370' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized746' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized746' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized370' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized371' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized748' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized748' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized371' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized372' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized750' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized750' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized372' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized6' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized1' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized373' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized752' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized752' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized373' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized374' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized754' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized754' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized374' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3919] null assignment ignored [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:70959]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized2' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized7' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized375' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized756' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized756' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized375' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized376' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized758' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized758' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized376' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized377' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized760' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized760' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized377' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized378' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized762' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized762' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized378' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized379' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized764' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized764' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized379' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized380' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized766' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized766' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized380' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized381' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized768' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized768' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized381' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized7' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized2' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_ccm__parameterized0' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:70805]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized382' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized770' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized770' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized382' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized383' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized772' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized772' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized383' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3919] null assignment ignored [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72569]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized3' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized8' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized384' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized774' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized774' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized384' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized385' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized776' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized776' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized385' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized386' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized778' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized778' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized386' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized387' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized780' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized780' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized387' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized388' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized782' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized782' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized388' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized389' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized784' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized784' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized389' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized390' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized786' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized786' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized390' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized8' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized3' (91#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'flt_exp_e2A' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:71082]
INFO: [Synth 8-3919] null assignment ignored [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:71200]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_e2A' (92#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:71082]
INFO: [Synth 8-638] synthesizing module 'flt_exp_e2zmzm1' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72012]
INFO: [Synth 8-3919] null assignment ignored [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72116]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_e2zmzm1' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72012]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized391' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized788' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized788' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized391' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized9' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized392' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized790' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized790' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized392' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized393' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized792' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized792' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized393' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized394' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized794' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized794' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized394' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized395' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized796' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized796' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized395' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized396' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized798' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized798' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized396' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized397' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized800' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized800' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized397' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized398' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized802' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized802' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized398' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized9' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized399' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized804' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized804' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized399' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized400' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized806' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized806' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized400' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized401' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized808' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized808' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized401' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized0' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34807]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized402' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized810' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized810' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized402' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized403' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized812' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized812' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized403' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized404' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized814' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized814' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized404' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized405' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized816' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized816' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized405' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized406' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized818' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized818' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized406' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized407' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized820' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized820' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized407' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized408' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized822' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized822' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized408' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized409' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized824' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized824' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized409' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized410' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized826' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized826' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized410' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized411' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized828' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized828' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized411' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized412' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized830' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized830' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized412' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized413' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized832' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized832' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized413' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized414' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized834' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized834' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized414' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized415' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized836' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized836' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized415' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized416' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized838' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized838' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized416' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized417' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized840' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized840' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized417' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized418' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized842' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized842' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized418' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized419' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized844' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized844' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized419' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized420' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized846' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized846' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized420' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit__parameterized0' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34362]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized421' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized848' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized848' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized421' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit__parameterized0' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34362]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized422' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized850' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized850' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized422' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized10' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized423' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized852' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized852' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized423' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized424' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized854' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized854' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized424' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized425' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized856' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized856' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized425' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized426' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized858' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized858' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized426' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized427' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized860' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized860' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized427' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized428' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized862' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized862' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized428' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized429' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized864' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized864' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized429' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized10' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized0 does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34802]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized0' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34807]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized4' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:61284]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized430' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized866' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized866' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized430' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized4' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized5' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized30' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized431' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized868' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized868' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized431' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized30' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized5 does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28087]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized5' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'compare_ne_im' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28273]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized31' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized432' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized870' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized870' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized432' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized31' (93#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_ne_im does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28268]
INFO: [Synth 8-256] done synthesizing module 'compare_ne_im' (94#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28273]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized433' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized872' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized872' (94#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized433' (94#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'compare_gt__parameterized2' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized32' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized434' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized874' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized874' (94#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized434' (94#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized32' (94#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'compare_gt__parameterized2' (94#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized435' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized876' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized876' (94#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized435' (94#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized436' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized878' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized878' (94#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized436' (94#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_exp_recomb' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:70589]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized437' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized880' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized880' (94#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized437' (94#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized438' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized882' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized882' (94#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized438' (94#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_recomb' (95#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:70589]
INFO: [Synth 8-256] done synthesizing module 'flt_exp' (96#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72282]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized439' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized884' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized884' (96#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized439' (96#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized440' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized886' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized886' (96#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized440' (96#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized441' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized888' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized888' (96#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized441' (96#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized442' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized890' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized890' (96#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized442' (96#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized443' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized892' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized892' (96#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized443' (96#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized444' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized894' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized894' (96#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized444' (96#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized445' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized896' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized896' (96#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized445' (96#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized5 does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83720]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized5 does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83722]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized5' (96#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized5' (96#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-256] done synthesizing module 'dateport_ap_fexp_7_full_dsp_32' (97#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fexp_7_full_dsp_32/synth/dateport_ap_fexp_7_full_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'dateport_fexp_32ns_32ns_32_9_full_dsp' (98#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_fexp_32ns_32ns_32_9_full_dsp.v:11]
INFO: [Synth 8-256] done synthesizing module 'dateport_O_layer' (99#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_O_layer.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_DC1_layer' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC1_layer.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC1_layer.v:140]
INFO: [Synth 8-638] synthesizing module 'dateport_fcmp_32ns_32ns_1_1' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_fcmp_32ns_32ns_1_1.v:11]
INFO: [Synth 8-638] synthesizing module 'dateport_ap_fcmp_0_no_dsp_32' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fcmp_0_no_dsp_32/synth/dateport_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized7' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized7' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12551]
INFO: [Synth 8-3919] null assignment ignored [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-3919] null assignment ignored [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized897' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized897' (99#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'fp_cmp' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:41166]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized6' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized33' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized446' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized899' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized899' (99#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized446' (99#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized33' (99#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized6 does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28087]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized6' (99#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'compare_ne_im__parameterized0' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28273]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized34' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized447' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized901' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized901' (99#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized447' (99#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized34' (99#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_ne_im__parameterized0 does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28268]
INFO: [Synth 8-256] done synthesizing module 'compare_ne_im__parameterized0' (99#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28273]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized7' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized35' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized448' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized903' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized903' (99#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized448' (99#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized35' (99#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized7 does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28087]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized7' (99#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'compare_ne_im__parameterized1' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28273]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized36' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized449' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized905' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized905' (99#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized449' (99#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized36' (99#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_ne_im__parameterized1 does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28268]
INFO: [Synth 8-256] done synthesizing module 'compare_ne_im__parameterized1' (99#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28273]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized8' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized37' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized450' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized907' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized907' (99#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized450' (99#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized37' (99#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized8 does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28087]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized8' (99#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'compare_eq' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28444]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized38' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized451' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized909' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized909' (99#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized451' (99#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized38' (99#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'compare_eq' (100#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28444]
INFO: [Synth 8-638] synthesizing module 'compare_gt__parameterized3' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized39' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized452' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized911' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized911' (100#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized452' (100#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized39' (100#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'compare_gt__parameterized3' (100#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized453' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized913' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized913' (100#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized453' (100#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized454' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized915' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized915' (100#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized454' (100#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized455' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized917' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized917' (100#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized455' (100#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized456' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized919' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized919' (100#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized456' (100#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'fp_cmp' (101#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:41166]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized457' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized921' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized921' (101#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized457' (101#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized458' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized923' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized923' (101#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized458' (101#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized459' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized925' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized925' (101#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized459' (101#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized460' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized927' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized927' (101#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized460' (101#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized461' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized929' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized929' (101#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized461' (101#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized462' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized931' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized931' (101#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized462' (101#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized463' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized933' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized933' (101#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized463' (101#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized7 does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83720]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized7 does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83722]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized7' (101#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized7' (101#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-256] done synthesizing module 'dateport_ap_fcmp_0_no_dsp_32' (102#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fcmp_0_no_dsp_32/synth/dateport_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'dateport_fcmp_32ns_32ns_1_1' (103#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_fcmp_32ns_32ns_1_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC1_layer.v:1226]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC1_layer.v:1227]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC1_layer.v:1228]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC1_layer.v:1229]
INFO: [Synth 8-256] done synthesizing module 'dateport_DC1_layer' (104#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC1_layer.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_DC3_layer' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC3_layer.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC3_layer.v:141]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC3_layer.v:1222]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC3_layer.v:1223]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC3_layer.v:1224]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC3_layer.v:1225]
INFO: [Synth 8-256] done synthesizing module 'dateport_DC3_layer' (105#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC3_layer.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_update_C3' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:234]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:2734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:2737]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:2741]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:2746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:2749]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:2750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:2755]
INFO: [Synth 8-256] done synthesizing module 'dateport_update_C3' (106#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_C3_conv' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:179]
INFO: [Synth 8-638] synthesizing module 'dateport_C3_conv_C3_v' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv_C3_v.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_C3_conv_C3_v_ram' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv_C3_v.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv_C3_v.v:22]
INFO: [Synth 8-3876] $readmem data file './dateport_C3_conv_C3_v_ram.dat' is read successfully [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv_C3_v.v:25]
INFO: [Synth 8-256] done synthesizing module 'dateport_C3_conv_C3_v_ram' (107#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv_C3_v.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C3_conv_C3_v' (108#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv_C3_v.v:49]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:1885]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:2083]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:2089]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:2090]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:2092]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:2094]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:2095]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:2099]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:2100]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:2105]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:2106]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:2108]
INFO: [Synth 8-256] done synthesizing module 'dateport_C3_conv' (109#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_DS2_layer' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:161]
INFO: [Synth 8-638] synthesizing module 'dateport_DS2_layer_tmp1' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer_tmp1.v:58]
INFO: [Synth 8-638] synthesizing module 'dateport_DS2_layer_tmp1_ram' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer_tmp1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer_tmp1.v:25]
INFO: [Synth 8-256] done synthesizing module 'dateport_DS2_layer_tmp1_ram' (110#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer_tmp1.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_DS2_layer_tmp1' (111#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer_tmp1.v:58]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:2083]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:2087]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:2088]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:2090]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:2093]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:2094]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:2096]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:2097]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:2099]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:2100]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:2104]
INFO: [Synth 8-256] done synthesizing module 'dateport_DS2_layer' (112#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_C1_conv' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_conv.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_conv.v:170]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_conv.v:1543]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_conv.v:1683]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_conv.v:1689]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_conv.v:1690]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_conv.v:1692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_conv.v:1693]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_conv.v:1696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_conv.v:1697]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_conv.v:1701]
INFO: [Synth 8-256] done synthesizing module 'dateport_C1_conv' (113#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_conv.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_upadteall' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_upadteall.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_upadteall.v:427]
INFO: [Synth 8-638] synthesizing module 'dateport_fsub_32ns_32ns_32_5_full_dsp' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_fsub_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'dateport_ap_fsub_3_full_dsp_32' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fsub_3_full_dsp_32/synth/dateport_ap_fsub_3_full_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized9' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized9' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12551]
INFO: [Synth 8-3919] null assignment ignored [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-3919] null assignment ignored [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-638] synthesizing module 'flt_add__parameterized0' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:55914]
INFO: [Synth 8-256] done synthesizing module 'flt_add__parameterized0' (113#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:55914]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized464' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized935' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized935' (113#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized464' (113#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized465' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized937' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized937' (113#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized465' (113#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized466' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized939' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized939' (113#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized466' (113#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized467' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized941' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized941' (113#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized467' (113#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized468' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized943' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized943' (113#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized468' (113#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized469' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized945' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized945' (113#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized469' (113#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized470' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized947' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized947' (113#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized470' (113#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized9 does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83720]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized9 does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83722]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized9' (113#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized9' (113#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-256] done synthesizing module 'dateport_ap_fsub_3_full_dsp_32' (114#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fsub_3_full_dsp_32/synth/dateport_ap_fsub_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'dateport_fsub_32ns_32ns_32_5_full_dsp' (115#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_fsub_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-256] done synthesizing module 'dateport_upadteall' (116#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_upadteall.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_DS4_layer' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS4_layer.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS4_layer.v:119]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS4_layer.v:1244]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS4_layer.v:1247]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS4_layer.v:1250]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS4_layer.v:1251]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS4_layer.v:1253]
INFO: [Synth 8-256] done synthesizing module 'dateport_DS4_layer' (117#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS4_layer.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_C5_conv' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_conv.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_conv.v:132]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_conv.v:972]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_conv.v:1076]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_conv.v:1078]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_conv.v:1081]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_conv.v:1082]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_conv.v:1084]
INFO: [Synth 8-256] done synthesizing module 'dateport_C5_conv' (118#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_conv.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_DC5_layer' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC5_layer.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC5_layer.v:131]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC5_layer.v:932]
INFO: [Synth 8-256] done synthesizing module 'dateport_DC5_layer' (119#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC5_layer.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_update_C5' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C5.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C5.v:128]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C5.v:1265]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C5.v:1269]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C5.v:1271]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C5.v:1275]
INFO: [Synth 8-256] done synthesizing module 'dateport_update_C5' (120#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C5.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_S2_pool' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S2_pool.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S2_pool.v:110]
INFO: [Synth 8-256] done synthesizing module 'dateport_S2_pool' (121#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S2_pool.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_S4_pool' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S4_pool.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S4_pool.v:110]
INFO: [Synth 8-256] done synthesizing module 'dateport_S4_pool' (122#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S4_pool.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_update_OUT' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_OUT.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_OUT.v:120]
INFO: [Synth 8-256] done synthesizing module 'dateport_update_OUT' (123#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_OUT.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_sitofp_32ns_32_6' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_sitofp_32ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'dateport_ap_sitofp_4_no_dsp_32' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_sitofp_4_no_dsp_32/synth/dateport_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized11' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized11' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12551]
INFO: [Synth 8-3919] null assignment ignored [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-3919] null assignment ignored [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized948' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized948' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:39081]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized40' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized471' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized950' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized950' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized471' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized472' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized952' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized952' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized472' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized473' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized954' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized954' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized473' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized40' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized474' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized956' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized956' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized474' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31394]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized41' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized475' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized958' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized958' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized475' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized476' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized960' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized960' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized476' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized477' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized962' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized962' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized477' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized478' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized964' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized964' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized478' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized479' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized966' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized966' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized479' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized480' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized968' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized968' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized480' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized481' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized970' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized970' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized481' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized482' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized972' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized972' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized482' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized483' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized974' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized974' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized483' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized41' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized42' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized484' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized976' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized976' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized484' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized485' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized978' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized978' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized485' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized486' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized980' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized980' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized486' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized487' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized982' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized982' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized487' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized488' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized984' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized984' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized488' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized489' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized986' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized986' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized489' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized490' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized988' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized988' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized490' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized491' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized990' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized990' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized491' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized492' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized992' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized992' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized492' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized42' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized493' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized994' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized994' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized493' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'mux4' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27754]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized494' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized996' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized996' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized494' (123#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'mux4' (124#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27754]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized495' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized998' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized998' (124#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized495' (124#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized0' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27754]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized496' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1000' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1000' (124#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized496' (124#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized0' (124#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27754]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized1' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27754]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized497' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1002' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1002' (124#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized497' (124#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized1' (124#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27754]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized498' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1004' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1004' (124#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized498' (124#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode' (125#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31394]
INFO: [Synth 8-638] synthesizing module 'norm_zero_det' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29125]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized499' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1006' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1006' (125#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized499' (125#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized500' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1008' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1008' (125#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized500' (125#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized501' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1010' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1010' (125#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized501' (125#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized502' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1012' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1012' (125#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized502' (125#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized503' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1014' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1014' (125#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized503' (125#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'norm_zero_det' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29125]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first__parameterized0' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29897]
INFO: [Synth 8-3919] null assignment ignored [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29987]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized504' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1016' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1016' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized504' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized505' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1018' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1018' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized505' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first__parameterized0' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29897]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized1' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34807]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized506' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1020' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1020' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized506' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized507' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1022' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1022' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized507' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized508' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1024' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1024' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized508' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized509' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1026' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1026' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized509' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized510' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1028' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1028' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized510' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized511' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1030' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1030' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized511' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized512' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1032' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1032' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized512' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized513' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1034' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1034' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized513' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized514' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1036' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1036' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized514' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized515' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1038' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1038' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized515' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized516' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1040' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1040' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized516' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized517' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1042' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1042' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized517' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized518' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1044' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1044' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized518' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized519' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1046' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1046' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized519' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized520' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1048' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1048' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized520' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized521' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1050' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1050' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized521' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized522' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1052' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1052' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized522' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized523' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1054' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1054' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized523' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized524' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1056' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1056' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized524' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized525' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1058' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1058' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized525' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized43' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized526' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1060' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1060' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized526' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized43' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized44' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized527' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1062' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1062' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized527' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized44' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized1 does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34802]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized1' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34807]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv_exp' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:38773]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized528' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1064' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1064' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized528' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized529' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1066' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1066' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized529' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized530' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1068' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1068' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized530' (126#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv_exp' (127#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:38773]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op__parameterized0' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30253]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized531' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1070' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1070' (127#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized531' (127#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op__parameterized0' (127#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30253]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv' (128#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:39081]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized532' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1072' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1072' (128#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized532' (128#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized533' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1074' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1074' (128#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized533' (128#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized534' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1076' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1076' (128#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized534' (128#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized535' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1078' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1078' (128#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized535' (128#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized536' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1080' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1080' (128#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized536' (128#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized537' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1082' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1082' (128#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized537' (128#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized538' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1084' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1084' (128#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized538' (128#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized11 does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83720]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized11 does not have driver. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83722]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized11' (128#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized11' (128#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-256] done synthesizing module 'dateport_ap_sitofp_4_no_dsp_32' (129#1) [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_sitofp_4_no_dsp_32/synth/dateport_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'dateport_sitofp_32ns_32_6' (130#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_sitofp_32ns_32_6.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.v:5145]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.v:5157]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.v:5163]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.v:5173]
INFO: [Synth 8-4471] merging register 'signal_r_0_vld_reg_reg' into 'date_0_vld_reg_reg' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.v:5207]
INFO: [Synth 8-4512] found unpartitioned construct node [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.v:2065]
INFO: [Synth 8-4512] found unpartitioned construct node [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.v:2065]
INFO: [Synth 8-4512] found unpartitioned construct node [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.v:2065]
INFO: [Synth 8-4512] found unpartitioned construct node [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.v:2065]
INFO: [Synth 8-4512] found unpartitioned construct node [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.v:2065]
INFO: [Synth 8-4512] found unpartitioned construct node [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.v:2065]
INFO: [Synth 8-4512] found unpartitioned construct node [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.v:2065]
INFO: [Synth 8-4512] found unpartitioned construct node [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.v:2065]
INFO: [Synth 8-4512] found unpartitioned construct node [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.v:2065]
INFO: [Synth 8-4512] found unpartitioned construct node [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.v:2065]
INFO: [Synth 8-4512] found unpartitioned construct node [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.v:2065]
INFO: [Synth 8-4512] found unpartitioned construct node [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.v:2065]
INFO: [Synth 8-4512] found unpartitioned construct node [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.v:2065]
INFO: [Synth 8-4512] found unpartitioned construct node [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.v:2065]
INFO: [Synth 8-256] done synthesizing module 'dateport' (131#1) [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:27 ; elapsed = 00:01:31 . Memory (MB): peak = 525.633 ; gain = 313.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin EXP:ADD_MANT_MSBS[1] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51493]
INFO: [Synth 8-3295] tying undriven pin EXP:ADD_MANT_MSBS[0] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51493]
INFO: [Synth 8-3295] tying undriven pin MANT_DEL:D[0] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47694]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[31] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[30] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[29] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[28] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[27] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[26] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[25] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[24] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[23] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[22] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[21] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[20] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[19] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[18] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[17] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[16] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[15] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[14] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[13] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[12] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[11] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[10] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[9] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[8] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[6] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[5] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[4] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[3] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[2] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[1] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[0] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin i_calculate_Xf:b[33] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72574]
INFO: [Synth 8-3295] tying undriven pin i_res_exp:b[8] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72915]
INFO: [Synth 8-3295] tying undriven pin i_Xi_gt_bias_sub1:A[8] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:73013]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[16] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[15] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[14] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[13] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[12] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[11] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[10] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[9] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[8] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[7] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[6] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[15] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[14] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[13] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[12] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[11] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[10] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[9] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[8] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[7] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[6] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[5] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[4] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[3] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[2] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[1] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[0] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :D_IN[16] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 525.633 ; gain = 313.070
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1291 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.xdc]
Finished Parsing XDC File [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.xdc]
Parsing XDC File [D:/vivado_hls/Le_7/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/vivado_hls/Le_7/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 75 instances were transformed.
  FDE => FDRE: 75 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.910 . Memory (MB): peak = 998.391 ; gain = 8.383
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:15 ; elapsed = 00:02:20 . Memory (MB): peak = 998.391 ; gain = 785.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:15 ; elapsed = 00:02:20 . Memory (MB): peak = 998.391 ; gain = 785.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for dateport_fcmp_32ns_32ns_1_1_U125/dateport_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dateport_fsub_32ns_32ns_32_5_full_dsp_U123/dateport_ap_fsub_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dateport_sitofp_32ns_32_6_U124/dateport_ap_sitofp_4_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_C1_conv_fu_402/dateport_fadd_32ns_32ns_32_5_full_dsp_U0/dateport_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_C1_conv_fu_402/dateport_fcmp_32ns_32ns_1_1_U2/dateport_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_C1_conv_fu_402/dateport_fmul_32ns_32ns_32_4_max_dsp_U1/dateport_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_C3_conv_fu_378/dateport_fadd_32ns_32ns_32_5_full_dsp_U12/dateport_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_C3_conv_fu_378/dateport_fcmp_32ns_32ns_1_1_U14/dateport_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_C3_conv_fu_378/dateport_fmul_32ns_32ns_32_4_max_dsp_U13/dateport_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_C5_conv_fu_462/dateport_fadd_32ns_32ns_32_5_full_dsp_U24/dateport_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_C5_conv_fu_462/dateport_fcmp_32ns_32ns_1_1_U26/dateport_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_C5_conv_fu_462/dateport_fmul_32ns_32ns_32_4_max_dsp_U25/dateport_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_DC1_layer_fu_342/dateport_fadd_32ns_32ns_32_5_full_dsp_U70/dateport_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_DC1_layer_fu_342/dateport_fadd_32ns_32ns_32_5_full_dsp_U71/dateport_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_DC1_layer_fu_342/dateport_fcmp_32ns_32ns_1_1_U74/dateport_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_DC1_layer_fu_342/dateport_fcmp_32ns_32ns_1_1_U75/dateport_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_DC1_layer_fu_342/dateport_fmul_32ns_32ns_32_4_max_dsp_U72/dateport_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_DC1_layer_fu_342/dateport_fmul_32ns_32ns_32_4_max_dsp_U73/dateport_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_DC3_layer_fu_354/dateport_fadd_32ns_32ns_32_5_full_dsp_U54/dateport_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_DC3_layer_fu_354/dateport_fadd_32ns_32ns_32_5_full_dsp_U55/dateport_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_DC3_layer_fu_354/dateport_fcmp_32ns_32ns_1_1_U58/dateport_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_DC3_layer_fu_354/dateport_fcmp_32ns_32ns_1_1_U59/dateport_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/dateport_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/dateport_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_DC5_layer_fu_476/dateport_fadd_32ns_32ns_32_5_full_dsp_U41/dateport_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_DC5_layer_fu_476/dateport_fcmp_32ns_32ns_1_1_U43/dateport_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_DC5_layer_fu_476/dateport_fmul_32ns_32ns_32_4_max_dsp_U42/dateport_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_DS2_layer_fu_392/dateport_fadd_32ns_32ns_32_5_full_dsp_U64/dateport_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_DS2_layer_fu_392/dateport_fmul_32ns_32ns_32_4_max_dsp_U65/dateport_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_DS4_layer_fu_452/dateport_fadd_32ns_32ns_32_5_full_dsp_U49/dateport_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_DS4_layer_fu_452/dateport_fmul_32ns_32ns_32_4_max_dsp_U50/dateport_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_O_layer_fu_328/dateport_fadd_32ns_32ns_32_5_full_dsp_U32/dateport_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_O_layer_fu_328/dateport_fdiv_32ns_32ns_32_16_U34/dateport_ap_fdiv_14_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_O_layer_fu_328/dateport_fmul_32ns_32ns_32_4_max_dsp_U33/dateport_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_S2_pool_fu_502/dateport_fadd_32ns_32ns_32_5_full_dsp_U8/dateport_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_S2_pool_fu_502/dateport_fmul_32ns_32ns_32_4_max_dsp_U9/dateport_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_S4_pool_fu_510/dateport_fadd_32ns_32ns_32_5_full_dsp_U20/dateport_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/dateport_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_upadteall_fu_416/dateport_fmul_32ns_32ns_32_4_max_dsp_U106/dateport_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_upadteall_fu_416/dateport_fsub_32ns_32ns_32_5_full_dsp_U105/dateport_ap_fsub_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_update_C1_fu_316/dateport_fadd_32ns_32ns_32_5_full_dsp_U80/dateport_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_update_C1_fu_316/dateport_fmul_32ns_32ns_32_4_max_dsp_U81/dateport_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_update_C3_fu_366/dateport_fadd_32ns_32ns_32_5_full_dsp_U87/dateport_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_update_C3_fu_366/dateport_fmul_32ns_32ns_32_4_max_dsp_U88/dateport_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_update_C5_fu_490/dateport_fadd_32ns_32ns_32_5_full_dsp_U93/dateport_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_update_C5_fu_490/dateport_fmul_32ns_32ns_32_4_max_dsp_U94/dateport_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_update_OUT_fu_518/dateport_fadd_32ns_32ns_32_5_full_dsp_U99/dateport_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_dateport_update_OUT_fu_518/dateport_fmul_32ns_32ns_32_4_max_dsp_U100/dateport_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:16 ; elapsed = 00:02:22 . Memory (MB): peak = 998.391 ; gain = 785.828
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'C1_d_addr9_reg_2467_reg[1:0]' into 'C1_d_addr5_cast_reg_2375_reg[1:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C1.v:3661]
INFO: [Synth 8-4471] merging register 'j_1_cast8_reg_2646_reg[4:3]' into 'C1_d_addr5_cast_reg_2375_reg[1:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C1.v:4237]
INFO: [Synth 8-4471] merging register 'C1_d_addr4_cast_reg_3053_reg[1:0]' into 'C1_d_addr5_cast_reg_2375_reg[1:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C1.v:3692]
INFO: [Synth 8-4471] merging register 'C1_d_addr7_reg_3066_reg[1:0]' into 'C1_d_addr5_cast_reg_2375_reg[1:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C1.v:3687]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C1.v:4191]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C1.v:4191]
WARNING: [Synth 8-3936] Found unconnected internal register 'C1_d_addr7_reg_3066_reg' and it is trimmed from '30' to '11' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C1.v:1243]
WARNING: [Synth 8-3936] Found unconnected internal register 'C1_d_addr9_reg_2467_reg' and it is trimmed from '30' to '11' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C1.v:1251]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_addr23_reg_2365_reg' and it is trimmed from '6' to '5' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C1.v:1502]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_addr21_reg_3012_reg' and it is trimmed from '6' to '5' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C1.v:1371]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C1.v:4191]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond2_fu_2221_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond11_fu_1028_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond10_fu_1040_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond9_fu_1112_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_fu_2104_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_2175_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond1_fu_2271_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_2322_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_1150_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond18_fu_1170_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_fu_2221_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond11_fu_1028_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond10_fu_1040_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond9_fu_1112_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_fu_2104_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_2175_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond1_fu_2271_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_2322_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_1150_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond18_fu_1170_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C1_dmapData_addr3_reg_3007" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_294_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_199_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_216_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond1_fu_237_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'S2_d_addr4_reg_803_reg[0:0]' into 'S2_d_addr10_cast_reg_789_reg[0:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC1_layer.v:1098]
INFO: [Synth 8-4471] merging register 'C1_v_addr3_reg_808_reg[1:0]' into 'C1_v_addr1_cast_reg_794_reg[1:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC1_layer.v:1089]
INFO: [Synth 8-4471] merging register 'tmp_152_reg_878_reg[63:32]' into 'tmp_150_reg_828_reg[63:32]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC1_layer.v:1299]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_152_reg_878_reg' and it is trimmed from '32' to '13' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC1_layer.v:491]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_150_reg_828_reg' and it is trimmed from '32' to '13' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC1_layer.v:480]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_253_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "notrhs_fu_594_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "notrhs8_fu_636_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'C3_y_addr7_reg_780_reg[0:0]' into 'C3_y_addr5_reg_766_reg[0:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC3_layer.v:1082]
INFO: [Synth 8-4471] merging register 'tmp_114_reg_850_reg[63:32]' into 'tmp_112_reg_800_reg[63:32]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC3_layer.v:1290]
WARNING: [Synth 8-3936] Found unconnected internal register 'S4_d_addr15_reg_795_reg' and it is trimmed from '32' to '9' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC3_layer.v:465]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_114_reg_850_reg' and it is trimmed from '32' to '11' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC3_layer.v:488]
WARNING: [Synth 8-3936] Found unconnected internal register 'C3_y_addr10_reg_820_reg' and it is trimmed from '32' to '11' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC3_layer.v:463]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_112_reg_800_reg' and it is trimmed from '32' to '11' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC3_layer.v:467]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_249_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs_fu_566_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "notrhs6_fu_608_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-4471] merging register 'C3_d_addr9_reg_1624_reg[0:0]' into 'S2_y_addr13_cast_reg_1609_reg[0:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:2431]
INFO: [Synth 8-4471] merging register 'S2_y_addr7_reg_1681_reg[0:0]' into 'S2_y_addr13_cast_reg_1609_reg[0:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:2445]
INFO: [Synth 8-4471] merging register 'C3_d_addr7_reg_1698_reg[0:0]' into 'S2_y_addr13_cast_reg_1609_reg[0:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:2420]
INFO: [Synth 8-4471] merging register 'm_1_cast_reg_1750_reg[3:3]' into 'S2_y_addr13_cast_reg_1609_reg[0:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:2841]
INFO: [Synth 8-4471] merging register 'C3_d_addr8_reg_1976_reg[0:0]' into 'S2_y_addr13_cast_reg_1609_reg[0:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:2429]
INFO: [Synth 8-4471] merging register 'C3_d_addr5_reg_1989_reg[0:0]' into 'S2_y_addr13_cast_reg_1609_reg[0:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:2428]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:1365]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:1387]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:2437]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:2761]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:2437]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:2761]
WARNING: [Synth 8-3936] Found unconnected internal register 'S2_y_addr7_reg_1681_reg' and it is trimmed from '31' to '10' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:893]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_addr16_reg_1604_reg' and it is trimmed from '6' to '5' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:1121]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_1971_reg' and it is trimmed from '5' to '4' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:902]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_addr19_reg_1930_reg' and it is trimmed from '6' to '5' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:988]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:2437]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:2761]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_1449_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_624_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond10_fu_664_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond9_fu_758_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_784_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_fu_1337_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_1403_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_1495_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1546_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond14_fu_636_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_796_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond15_fu_816_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond2_fu_1449_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_624_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond10_fu_664_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond9_fu_758_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_784_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_fu_1337_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_1403_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_1495_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1546_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond14_fu_636_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_796_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond15_fu_816_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C3_d_addr5_reg_1989" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C3_d_addr7_reg_1698" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'C3_v_addr8_reg_1405_reg[0:0]' into 'C3_v_addr1_reg_1392_reg[0:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:1872]
INFO: [Synth 8-4471] merging register 'S2_y_addr7_reg_1537_reg[0:0]' into 'C3_v_addr1_reg_1392_reg[0:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:1886]
INFO: [Synth 8-4471] merging register 'C3_v_addr9_reg_1699_reg[0:0]' into 'C3_v_addr1_reg_1392_reg[0:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:1880]
INFO: [Synth 8-4471] merging register 'C3_v_addr11_reg_1712_reg[0:0]' into 'C3_v_addr1_reg_1392_reg[0:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:1874]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:1136]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:1152]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:1890]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:1862]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:1890]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:1862]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_69_reg_1725_reg' and it is trimmed from '32' to '11' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:962]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:1890]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:1862]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_1209_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_477_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond5_fu_519_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond9_fu_570_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_596_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_fu_1256_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1307_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_628_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_608_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_652_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_640_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs_fu_1357_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "exitcond2_fu_1209_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_477_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond5_fu_519_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond9_fu_570_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_596_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_fu_1256_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1307_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_628_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_608_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_652_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_640_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs_fu_1357_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C3_v_addr11_reg_1712" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C3_v_addr8_reg_1405" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'S2_d_addr3_reg_1599_reg[0:0]' into 'S2_d_addr1_cast_reg_1586_reg[0:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:1889]
INFO: [Synth 8-4471] merging register 'p_addr_reg_1620_reg[0:0]' into 'S2_d_addr1_cast_reg_1586_reg[0:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:2116]
INFO: [Synth 8-4471] merging register 'p_addr3_reg_1633_reg[0:0]' into 'S2_d_addr1_cast_reg_1586_reg[0:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:2113]
INFO: [Synth 8-4471] merging register 'C3_d_addr4_reg_1655_reg[0:0]' into 'S2_d_addr1_cast_reg_1586_reg[0:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:1870]
INFO: [Synth 8-4471] merging register 'p_addr1_reg_1660_reg[0:0]' into 'S2_d_addr1_cast_reg_1586_reg[0:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:2111]
INFO: [Synth 8-4471] merging register 'C3_d_addr6_reg_1668_reg[0:0]' into 'S2_d_addr1_cast_reg_1586_reg[0:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:1872]
INFO: [Synth 8-4471] merging register 'p_addr13_reg_1673_reg[0:0]' into 'S2_d_addr1_cast_reg_1586_reg[0:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:2114]
INFO: [Synth 8-4471] merging register 'p_addr6_reg_1806_reg[0:0]' into 'S2_d_addr1_cast_reg_1586_reg[0:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:2109]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:1621]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:1621]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:1606]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:1891]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:2122]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:1870]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:1872]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:1880]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:1891]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:2122]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:1870]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:1872]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:1880]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_addr11_reg_1885_reg' and it is trimmed from '32' to '13' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:820]
WARNING: [Synth 8-3936] Found unconnected internal register 'S2_d_addr3_reg_1599_reg' and it is trimmed from '31' to '10' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:856]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_addr15_reg_1686_reg' and it is trimmed from '32' to '13' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:964]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:2122]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:1891]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:1870]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:1872]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:1880]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond12_fu_596_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_499_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond11_fu_545_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond5_fu_622_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond10_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_715_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_741_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_fu_805_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond6_fu_895_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_946_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond13_fu_978_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_958_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_1002_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_990_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond12_fu_596_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_499_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond11_fu_545_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond5_fu_622_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond10_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_715_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_741_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_fu_805_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond6_fu_895_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_946_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond13_fu_978_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_958_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_1002_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_990_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'C1_v_addr11_reg_1036_reg[1:0]' into 'C1_v_addr8_cast_reg_1023_reg[1:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_conv.v:1534]
INFO: [Synth 8-4471] merging register 'tmp_311_reg_1127_reg[1:0]' into 'C1_v_addr8_cast_reg_1023_reg[1:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_conv.v:1713]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_312_reg_1260_pp0_it1_reg[63:32]' into 'tmp_312_reg_1260_reg[63:32]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_conv.v:1542]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_conv.v:1535]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_conv.v:1526]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_conv.v:1535]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_conv.v:1524]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_312_reg_1260_pp0_it1_reg' and it is trimmed from '32' to '13' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_conv.v:693]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_312_reg_1260_reg' and it is trimmed from '32' to '13' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_conv.v:666]
WARNING: [Synth 8-3936] Found unconnected internal register 'C1_v_addr11_reg_1036_reg' and it is trimmed from '30' to '11' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_conv.v:649]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_conv.v:1535]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_conv.v:1524]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond5_fu_484_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_433_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_510_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_522_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_554_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs_fu_989_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "exitcond5_fu_484_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_433_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_510_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_522_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_554_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs_fu_989_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-4471] merging register 'C1_dbias_addr_reg_996_reg[2:0]' into 'C1_bias_addr_reg_991_reg[2:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_upadteall.v:917]
INFO: [Synth 8-4471] merging register 'C1_mapData_addr_reg_1009_reg[7:0]' into 'C1_dmapData_addr_reg_1014_reg[7:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_upadteall.v:934]
INFO: [Synth 8-4471] merging register 'C3_dbias_addr_reg_1076_reg[3:0]' into 'C3_bias_addr_reg_1071_reg[3:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_upadteall.v:968]
INFO: [Synth 8-4471] merging register 'C3_mapData_addr_reg_1102_reg[11:0]' into 'C3_dmapData_addr_reg_1107_reg[11:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_upadteall.v:985]
INFO: [Synth 8-4471] merging register 'C5_dbias_addr_reg_1169_reg[4:0]' into 'C5_bias_addr_reg_1164_reg[4:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_upadteall.v:1027]
INFO: [Synth 8-4471] merging register 'C5_mapData_addr_reg_1195_reg[13:0]' into 'C5_dmapData_addr_reg_1200_reg[13:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_upadteall.v:1044]
INFO: [Synth 8-4471] merging register 'output_dbias_addr_reg_1279_reg[3:0]' into 'output_bias_addr_reg_1274_reg[3:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_upadteall.v:1198]
INFO: [Synth 8-4471] merging register 'output_wei_addr_reg_1246_reg[8:0]' into 'output_dwei_addr_reg_1251_reg[8:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_upadteall.v:1215]
INFO: [Synth 8-4471] merging register 'tmp_111_reg_1140_reg[63:5]' into 'tmp_s_reg_1047_reg[63:5]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_upadteall.v:3484]
WARNING: [Synth 8-3936] Found unconnected internal register 'C5_mapData_addr10_reg_1182_reg' and it is trimmed from '32' to '14' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_upadteall.v:1052]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_1047_reg' and it is trimmed from '5' to '4' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_upadteall.v:994]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond10_fu_588_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_741_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_769_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_888_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond10_fu_588_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_741_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_769_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_888_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond6_fu_299_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_402_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_conv.v:969]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_conv.v:967]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_conv.v:969]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_conv.v:966]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_conv.v:969]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_conv.v:966]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "notrhs_fu_575_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "notrhs_fu_301_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C5.v:299]
WARNING: [Synth 8-3936] Found unconnected internal register 'C5_dmapData_addr5_reg_727_reg' and it is trimmed from '32' to '14' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C5.v:534]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_addr_reg_732_reg' and it is trimmed from '6' to '5' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C5.v:535]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'C1_y_addr3_reg_498_reg[1:0]' into 'C1_y_addr1_cast_reg_484_reg[1:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S2_pool.v:755]
INFO: [Synth 8-4471] merging register 'S2_y_addr3_reg_510_reg[0:0]' into 'S2_y_addr1_cast_reg_490_reg[0:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S2_pool.v:764]
WARNING: [Synth 8-3936] Found unconnected internal register 'C1_y_addr4_reg_533_reg' and it is trimmed from '31' to '12' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S2_pool.v:329]
WARNING: [Synth 8-3936] Found unconnected internal register 'C1_y_addr3_reg_498_reg' and it is trimmed from '30' to '11' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S2_pool.v:319]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'C3_y_addr3_reg_470_reg[0:0]' into 'C3_y_addr1_reg_456_reg[0:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S4_pool.v:750]
WARNING: [Synth 8-3936] Found unconnected internal register 'S4_y_addr4_reg_510_reg' and it is trimmed from '32' to '9' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S4_pool.v:327]
WARNING: [Synth 8-3936] Found unconnected internal register 'C3_y_addr4_reg_505_reg' and it is trimmed from '31' to '10' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S4_pool.v:325]
WARNING: [Synth 8-3936] Found unconnected internal register 'C3_y_addr7_reg_500_reg' and it is trimmed from '32' to '11' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_S4_pool.v:326]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'resid_addr3_reg_884_reg' and it is trimmed from '31' to '6' bits. [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.v:2450]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "notrhs6_fu_784_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_8_fu_841_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "notrhs_fu_766_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5562] The signal ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (9 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (9 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (9 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5562] The signal ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (9 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:48 ; elapsed = 00:03:02 . Memory (MB): peak = 998.391 ; gain = 785.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |dateport__GB0 |           1|     29510|
|2     |dateport__GB1 |           1|      7376|
|3     |dateport__GB2 |           1|     13841|
|4     |dateport__GB3 |           1|     14580|
|5     |dateport__GB4 |           1|     15571|
|6     |dateport__GB5 |           1|     27919|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:02:51 ; elapsed = 00:03:04 . Memory (MB): peak = 998.391 ; gain = 785.828
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:1888]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:1891]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C3_conv.v:1865]
INFO: [Synth 8-5545] ROM "notrhs_fu_1357_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '25' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '21' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '17' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '15' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '13' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '11' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '7' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '5' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '3' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '1' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'EXP_OP.OP/i_Sx/i_pipe/opt_has_pipe.first_q_reg[0:0]' into 'EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0:0]' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-4471] merging register 'EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0:0]' into 'EXP_OP.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.first_q_reg[0:0]' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-4471] merging register 'EXP_OP.OP/i_renorm_and_round/EXP_INC_RND1_DELAY/i_pipe/opt_has_pipe.first_q_reg[0:0]' into 'EXP_OP.OP/i_shift_to_fixed/DEL_SIGN/i_pipe/opt_has_pipe.first_q_reg[0:0]' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-4471] merging register 'EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0:0]' into 'EXP_OP.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0:0]' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-4471] merging register 'EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0:0]' into 'EXP_OP.OP/i_Sx_at_op/i_pipe/opt_has_pipe.first_q_reg[0:0]' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-4471] merging register 'EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0:0]' into 'EXP_OP.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0:0]' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-4471] merging register 'EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0:0]' into 'EXP_OP.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0:0]' [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.OP/i_renorm_and_round/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '2' to '1' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_conv.v:1535]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C1_conv.v:1524]
INFO: [Synth 8-5545] ROM "notrhs_fu_989_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '32' to '26' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-5545] ROM "tmp_8_fu_841_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "notrhs_fu_766_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "notrhs6_fu_784_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:2453]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:2451]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:2450]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:2761]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:2747]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C3.v:2437]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS4_layer.v:1158]
INFO: [Synth 8-4471] merging register 'grp_dateport_C5_conv_fu_462/dateport_fmul_32ns_32ns_32_4_max_dsp_U25/din0_buf1_reg[31:0]' into 'grp_dateport_update_C5_fu_490/dateport_fmul_32ns_32ns_32_4_max_dsp_U94/din0_buf1_reg[31:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_fmul_32ns_32ns_32_4_max_dsp.v:52]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_conv.v:968]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_conv.v:965]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_C5_conv.v:966]
INFO: [Synth 8-5545] ROM "grp_dateport_DC5_layer_fu_476/notrhs_fu_301_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "grp_dateport_C5_conv_fu_462/notrhs_fu_575_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:1870]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:2122]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:1881]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DS2_layer.v:1872]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-4471] merging register 'grp_dateport_DC3_layer_fu_354/dateport_fadd_32ns_32ns_32_5_full_dsp_U55/din1_buf1_reg[31:0]' into 'grp_dateport_DC3_layer_fu_354/dateport_fadd_32ns_32ns_32_5_full_dsp_U54/din1_buf1_reg[31:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_fadd_32ns_32ns_32_5_full_dsp.v:54]
INFO: [Synth 8-4471] merging register 'grp_dateport_DC3_layer_fu_354/C3_y_addr5_reg_766_reg[0:0]' into 'grp_dateport_S4_pool_fu_510/C3_y_addr1_reg_456_reg[0:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC3_layer.v:1082]
INFO: [Synth 8-4471] merging register 'grp_dateport_DC3_layer_fu_354/C3_y_addr9_reg_786_reg[1:0]' into 'grp_dateport_S4_pool_fu_510/C3_y_addr9_reg_476_reg[1:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC3_layer.v:1081]
INFO: [Synth 8-4471] merging register 'grp_dateport_DC3_layer_fu_354/C3_y_addr4_reg_825_reg[0:0]' into 'grp_dateport_S4_pool_fu_510/C3_y_addr4_reg_505_reg[0:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_DC3_layer.v:1245]
INFO: [Synth 8-5545] ROM "grp_dateport_DC3_layer_fu_354/notrhs_fu_566_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "grp_dateport_DC3_layer_fu_354/notrhs6_fu_608_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/vivado_hls/Le_7/solution1/impl/verilog/project.srcs/sources_1/ip/dateport_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_update_C1.v:4191]
INFO: [Synth 8-4471] merging register 'grp_dateport_DC1_layer_fu_342/dateport_fadd_32ns_32ns_32_5_full_dsp_U71/din1_buf1_reg[31:0]' into 'grp_dateport_DC1_layer_fu_342/dateport_fadd_32ns_32ns_32_5_full_dsp_U70/din1_buf1_reg[31:0]' [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport_fadd_32ns_32ns_32_5_full_dsp.v:54]
INFO: [Synth 8-5545] ROM "grp_dateport_DC1_layer_fu_342/notrhs_fu_594_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "grp_dateport_DC1_layer_fu_342/notrhs8_fu_636_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
WARNING: [Synth 8-3917] design dateport__GB5 has port s_axi_AXILiteS_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design dateport__GB5 has port s_axi_AXILiteS_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design dateport__GB5 has port s_axi_AXILiteS_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design dateport__GB5 has port s_axi_AXILiteS_RRESP[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:56 ; elapsed = 00:03:47 . Memory (MB): peak = 998.391 ; gain = 785.828
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:02:56 ; elapsed = 00:03:47 . Memory (MB): peak = 998.391 ; gain = 785.828

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |dateport__GB0 |           1|     32245|
|2     |dateport__GB1 |           1|      7916|
|3     |dateport__GB2 |           1|     14631|
|4     |dateport__GB3 |           1|     16390|
|5     |dateport__GB4 |           1|     16986|
|6     |dateport__GB5 |           1|     29427|
+------+--------------+------------+----------+
INFO: [Synth 8-5562] The signal C1_mapData_U/dateport_C1_mapData_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal output_wei_U/dateport_output_wei_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (9 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal C1_dmapData_U/dateport_C1_dmapData_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal output_dwei_U/dateport_output_dwei_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (9 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal S4_d_U/dateport_S4_d_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (9 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal S4_d_U/dateport_S4_d_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5562] The signal S4_y_U/dateport_S4_y_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (9 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal C3_d_U/dateport_C3_d_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal C1_d_U/dateport_C1_d_ram_U/ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_25_1/\grp_dateport_C3_conv_fu_378/C3_v_addr1_reg_1392_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_25_1/\grp_dateport_C3_conv_fu_378/S2_y_addr6_reg_1510_reg[8] )
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1162_reg[31] ) is unused and will be removed from module dateport_C1_conv.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1162_reg[30] ) is unused and will be removed from module dateport_C1_conv.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1162_reg[29] ) is unused and will be removed from module dateport_C1_conv.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1162_reg[28] ) is unused and will be removed from module dateport_C1_conv.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1162_reg[27] ) is unused and will be removed from module dateport_C1_conv.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1162_reg[26] ) is unused and will be removed from module dateport_C1_conv.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1162_reg[25] ) is unused and will be removed from module dateport_C1_conv.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1162_reg[24] ) is unused and will be removed from module dateport_C1_conv.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1162_reg[23] ) is unused and will be removed from module dateport_C1_conv.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1162_reg[22] ) is unused and will be removed from module dateport_C1_conv.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1162_reg[21] ) is unused and will be removed from module dateport_C1_conv.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1162_reg[20] ) is unused and will be removed from module dateport_C1_conv.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1162_reg[19] ) is unused and will be removed from module dateport_C1_conv.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1162_reg[18] ) is unused and will be removed from module dateport_C1_conv.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1162_reg[17] ) is unused and will be removed from module dateport_C1_conv.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1162_reg[16] ) is unused and will be removed from module dateport_C1_conv.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1162_reg[15] ) is unused and will be removed from module dateport_C1_conv.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1162_reg[14] ) is unused and will be removed from module dateport_C1_conv.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1162_reg[13] ) is unused and will be removed from module dateport_C1_conv.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1162_reg[12] ) is unused and will be removed from module dateport_C1_conv.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1162_reg[11] ) is unused and will be removed from module dateport_C1_conv.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1162_reg[10] ) is unused and will be removed from module dateport_C1_conv.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1162_reg[9] ) is unused and will be removed from module dateport_C1_conv.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1162_reg[8] ) is unused and will be removed from module dateport_C1_conv.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_986_reg[31] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_986_reg[30] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_986_reg[29] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_986_reg[28] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_986_reg[27] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_986_reg[26] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_986_reg[25] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_986_reg[24] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_986_reg[23] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_986_reg[22] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_986_reg[21] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_986_reg[20] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_986_reg[19] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_986_reg[18] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_986_reg[17] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_986_reg[16] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_986_reg[15] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_986_reg[14] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_986_reg[13] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_986_reg[12] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_986_reg[11] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_986_reg[10] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_986_reg[9] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_986_reg[8] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr14_reg_1066_reg[31] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr14_reg_1066_reg[30] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr14_reg_1066_reg[29] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr14_reg_1066_reg[28] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr14_reg_1066_reg[27] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr14_reg_1066_reg[26] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr14_reg_1066_reg[25] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr14_reg_1066_reg[24] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr14_reg_1066_reg[23] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr14_reg_1066_reg[22] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr14_reg_1066_reg[21] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr14_reg_1066_reg[20] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr14_reg_1066_reg[19] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr14_reg_1066_reg[18] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr14_reg_1066_reg[17] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr14_reg_1066_reg[16] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr16_reg_1089_reg[31] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr16_reg_1089_reg[30] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr16_reg_1089_reg[29] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr16_reg_1089_reg[28] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr16_reg_1089_reg[27] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr16_reg_1089_reg[26] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr16_reg_1089_reg[25] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr16_reg_1089_reg[24] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr16_reg_1089_reg[23] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr16_reg_1089_reg[22] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr16_reg_1089_reg[21] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr16_reg_1089_reg[20] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr16_reg_1089_reg[19] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr16_reg_1089_reg[18] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr16_reg_1089_reg[17] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr16_reg_1089_reg[16] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr16_reg_1089_reg[15] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr16_reg_1089_reg[14] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr16_reg_1089_reg[13] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C3_mapData_addr16_reg_1089_reg[12] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1159_reg[31] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1159_reg[30] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1159_reg[29] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1159_reg[28] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1159_reg[27] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1159_reg[26] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1159_reg[25] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1159_reg[24] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1159_reg[23] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1159_reg[22] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1159_reg[21] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1159_reg[20] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1159_reg[19] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1159_reg[18] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1159_reg[17] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1159_reg[16] ) is unused and will be removed from module dateport_upadteall.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_update_OUT_fu_518/\tmp_trn_cast_reg_255_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_upadteall_fu_416/\C5_mapData_addr16_cast_reg_1146_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_dateport_O_layer_fu_328/\dateport_fdiv_32ns_32ns_32_16_U34/din0_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_dateport_upadteall_fu_416/\dateport_fmul_32ns_32ns_32_4_max_dsp_U106/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_upadteall_fu_416/\C5_mapData_addr8_reg_1159_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_upadteall_fu_416/\tmp_174_trn_cast_reg_1233_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\offset_cast1_reg_942_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_O_layer_fu_328/\tmp_trn_cast_reg_347_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_C1_conv_fu_402/\C1_v_addr8_cast_reg_1023_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_C1_conv_fu_402/\C1_v_addr8_cast_reg_1023_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_19_3/\grp_dateport_S2_pool_fu_502/j_reg_118_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_update_C3_fu_366/\p_shl79_cast_reg_1614_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_update_C3_fu_366/\p_shl80_cast_reg_1619_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_update_C3_fu_366/\p_shl80_cast_reg_1619_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_update_C3_fu_366/\p_shl80_cast_reg_1619_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_update_C3_fu_366/\p_shl80_cast_reg_1619_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_update_C3_fu_366/\p_shl79_cast_reg_1614_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_update_C3_fu_366/\p_shl79_cast_reg_1614_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_update_C3_fu_366/\p_shl79_cast_reg_1614_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_dateport_S2_pool_fu_502/dateport_fmul_32ns_32ns_32_4_max_dsp_U9/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S2_pool_fu_502/dateport_fmul_32ns_32ns_32_4_max_dsp_U9/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_update_C3_fu_366/\S2_y_addr13_cast_reg_1609_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S2_pool_fu_502/S2_y_addr1_cast_reg_490_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_update_C5_fu_490/tmp_154_trn_cast1_reg_666_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_update_C5_fu_490/tmp_154_trn_cast1_reg_666_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_update_C5_fu_490/tmp_154_trn_cast1_reg_666_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_update_C5_fu_490/tmp_154_trn_cast1_reg_666_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_update_C5_fu_490/tmp_154_trn_cast1_reg_666_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_C5_conv_fu_462/C5_mapData_addr1_cast_reg_628_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_C5_conv_fu_462/C5_mapData_addr1_cast_reg_628_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_C5_conv_fu_462/C5_mapData_addr1_cast_reg_628_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_C5_conv_fu_462/C5_mapData_addr1_cast_reg_628_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_C5_conv_fu_462/C5_mapData_addr1_cast_reg_628_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_update_C5_fu_490/C5_dmapData_addr3_reg_714_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC5_layer_fu_476/output_wei_addr1_reg_354_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_C5_conv_fu_462/C5_mapData_addr4_reg_662_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17_9/\grp_dateport_S4_pool_fu_510/j_reg_114_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_dateport_S4_pool_fu_510/C3_y_addr4_reg_505_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17_9/\grp_dateport_DC3_layer_fu_354/j_reg_184_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/C3_y_addr9_reg_476_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_dateport_S4_pool_fu_510/C3_y_addr9_reg_476_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/C3_y_addr1_reg_456_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_dateport_DC3_layer_fu_354/tmp_115_reg_860_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_dateport_DC3_layer_fu_354/tmp_113_reg_810_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DS2_layer_fu_392/S2_d_addr1_cast_reg_1586_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:09 ; elapsed = 00:04:27 . Memory (MB): peak = 998.391 ; gain = 785.828
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:03:09 ; elapsed = 00:04:27 . Memory (MB): peak = 998.391 ; gain = 785.828

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |dateport__GB0 |           1|     26763|
|2     |dateport__GB1 |           1|      5222|
|3     |dateport__GB2 |           1|     12788|
|4     |dateport__GB3 |           1|     14618|
|5     |dateport__GB4 |           1|     12097|
|6     |dateport__GB5 |           1|     25601|
+------+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:03:09 ; elapsed = 00:04:27 . Memory (MB): peak = 998.391 ; gain = 785.828
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:31 ; elapsed = 00:04:50 . Memory (MB): peak = 1018.254 ; gain = 805.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:53 ; elapsed = 00:05:12 . Memory (MB): peak = 1119.684 ; gain = 907.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |dateport__GB0 |           1|     26717|
|2     |dateport__GB1 |           1|      5221|
|3     |dateport__GB2 |           1|     12788|
|4     |dateport__GB3 |           1|     14618|
|5     |dateport__GB4 |           1|     12096|
|6     |dateport__GB5 |           1|     25601|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \input_img_U/dateport_input_img_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \input_img_U/dateport_input_img_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C1_mapData_U/dateport_C1_mapData_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C1_mapData_U/dateport_C1_mapData_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C3_mapData_U/dateport_C3_mapData_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C3_mapData_U/dateport_C3_mapData_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C3_mapData_U/dateport_C3_mapData_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C3_mapData_U/dateport_C3_mapData_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C3_mapData_U/dateport_C3_mapData_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C3_mapData_U/dateport_C3_mapData_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C3_mapData_U/dateport_C3_mapData_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C3_mapData_U/dateport_C3_mapData_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \output_wei_U/dateport_output_wei_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \output_wei_U/dateport_output_wei_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C1_dmapData_U/dateport_C1_dmapData_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C1_dmapData_U/dateport_C1_dmapData_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C3_dmapData_U/dateport_C3_dmapData_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C3_dmapData_U/dateport_C3_dmapData_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C3_dmapData_U/dateport_C3_dmapData_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C3_dmapData_U/dateport_C3_dmapData_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_dmapData_U/dateport_C5_dmapData_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_dmapData_U/dateport_C5_dmapData_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_dmapData_U/dateport_C5_dmapData_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_dmapData_U/dateport_C5_dmapData_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_dmapData_U/dateport_C5_dmapData_ram_U/ram_reg_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_dmapData_U/dateport_C5_dmapData_ram_U/ram_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_dmapData_U/dateport_C5_dmapData_ram_U/ram_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_dmapData_U/dateport_C5_dmapData_ram_U/ram_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_dmapData_U/dateport_C5_dmapData_ram_U/ram_reg_8  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_dmapData_U/dateport_C5_dmapData_ram_U/ram_reg_9  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_dmapData_U/dateport_C5_dmapData_ram_U/ram_reg_10  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_dmapData_U/dateport_C5_dmapData_ram_U/ram_reg_11  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_dmapData_U/dateport_C5_dmapData_ram_U/ram_reg_12  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_dmapData_U/dateport_C5_dmapData_ram_U/ram_reg_13  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_dmapData_U/dateport_C5_dmapData_ram_U/ram_reg_14  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_dmapData_U/dateport_C5_dmapData_ram_U/ram_reg_15  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \output_dwei_U/dateport_output_dwei_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \output_dwei_U/dateport_output_dwei_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \grp_dateport_C3_conv_fu_378/C3_v_U/dateport_C3_conv_C3_v_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \grp_dateport_C3_conv_fu_378/C3_v_U/dateport_C3_conv_C3_v_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \S2_y_U/dateport_S2_y_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \S2_y_U/dateport_S2_y_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \S2_y_U/dateport_S2_y_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \S2_y_U/dateport_S2_y_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C1_y_U/dateport_C1_v_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C1_y_U/dateport_C1_v_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C1_y_U/dateport_C1_v_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C1_y_U/dateport_C1_v_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C1_y_U/dateport_C1_v_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C1_y_U/dateport_C1_v_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C1_y_U/dateport_C1_v_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C1_y_U/dateport_C1_v_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C1_y_U/dateport_C1_v_ram_U/ram_reg_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C1_y_U/dateport_C1_v_ram_U/ram_reg_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C1_y_U/dateport_C1_v_ram_U/ram_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C1_y_U/dateport_C1_v_ram_U/ram_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C1_y_U/dateport_C1_v_ram_U/ram_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C1_y_U/dateport_C1_v_ram_U/ram_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C1_y_U/dateport_C1_v_ram_U/ram_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C1_y_U/dateport_C1_v_ram_U/ram_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \S4_d_U/dateport_S4_d_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \S4_d_U/dateport_S4_d_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_8  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_8  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_9  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_9  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_10  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_10  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_11  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_11  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_12  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_12  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_13  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_13  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_14  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_14  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_15  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_15  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \grp_dateport_DS2_layer_fu_392/tmp1_U/dateport_DS2_layer_tmp1_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \grp_dateport_DS2_layer_fu_392/tmp1_U/dateport_DS2_layer_tmp1_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \grp_dateport_DS2_layer_fu_392/tmp1_U/dateport_DS2_layer_tmp1_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \grp_dateport_DS2_layer_fu_392/tmp1_U/dateport_DS2_layer_tmp1_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \grp_dateport_DS2_layer_fu_392/tmp1_U/dateport_DS2_layer_tmp1_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \grp_dateport_DS2_layer_fu_392/tmp1_U/dateport_DS2_layer_tmp1_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:15 ; elapsed = 00:06:42 . Memory (MB): peak = 1226.082 ; gain = 1013.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:19 ; elapsed = 00:06:46 . Memory (MB): peak = 1226.082 ; gain = 1013.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:20 ; elapsed = 00:06:47 . Memory (MB): peak = 1226.082 ; gain = 1013.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:29 ; elapsed = 00:06:56 . Memory (MB): peak = 1226.082 ; gain = 1013.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:05:29 ; elapsed = 00:06:56 . Memory (MB): peak = 1226.082 ; gain = 1013.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:29 ; elapsed = 00:06:56 . Memory (MB): peak = 1226.082 ; gain = 1013.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |   698|
|2     |DSP48E1     |    19|
|3     |DSP48E1_1   |    19|
|4     |DSP48E1_2   |    18|
|5     |DSP48E1_3   |    18|
|6     |DSP48E1_4   |    21|
|7     |DSP48E1_5   |     2|
|8     |DSP48E1_6   |     1|
|9     |DSP48E1_7   |     1|
|10    |LUT1        |  1323|
|11    |LUT2        |  2530|
|12    |LUT3        |  4350|
|13    |LUT4        |  2849|
|14    |LUT5        |  3646|
|15    |LUT6        |  6453|
|16    |MUXCY       |  2359|
|17    |MUXCY_L     |   102|
|18    |MUXF7       |   199|
|19    |MUXF8       |     2|
|20    |RAM16X1S    |   800|
|21    |RAMB18E1    |     1|
|22    |RAMB18E1_1  |     2|
|23    |RAMB18E1_2  |     1|
|24    |RAMB36E1    |     2|
|25    |RAMB36E1_1  |     1|
|26    |RAMB36E1_10 |    24|
|27    |RAMB36E1_11 |     1|
|28    |RAMB36E1_12 |     1|
|29    |RAMB36E1_13 |     1|
|30    |RAMB36E1_14 |     1|
|31    |RAMB36E1_15 |     1|
|32    |RAMB36E1_16 |     1|
|33    |RAMB36E1_17 |     1|
|34    |RAMB36E1_18 |     1|
|35    |RAMB36E1_19 |     1|
|36    |RAMB36E1_2  |     1|
|37    |RAMB36E1_20 |     1|
|38    |RAMB36E1_21 |     1|
|39    |RAMB36E1_22 |     1|
|40    |RAMB36E1_23 |     1|
|41    |RAMB36E1_24 |     1|
|42    |RAMB36E1_25 |     1|
|43    |RAMB36E1_26 |     1|
|44    |RAMB36E1_27 |     8|
|45    |RAMB36E1_3  |     1|
|46    |RAMB36E1_4  |     1|
|47    |RAMB36E1_5  |     1|
|48    |RAMB36E1_6  |     4|
|49    |RAMB36E1_7  |    16|
|50    |RAMB36E1_8  |     4|
|51    |RAMB36E1_9  |     6|
|52    |SRL16E      |    85|
|53    |XORCY       |  1150|
|54    |FDE         |    75|
|55    |FDRE        | 17564|
|56    |FDSE        |    46|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:31 ; elapsed = 00:06:58 . Memory (MB): peak = 1226.082 ; gain = 1013.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 381 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:20 ; elapsed = 00:05:57 . Memory (MB): peak = 1226.082 ; gain = 485.379
Synthesis Optimization Complete : Time (s): cpu = 00:05:31 ; elapsed = 00:06:59 . Memory (MB): peak = 1226.082 ; gain = 1013.520
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3013 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1542 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 667 instances
  FDE => FDRE: 75 instances
  RAM16X1S => RAM32X1S (RAMS32): 800 instances

INFO: [Common 17-83] Releasing license: Synthesis
3724 Infos, 337 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:50 ; elapsed = 00:07:15 . Memory (MB): peak = 1226.082 ; gain = 998.996
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1226.082 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.794 . Memory (MB): peak = 1226.082 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 09 23:30:09 2017...
[Tue May 09 23:30:10 2017] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:07:35 . Memory (MB): peak = 288.504 ; gain = 7.020
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 2357 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.xdc]
Finished Parsing XDC File [D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 800 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 800 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 681.016 ; gain = 392.512
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.264 . Memory (MB): peak = 681.016 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1234.469 ; gain = 553.453
[Tue May 09 23:31:15 2017] Launched impl_1...
Run output will be captured here: D:/vivado_hls/Le_7/solution1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1280.598 ; gain = 46.129
[Tue May 09 23:31:15 2017] Waiting for impl_1 to finish...

*** Running vivado
    with args -log dateport.vdi -applog -m64 -messageDb vivado.pb -mode batch -source dateport.tcl -notrace


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source dateport.tcl -notrace
Command: open_checkpoint D:/vivado_hls/Le_7/solution1/impl/verilog/project.runs/impl_1/dateport.dcp
INFO: [Netlist 29-17] Analyzing 2357 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/vivado_hls/Le_7/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-8552-Acer-PC/dcp/dateport.xdc]
Finished Parsing XDC File [D:/vivado_hls/Le_7/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-8552-Acer-PC/dcp/dateport.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 800 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 800 instances

INFO: [Project 1-484] Checkpoint was created with build 1266856
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 637.891 ; gain = 417.555
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.558 . Memory (MB): peak = 645.844 ; gain = 1.250
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 4f9046f6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1156.301 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 240 cells.
Phase 2 Constant Propagation | Checksum: 17236b231

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1156.301 ; gain = 0.000

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: dateport_fsub_32ns_32ns_32_5_full_dsp_U123/dateport_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: grp_dateport_C1_conv_fu_402/dateport_fadd_32ns_32ns_32_5_full_dsp_U0/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: grp_dateport_C3_conv_fu_378/dateport_fadd_32ns_32ns_32_5_full_dsp_U12/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: grp_dateport_C5_conv_fu_462/dateport_fadd_32ns_32ns_32_5_full_dsp_U24/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: grp_dateport_DC1_layer_fu_342/dateport_fadd_32ns_32ns_32_5_full_dsp_U70/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: grp_dateport_DC1_layer_fu_342/dateport_fadd_32ns_32ns_32_5_full_dsp_U71/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: grp_dateport_DC3_layer_fu_354/dateport_fadd_32ns_32ns_32_5_full_dsp_U54/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: grp_dateport_DC3_layer_fu_354/dateport_fadd_32ns_32ns_32_5_full_dsp_U55/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: grp_dateport_DC5_layer_fu_476/dateport_fadd_32ns_32ns_32_5_full_dsp_U41/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: grp_dateport_DS2_layer_fu_392/dateport_fadd_32ns_32ns_32_5_full_dsp_U64/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: grp_dateport_DS4_layer_fu_452/dateport_fadd_32ns_32ns_32_5_full_dsp_U49/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: grp_dateport_O_layer_fu_328/dateport_fadd_32ns_32ns_32_5_full_dsp_U32/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: grp_dateport_S2_pool_fu_502/dateport_fadd_32ns_32ns_32_5_full_dsp_U8/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: grp_dateport_S4_pool_fu_510/dateport_fadd_32ns_32ns_32_5_full_dsp_U20/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: grp_dateport_upadteall_fu_416/dateport_fsub_32ns_32ns_32_5_full_dsp_U105/dateport_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: grp_dateport_update_C1_fu_316/dateport_fadd_32ns_32ns_32_5_full_dsp_U80/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: grp_dateport_update_C3_fu_366/dateport_fadd_32ns_32ns_32_5_full_dsp_U87/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: grp_dateport_update_C5_fu_490/dateport_fadd_32ns_32ns_32_5_full_dsp_U93/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: grp_dateport_update_OUT_fu_518/dateport_fadd_32ns_32ns_32_5_full_dsp_U99/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
INFO: [Opt 31-12] Eliminated 12709 unconnected nets.
INFO: [Opt 31-11] Eliminated 647 unconnected cells.
Phase 3 Sweep | Checksum: e60387e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1156.301 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1156.301 ; gain = 0.000
Ending Logic Optimization Task | Checksum: e60387e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1156.301 ; gain = 0.000
Implement Debug Cores | Checksum: afc9e058
Logic Optimization | Checksum: afc9e058

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 89 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 178
Ending PowerOpt Patch Enables Task | Checksum: e60387e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1343.367 ; gain = 0.000
Ending Power Optimization Task | Checksum: e60387e2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1343.367 ; gain = 187.066
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:50 . Memory (MB): peak = 1343.367 ; gain = 705.477
INFO: [Timing 38-35] Done setting XDC timing constraints.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1343.367 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/vivado_hls/Le_7/solution1/impl/verilog/project.runs/impl_1/dateport_drc_opted.rpt.
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 16bfc01a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.523 . Memory (MB): peak = 1343.367 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1343.367 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1343.367 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1343.367 ; gain = 0.000

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1343.367 ; gain = 0.000

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1343.367 ; gain = 0.000

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 00000000

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1343.367 ; gain = 0.000
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9752b9f7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1343.367 ; gain = 0.000

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 127c68858

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1343.367 ; gain = 0.000
Phase 2.2.1 Place Init Design | Checksum: bfcf1f7a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1369.008 ; gain = 25.641
Phase 2.2 Build Placer Netlist Model | Checksum: bfcf1f7a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1369.008 ; gain = 25.641

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: bfcf1f7a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1369.008 ; gain = 25.641
Phase 2.3 Constrain Clocks/Macros | Checksum: bfcf1f7a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1369.008 ; gain = 25.641
Phase 2 Placer Initialization | Checksum: bfcf1f7a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1369.008 ; gain = 25.641

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1b3a0514a

Time (s): cpu = 00:01:27 ; elapsed = 00:01:00 . Memory (MB): peak = 1398.523 ; gain = 55.156

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1b3a0514a

Time (s): cpu = 00:01:28 ; elapsed = 00:01:00 . Memory (MB): peak = 1398.523 ; gain = 55.156

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1e6ec5c36

Time (s): cpu = 00:01:45 ; elapsed = 00:01:11 . Memory (MB): peak = 1398.523 ; gain = 55.156

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 19b623f7b

Time (s): cpu = 00:01:45 ; elapsed = 00:01:12 . Memory (MB): peak = 1398.523 ; gain = 55.156

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 19b623f7b

Time (s): cpu = 00:01:45 ; elapsed = 00:01:12 . Memory (MB): peak = 1398.523 ; gain = 55.156

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1be55405f

Time (s): cpu = 00:01:51 ; elapsed = 00:01:15 . Memory (MB): peak = 1398.523 ; gain = 55.156

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1e4dcbf33

Time (s): cpu = 00:01:51 ; elapsed = 00:01:15 . Memory (MB): peak = 1398.523 ; gain = 55.156

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 18d304d95

Time (s): cpu = 00:02:03 ; elapsed = 00:01:26 . Memory (MB): peak = 1398.523 ; gain = 55.156
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 18d304d95

Time (s): cpu = 00:02:03 ; elapsed = 00:01:26 . Memory (MB): peak = 1398.523 ; gain = 55.156

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 18d304d95

Time (s): cpu = 00:02:04 ; elapsed = 00:01:26 . Memory (MB): peak = 1398.523 ; gain = 55.156

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 18d304d95

Time (s): cpu = 00:02:04 ; elapsed = 00:01:27 . Memory (MB): peak = 1398.523 ; gain = 55.156
Phase 4.6 Small Shape Detail Placement | Checksum: 18d304d95

Time (s): cpu = 00:02:04 ; elapsed = 00:01:27 . Memory (MB): peak = 1398.523 ; gain = 55.156

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 18d304d95

Time (s): cpu = 00:02:06 ; elapsed = 00:01:29 . Memory (MB): peak = 1398.523 ; gain = 55.156
Phase 4 Detail Placement | Checksum: 18d304d95

Time (s): cpu = 00:02:06 ; elapsed = 00:01:29 . Memory (MB): peak = 1398.523 ; gain = 55.156

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: f98ce70e

Time (s): cpu = 00:02:07 ; elapsed = 00:01:29 . Memory (MB): peak = 1398.523 ; gain = 55.156

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: f98ce70e

Time (s): cpu = 00:02:07 ; elapsed = 00:01:29 . Memory (MB): peak = 1398.523 ; gain = 55.156

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.885. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 14ebfba79

Time (s): cpu = 00:02:19 ; elapsed = 00:01:36 . Memory (MB): peak = 1398.523 ; gain = 55.156
Phase 5.2.2 Post Placement Optimization | Checksum: 14ebfba79

Time (s): cpu = 00:02:19 ; elapsed = 00:01:36 . Memory (MB): peak = 1398.523 ; gain = 55.156
Phase 5.2 Post Commit Optimization | Checksum: 14ebfba79

Time (s): cpu = 00:02:19 ; elapsed = 00:01:36 . Memory (MB): peak = 1398.523 ; gain = 55.156

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 14ebfba79

Time (s): cpu = 00:02:19 ; elapsed = 00:01:37 . Memory (MB): peak = 1398.523 ; gain = 55.156

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 14ebfba79

Time (s): cpu = 00:02:19 ; elapsed = 00:01:37 . Memory (MB): peak = 1398.523 ; gain = 55.156

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 14ebfba79

Time (s): cpu = 00:02:20 ; elapsed = 00:01:37 . Memory (MB): peak = 1398.523 ; gain = 55.156
Phase 5.5 Placer Reporting | Checksum: 14ebfba79

Time (s): cpu = 00:02:20 ; elapsed = 00:01:37 . Memory (MB): peak = 1398.523 ; gain = 55.156

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 20164d42e

Time (s): cpu = 00:02:20 ; elapsed = 00:01:37 . Memory (MB): peak = 1398.523 ; gain = 55.156
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 20164d42e

Time (s): cpu = 00:02:20 ; elapsed = 00:01:37 . Memory (MB): peak = 1398.523 ; gain = 55.156
Ending Placer Task | Checksum: 13df7a73f

Time (s): cpu = 00:02:20 ; elapsed = 00:01:37 . Memory (MB): peak = 1398.523 ; gain = 55.156
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:25 ; elapsed = 00:01:42 . Memory (MB): peak = 1398.523 ; gain = 55.156
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1398.523 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1398.523 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1398.523 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1398.523 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1398.523 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1398.523 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1398.523 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1398.523 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_ARADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_ARADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_ARVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_ARVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_ARADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_ARADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_ARADDR[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_ARADDR[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WSTRB[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WSTRB[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WSTRB[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WSTRB[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WSTRB[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WSTRB[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WSTRB[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WSTRB[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_RREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_RREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_ARADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_ARADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_ARADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_ARADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_ARADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_ARADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_AWVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_AWVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_BREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_BREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_AWADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_AWADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_AWADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_AWADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_AWADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_AWADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_AWADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_AWADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_AWADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_AWADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_AWADDR[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_AWADDR[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
