IP Generator (Version 2022.1 build 99559)
Check out license ...
Start generating at 2024-11-08 17:16
Instance: loa_pll (D:\FPGA_PDS\projects\MSM_2.0\ipcore\loa_pll\loa_pll.idf)
IP: PLL (1.5)
Part: Logos-PGL50H-FBG484--6
Create directory 'rtl' ...
Copy 'ipml_pll_wrapper_v1_4.v.xml' ...
Compile file 'ipml_pll_wrapper_v1_4.v.xml' to 'loa_pll.v' ...
Found top module 'loa_pll' in file 'loa_pll.v'.
Copy 'ipml_pll_wrapper_v1_4_tb.v.xml' ...
Compile file 'ipml_pll_wrapper_v1_4_tb.v.xml' to 'loa_pll_tb.v' ...
Create template file 'loa_pll_tmpl.v' ...
Create template file 'loa_pll_tmpl.vhdl' ...
There is 1 source file to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
