<html><body>
<pre>
 
cpldfit:  version I.24                              Xilinx Inc.
                                  Fitter Report
Design Name: USBAER_top_level                    Date:  2- 1-2007, 11:45AM
Device Used: XC2C256-6-VQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
219/256 ( 86%) 657 /896  ( 73%) 431 /640  ( 67%) 177/256 ( 69%) 69 /80  ( 86%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1       8/16     19/40    56/56*    1/ 5    0/1      0/1      0/1      0/1
FB2      15/16     36/40    55/56     4/ 6    0/1      1/1*     0/1      0/1
FB3      13/16     29/40    56/56*    1/ 4    0/1      1/1*     0/1      0/1
FB4      16/16*    27/40    34/56     5/ 6    0/1      1/1*     0/1      0/1
FB5      16/16*    21/40    28/56     0/ 2    0/1      1/1*     0/1      0/1
FB6      16/16*    17/40    30/56     0/ 5    0/1      1/1*     0/1      0/1
FB7      16/16*    35/40    53/56     1/ 6    0/1      1/1*     0/1      0/1
FB8      15/16     34/40    56/56*    0/ 6    0/1      1/1*     0/1      0/1
FB9      14/16     37/40    36/56     5/ 5*   0/1      1/1*     0/1      0/1
FB10     15/16     37/40    36/56     5/ 7    0/1      1/1*     0/1      0/1
FB11      9/16     28/40    55/56     4/ 4*   0/1      1/1*     0/1      0/1
FB12     16/16*    21/40    33/56     2/ 4    0/1      1/1*     0/1      0/1
FB13     16/16*    16/40    29/56     0/ 4    0/1      1/1*     0/1      0/1
FB14     14/16     30/40    56/56*    0/ 5    0/1      1/1*     0/1      0/1
FB15     16/16*    37/40    37/56     0/ 6    0/1      1/1*     0/1      0/1
FB16      4/16      7/40     7/56     1/ 5    0/1      1/1*     0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total   219/256   431/640  657/896   29/80    0/16    15/16     0/16     0/16

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         
Used/Tot    Used/Tot    Used/Tot    
1/3         0/1         1/4

Signal 'ClockxCI' mapped onto global clock net GCK1.
Signal 'N_PZ_1160_MC.GLB' mapped onto global output enable net GTS2.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   39          39    |  I/O              :    60     70
Output        :   29          29    |  GCK/IO           :     3      3
Bidirectional :    0           0    |  GTS/IO           :     3      4
GCK           :    1           1    |  GSR/IO           :     1      1
GTS           :    0           0    |  CDR/IO           :     1      1
GSR           :    0           0    |  DGE/IO           :     1      1
                 ----        ----
        Total     69          69

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld:1007 - Removing unused input(s) 'FifoOutEmptyxSBI'.  The input(s)
   are unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'PC1xSI'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'RunSynthesizerxSI'.  The input(s)
   are unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:310 - Cannot apply TIMESPEC AUTO_TS_2003 =
   FROM:INT_CLK_ClockxCI:TO:INT_TNM_FifoAddressxDO<0>:28.0 because of one of the
   following: (a) a signal name was not found; (b) a signal was removed or
   renamed due to optimization; (c) there is no path between the FROM node and
   TO node in the TIMESPEC.
WARNING:Cpld:310 - Cannot apply TIMESPEC AUTO_TS_2007 =
   FROM:INT_CLK_ClockxCI:TO:INT_TNM_FifoOutputEnablexEBO:23.0 because of one of
   the following: (a) a signal name was not found; (b) a signal was removed or
   renamed due to optimization; (c) there is no path between the FROM node and
   TO node in the TIMESPEC.
WARNING:Cpld:310 - Cannot apply TIMESPEC AUTO_TS_2009 =
   FROM:INT_CLK_ClockxCI:TO:INT_TNM_FifoReadxEBO:15.1 because of one of the
   following: (a) a signal name was not found; (b) a signal was removed or
   renamed due to optimization; (c) there is no path between the FROM node and
   TO node in the TIMESPEC.
WARNING:Cpld:908 - Converting I/O pin 'FifoDataxDIO<0>' to an output pin.  The
   pin feedback is unused after optimization.  Please verify functionality via
   simulation.
WARNING:Cpld:908 - Converting I/O pin 'FifoDataxDIO<10>' to an output pin.  The
   pin feedback is unused after optimization.  Please verify functionality via
   simulation.
WARNING:Cpld:908 - Converting I/O pin 'FifoDataxDIO<11>' to an output pin.  The
   pin feedback is unused after optimization.  Please verify functionality via
   simulation.
WARNING:Cpld:908 - Converting I/O pin 'FifoDataxDIO<12>' to an output pin.  The
   pin feedback is unused after optimization.  Please verify functionality via
   simulation.
WARNING:Cpld:908 - Converting I/O pin 'FifoDataxDIO<13>' to an output pin.  The
   pin feedback is unused after optimization.  Please verify functionality via
   simulation.
WARNING:Cpld:908 - Converting I/O pin 'FifoDataxDIO<14>' to an output pin.  The
   pin feedback is unused after optimization.  Please verify functionality via
   simulation.
WARNING:Cpld:908 - Converting I/O pin 'FifoDataxDIO<15>' to an output pin.  The
   pin feedback is unused after optimization.  Please verify functionality via
   simulation.
WARNING:Cpld:908 - Converting I/O pin 'FifoDataxDIO<1>' to an output pin.  The
   pin feedback is unused after optimization.  Please verify functionality via
   simulation.
WARNING:Cpld:908 - Converting I/O pin 'FifoDataxDIO<2>' to an output pin.  The
   pin feedback is unused after optimization.  Please verify functionality via
   simulation.
WARNING:Cpld:908 - Converting I/O pin 'FifoDataxDIO<3>' to an output pin.  The
   pin feedback is unused after optimization.  Please verify functionality via
   simulation.
WARNING:Cpld:908 - Converting I/O pin 'FifoDataxDIO<4>' to an output pin.  The
   pin feedback is unused after optimization.  Please verify functionality via
   simulation.
WARNING:Cpld:908 - Converting I/O pin 'FifoDataxDIO<5>' to an output pin.  The
   pin feedback is unused after optimization.  Please verify functionality via
   simulation.
WARNING:Cpld:908 - Converting I/O pin 'FifoDataxDIO<6>' to an output pin.  The
   pin feedback is unused after optimization.  Please verify functionality via
   simulation.
WARNING:Cpld:908 - Converting I/O pin 'FifoDataxDIO<7>' to an output pin.  The
   pin feedback is unused after optimization.  Please verify functionality via
   simulation.
WARNING:Cpld:908 - Converting I/O pin 'FifoDataxDIO<8>' to an output pin.  The
   pin feedback is unused after optimization.  Please verify functionality via
   simulation.
WARNING:Cpld:908 - Converting I/O pin 'FifoDataxDIO<9>' to an output pin.  The
   pin feedback is unused after optimization.  Please verify functionality via
   simulation.
*************************  Summary of Mapped Logic  ************************

** 29 Outputs **

Signal                                    Total Total Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                                      Pts   Inps          No.   Type      Use     STD      Style     Rate Use     State
TimestampMasterxSO                        3     4     FB1_14  94    I/O       O       LVCMOS33           FAST         
FifoDataxDIO<7>                           2     3     FB2_5   3     GTS/I/O   O       LVCMOS33 KPR       FAST         
FifoDataxDIO<6>                           2     3     FB2_12  4     GTS/I/O   O       LVCMOS33 KPR       FAST         
FifoDataxDIO<5>                           2     3     FB2_14  6     I/O       O       LVCMOS33 KPR       FAST         
FifoDataxDIO<4>                           2     3     FB2_15  7     I/O       O       LVCMOS33 KPR       FAST         
Interrupt0xSB0                            1     4     FB3_16  90    I/O       O       LVCMOS33           FAST         
FifoDataxDIO<3>                           2     3     FB4_1   8     I/O       O       LVCMOS33 KPR       FAST         
FifoDataxDIO<2>                           2     3     FB4_2   9     I/O       O       LVCMOS33 KPR       FAST         
FifoDataxDIO<1>                           2     3     FB4_3   10    I/O       O       LVCMOS33 KPR       FAST         
FifoDataxDIO<0>                           2     3     FB4_5   11    I/O       O       LVCMOS33 KPR       FAST         
FifoWritexEBO                             2     4     FB4_6   12    I/O       O       LVCMOS33           FAST         
SynchOutxSO                               6     10    FB7_13  15    I/O       O       LVCMOS33           FAST         
FifoDataxDIO<11>                          2     3     FB9_1   78    I/O       O       LVCMOS33 KPR       FAST         
FifoDataxDIO<10>                          2     3     FB9_2   79    I/O       O       LVCMOS33 KPR       FAST         
FifoDataxDIO<9>                           2     3     FB9_4   80    I/O       O       LVCMOS33 KPR       FAST         
FifoDataxDIO<8>                           2     3     FB9_6   81    I/O       O       LVCMOS33 KPR       FAST         
FifoPktEndxSBO                            2     3     FB9_12  82    I/O       O       LVCMOS33           FAST         
LEDxSO                                    3     4     FB10_3  74    I/O       O       LVCMOS33           FAST         
FifoReadxEBO                              0     0     FB10_4  73    I/O       O       LVCMOS33           FAST         
FifoDataxDIO<12>                          2     3     FB10_5  72    I/O       O       LVCMOS33 KPR       FAST         
FifoDataxDIO<13>                          2     3     FB10_6  71    I/O       O       LVCMOS33 KPR       FAST         
FifoDataxDIO<14>                          2     3     FB10_12 70    I/O       O       LVCMOS33 KPR       FAST         
FifoAddressxDO<1>                         3     13    FB11_11 85    I/O       O       LVCMOS33           FAST         
FifoAddressxDO<0>                         0     0     FB11_12 86    I/O       O       LVCMOS33           FAST         
FifoOutputEnablexEBO                      0     0     FB11_13 87    I/O       O       LVCMOS33           FAST         
Interrupt1xSB0                            1     2     FB11_14 89    I/O       O       LVCMOS33           FAST         
FifoDataxDIO<15>                          2     3     FB12_11 68    I/O       O       LVCMOS33 KPR       FAST         
AERMonitorACKxSBO2                        4     6     FB12_13 67    I/O       O       LVCMOS33           SLOW         
AERMonitorACKxSBO                         4     6     FB16_5  43    I/O       O       LVCMOS33           SLOW         

** 190 Buried Nodes **

Signal                                    Total Total Loc     Reg     Reg Init
Name                                      Pts   Inps          Use     State
N_PZ_1055                                 1     2     FB1_7           
uSynchStateMachine/DividerxDP<3>          8     13    FB1_8   DFF     RESET
uSynchStateMachine/DividerxDP<0>          8     14    FB1_9   DFF     RESET
uSynchStateMachine/StatexDP_FFd4          11    12    FB1_10  DFF     RESET
uSynchStateMachine/StatexDP_FFd3          12    12    FB1_11  DFF     RESET
uSynchStateMachine/StatexDP_FFd2          11    11    FB1_15  DFF     RESET
uSynchStateMachine/StatexDP_FFd1          5     9     FB1_16  DFF     RESET
N_PZ_1160_MC.GLB                          2     4     FB2_1           
N_PZ_1063                                 2     9     FB2_2           
uEarlyPaketTimer/CountxDP<5>              11    17    FB2_4   TFF     RESET
uEarlyPaketTimer/CountxDP<4>              11    16    FB2_6   TFF     RESET
uEventCounter/CountxDP<7>                 4     11    FB2_7   TFF     RESET
uEventCounter/CountxDP<0>                 4     11    FB2_8   TFF     RESET
uFifoStateMachine/StatexDP_FFd2           6     16    FB2_9   DFF     RESET
uFifoStateMachine/StatexDP_FFd3           8     16    FB2_10  DFF     RESET
uFifoStateMachine/TimestampOverflowxDP    4     7     FB2_11  DFF     RESET
FifoTimestampRegOutxD<15>                 3     6     FB2_13  DFF     RESET
uFifoStateMachine/StatexDP_FFd1           3     4     FB2_16  DFF     RESET
N_PZ_1066                                 1     2     FB3_1           
uMonitorStateMachine/MissedEventsxDP<0>   3     7     FB3_2   TFF     RESET
uMonitorStateMachine/StatexDP_FFd3        8     11    FB3_3   TFF     RESET
uMonitorStateMachine/StatexDP_FFd4        7     10    FB3_4   DFF     RESET
N_PZ_1071                                 1     3     FB3_6           
N_PZ_1175                                 2     4     FB3_7           
uSynchStateMachine/DividerxDP<2>          6     9     FB3_8   DFF     RESET
uSynchStateMachine/DividerxDP<4>          7     10    FB3_9   DFF     RESET
IncxS                                     6     10    FB3_10          
uSynchStateMachine/DividerxDP<1>          12    13    FB3_11  DFF     RESET
N_PZ_1102                                 4     9     FB3_13          
N_PZ_1081                                 2     4     FB3_15          
FifoAddressRegOutxD<10>                   4     6     FB4_4   DFF     RESET
FifoAddressRegOutxD<15>                   3     4     FB4_7   DFF     RESET
FifoAddressRegOutxD<3>                    4     6     FB4_8   DFF     RESET
FifoAddressRegOutxD<2>                    4     6     FB4_9   DFF     RESET
FifoAddressRegOutxD<1>                    4     6     FB4_10  DFF     RESET
FifoAddressRegOutxD<0>                    4     6     FB4_11  DFF     RESET
N_PZ_1058                                 1     2     FB4_12          
uSynchStateMachine/SyncInxSN              0     0     FB4_13  DDFF    RESET
ResetEventCounterxS                       2     3     FB4_14          
N_PZ_1061                                 2     3     FB4_15          

Signal                                    Total Total Loc     Reg     Reg Init
Name                                      Pts   Inps          Use     State
N_PZ_1065                                 1     3     FB4_16          
ActualTimestampxD<7>                      2     9     FB5_1   TFF     RESET
ActualTimestampxD<8>                      2     10    FB5_2   TFF     RESET
ActualTimestampxD<9>                      2     11    FB5_3   TFF     RESET
ActualTimestampxD<6>                      2     8     FB5_4   TFF     RESET
ActualTimestampxD<10>                     2     12    FB5_5   TFF     RESET
MonitorAddressxD<7>                       2     4     FB5_6   DEFF    RESET
ActualTimestampxD<11>                     2     13    FB5_7   TFF     RESET
ActualTimestampxD<12>                     2     14    FB5_8   TFF     RESET
ActualTimestampxD<13>                     2     15    FB5_9   TFF     RESET
uTimestampCounter/DataxDO<15>             2     17    FB5_10  TFF     RESET
ActualTimestampxD<14>                     2     16    FB5_11  TFF     RESET
MonitorTimestampxD<13>                    3     5     FB5_12  DEFF    RESET
MonitorTimestampxD<12>                    3     5     FB5_13  DEFF    RESET
MonitorTimestampxD<11>                    3     5     FB5_14  DEFF    RESET
MonitorTimestampxD<10>                    3     5     FB5_15  DEFF    RESET
MonitorTimestampxD<0>                     3     5     FB5_16  DEFF    RESET
uMonitorStateMachine/StatexDP_FFd2        6     7     FB6_1   TFF     RESET
MonitorAddressxD<9>                       2     4     FB6_2   DEFF    RESET
MonitorTimestampxD<9>                     3     5     FB6_3   DEFF    RESET
MonitorAddressxD<6>                       2     4     FB6_4   DEFF    RESET
MonitorTimestampxD<8>                     3     5     FB6_5   DEFF    RESET
MonitorTimestampxD<7>                     3     5     FB6_6   DEFF    RESET
MonitorTimestampxD<6>                     3     5     FB6_7   DEFF    RESET
MonitorTimestampxD<5>                     3     5     FB6_8   DEFF    RESET
MonitorTimestampxD<4>                     3     5     FB6_9   DEFF    RESET
MonitorTimestampxD<3>                     3     5     FB6_10  DEFF    RESET
MonitorTimestampxD<2>                     3     5     FB6_11  DEFF    RESET
MonitorAddressxD<10>                      2     4     FB6_12  DEFF    RESET
MonitorTimestampxD<1>                     3     5     FB6_13  DEFF    RESET
MonitorAddressxD<5>                       2     4     FB6_14  DEFF    RESET
MonitorTimestampxD<14>                    3     5     FB6_15  DEFF    RESET
MonitorAddressxD<11>                      2     4     FB6_16  DEFF    RESET
MonitorEventReadyxS<1>                    5     9     FB7_1   DFF     RESET
EventReady                                4     7     FB7_2   TFF     RESET
uMergerStateMachine/r_State_FFd2          4     6     FB7_3   DFF     RESET
uMergerStateMachine/r_State_FFd1          3     6     FB7_4   DFF     RESET
MonitorAddressxD<8>                       2     4     FB7_5   DEFF    RESET
uMonitorStateMachine2/StatexDP_FFd1       5     7     FB7_6   TFF     RESET
MonitorSelect                             3     6     FB7_7   TFF     RESET

Signal                                    Total Total Loc     Reg     Reg Init
Name                                      Pts   Inps          Use     State
MonitorEventReadyxS<0>                    5     9     FB7_8   DFF     RESET
MissedEventxS<0>                          3     10    FB7_9   TFF     RESET
uMonitorStateMachine/MissedEventsxDP<2>   3     9     FB7_10  TFF     RESET
uMonitorStateMachine2/MissedEventsxDP<0>  3     7     FB7_11  TFF     RESET
uMonitorStateMachine2/StatexDP_FFd4       7     10    FB7_12  DFF     RESET
uMonitorStateMachine2/StatexDP_FFd3       8     11    FB7_14  TFF     RESET
uMonitorStateMachine/MissedEventsxDP<1>   3     8     FB7_15  TFF     RESET
uMonitorStateMachine/StatexDP_FFd1        5     7     FB7_16  TFF     RESET
uEventCounter/CountxDP<6>                 3     10    FB8_2   TFF     RESET
uEarlyPaketTimer/CountxDP<15>             11    27    FB8_3   TFF     RESET
uEarlyPaketTimer/CountxDP<16>             11    28    FB8_4   TFF     RESET
uEarlyPaketTimer/CountxDP<17>             11    29    FB8_5   TFF     RESET
MonitorAddressxD<4>                       2     4     FB8_6   DEFF    RESET
uEarlyPaketTimer/CountxDP<18>             10    30    FB8_7   DFF     RESET
uEarlyPaketTimer/CountxDP<3>              3     7     FB8_8   TFF     RESET
uEarlyPaketTimer/CountxDP<2>              3     6     FB8_9   TFF     RESET
uEarlyPaketTimer/CountxDP<1>              3     5     FB8_10  TFF     RESET
MonitorAddressxD<12>                      2     4     FB8_11  DEFF    RESET
MonitorAddressxD<3>                       2     4     FB8_12  DEFF    RESET
MonitorAddressxD<13>                      2     4     FB8_13  DEFF    RESET
MonitorAddressxD<2>                       2     4     FB8_14  DEFF    RESET
MonitorAddressxD<14>                      2     4     FB8_15  DEFF    RESET
uEarlyPaketTimer/CountxDP<0>              3     4     FB8_16  DFF     RESET
uMonitorStateMachine/AERREQxSB            1     1     FB9_7   DDFF    RESET
FifoAddressRegOutxD<5>                    4     6     FB9_8   DFF     RESET
FifoAddressRegOutxD<4>                    4     6     FB9_9   DFF     RESET
FifoAddressRegOutxD<14>                   4     6     FB9_10  DFF     RESET
FifoAddressRegOutxD<13>                   4     6     FB9_11  DFF     RESET
FifoAddressRegOutxD<12>                   4     6     FB9_13  DFF     RESET
FifoAddressRegOutxD<9>                    4     6     FB9_14  DFF     RESET
FifoAddressRegOutxD<8>                    4     6     FB9_15  DFF     RESET
FifoAddressRegOutxD<11>                   4     6     FB9_16  DFF     RESET
uSynchStateMachine/SyncInxS               1     1     FB10_2  DDFF    RESET
uMonitorStateMachine2/AERREQxSB           1     1     FB10_7  DDFF    RESET
FifoTimestampRegOutxD<2>                  4     6     FB10_8  DFF     RESET
FifoTimestampRegOutxD<1>                  4     6     FB10_9  DFF     RESET
FifoTimestampRegOutxD<11>                 4     6     FB10_10 DFF     RESET
FifoTimestampRegOutxD<10>                 4     6     FB10_11 DFF     RESET
FifoTimestampRegOutxD<0>                  4     6     FB10_13 DFF     RESET
FifoTimestampRegOutxD<14>                 4     6     FB10_14 DFF     RESET

Signal                                    Total Total Loc     Reg     Reg Init
Name                                      Pts   Inps          Use     State
FifoTimestampRegOutxD<13>                 4     6     FB10_15 DFF     RESET
FifoTimestampRegOutxD<12>                 4     6     FB10_16 DFF     RESET
uEarlyPaketTimer/CountxDP<10>             11    22    FB11_8  TFF     RESET
uEarlyPaketTimer/CountxDP<9>              11    21    FB11_9  TFF     RESET
uEarlyPaketTimer/CountxDP<8>              11    20    FB11_10 TFF     RESET
uEarlyPaketTimer/CountxDP<7>              11    19    FB11_15 TFF     RESET
uEarlyPaketTimer/CountxDP<6>              11    18    FB11_16 TFF     RESET
MonitorTimestampxD2<2>                    3     5     FB12_1  DEFF    RESET
MonitorTimestampxD2<1>                    3     5     FB12_2  DEFF    RESET
MonitorTimestampxD2<14>                   3     5     FB12_3  DEFF    RESET
MonitorTimestampxD2<13>                   3     5     FB12_4  DEFF    RESET
MonitorTimestampxD2<12>                   3     5     FB12_5  DEFF    RESET
MonitorTimestampxD2<11>                   3     5     FB12_6  DEFF    RESET
MonitorTimestampxD2<10>                   3     5     FB12_7  DEFF    RESET
MonitorTimestampxD2<0>                    3     5     FB12_8  DEFF    RESET
MissedEventxS<1>                          3     10    FB12_9  TFF     RESET
uMonitorStateMachine2/MissedEventsxDP<2>  3     9     FB12_10 TFF     RESET
uMonitorStateMachine2/MissedEventsxDP<1>  3     8     FB12_12 TFF     RESET
uMonitorStateMachine2/AERMonitorREQxSBN   0     0     FB12_14 DDFF    RESET
MonitorAddressxD2<0>                      2     4     FB12_15 DEFF    RESET
uMonitorStateMachine2/StatexDP_FFd2       6     7     FB12_16 TFF     RESET
ActualTimestampxD<1>                      2     3     FB13_1  TFF     RESET
MonitorAddressxD2<5>                      2     4     FB13_2  DEFF    RESET
ActualTimestampxD<2>                      2     4     FB13_3  TFF     RESET
MonitorAddressxD2<11>                     2     4     FB13_4  DEFF    RESET
ActualTimestampxD<3>                      2     5     FB13_5  TFF     RESET
MonitorAddressxD2<4>                      2     4     FB13_6  DEFF    RESET
ActualTimestampxD<4>                      2     6     FB13_7  TFF     RESET
ActualTimestampxD<5>                      2     7     FB13_8  TFF     RESET
MonitorTimestampxD2<9>                    3     5     FB13_9  DEFF    RESET
MonitorTimestampxD2<8>                    3     5     FB13_10 DEFF    RESET
MonitorTimestampxD2<7>                    3     5     FB13_11 DEFF    RESET
MonitorTimestampxD2<6>                    3     5     FB13_12 DEFF    RESET
MonitorAddressxD2<12>                     2     4     FB13_13 DEFF    RESET
MonitorTimestampxD2<5>                    3     5     FB13_14 DEFF    RESET
MonitorTimestampxD2<4>                    3     5     FB13_15 DEFF    RESET
MonitorTimestampxD2<3>                    3     5     FB13_16 DEFF    RESET
MonitorAddressxD2<10>                     2     4     FB14_1  DEFF    RESET
MonitorAddressxD2<6>                      2     4     FB14_3  DEFF    RESET
MonitorAddressxD2<9>                      2     4     FB14_5  DEFF    RESET

Signal                                    Total Total Loc     Reg     Reg Init
Name                                      Pts   Inps          Use     State
uEarlyPaketTimer/CountxDP<14>             11    26    FB14_6  TFF     RESET
uEarlyPaketTimer/CountxDP<13>             11    25    FB14_7  TFF     RESET
uEarlyPaketTimer/CountxDP<12>             11    24    FB14_8  TFF     RESET
uEarlyPaketTimer/CountxDP<11>             11    23    FB14_9  TFF     RESET
uEventCounter/CountxDP<5>                 3     9     FB14_10 TFF     RESET
uEventCounter/CountxDP<4>                 3     8     FB14_11 TFF     RESET
uEventCounter/CountxDP<3>                 3     7     FB14_12 TFF     RESET
uEventCounter/CountxDP<2>                 3     6     FB14_13 TFF     RESET
MonitorAddressxD2<7>                      2     4     FB14_14 DEFF    RESET
MonitorAddressxD2<8>                      2     4     FB14_15 DEFF    RESET
uEventCounter/CountxDP<1>                 3     5     FB14_16 TFF     RESET
ActualTimestampxD<0>                      2     2     FB15_1  TFF     RESET
FifoTimestampRegOutxD<9>                  4     6     FB15_2  DFF     RESET
FifoTimestampRegOutxD<8>                  4     6     FB15_3  DFF     RESET
FifoTimestampRegOutxD<7>                  4     6     FB15_4  DFF     RESET
FifoTimestampRegOutxD<6>                  4     6     FB15_5  DFF     RESET
FifoTimestampRegOutxD<5>                  4     6     FB15_6  DFF     RESET
FifoTimestampRegOutxD<4>                  4     6     FB15_7  DFF     RESET
FifoTimestampRegOutxD<3>                  4     6     FB15_8  DFF     RESET
FifoAddressRegOutxD<7>                    4     6     FB15_9  DFF     RESET
FifoAddressRegOutxD<6>                    4     6     FB15_10 DFF     RESET
MonitorAddressxD2<3>                      2     4     FB15_11 DEFF    RESET
MonitorAddressxD2<13>                     2     4     FB15_12 DEFF    RESET
MonitorAddressxD2<2>                      2     4     FB15_13 DEFF    RESET
MonitorAddressxD2<14>                     2     4     FB15_14 DEFF    RESET
MonitorAddressxD2<1>                      2     4     FB15_15 DEFF    RESET
uTimestampCounter/MSbDelayedxDP           2     2     FB15_16 DFF     RESET
uMonitorStateMachine/AERMonitorREQxSBN    0     0     FB16_6  DDFF    RESET
MonitorAddressxD<0>                       2     4     FB16_11 DEFF    RESET
MonitorAddressxD<1>                       2     4     FB16_13 DEFF    RESET

** 40 Inputs **

Signal                                    Loc     Pin   Pin       Pin     I/O      I/O
Name                                              No.   Type      Use     STD      Style
ResetxRBI                                 FB1_3   99    GSR/I/O   I       LVCMOS33 KPR
TriggerModexSI                            FB1_12  96    I/O       I       LVCMOS33 KPR
TimestampTickxSI                          FB1_13  95    I/O       I       LVCMOS33 KPR
FifoInFullxSBI                            FB2_1   1     GTS/I/O   I       LVCMOS33 KPR
HostResetTimestampxSI                     FB3_12  92    I/O       I       LVCMOS33 KPR
RunMonitorxSI                             FB3_14  91    I/O       I       LVCMOS33 KPR
SyncInxAI                                 FB4_13  13    I/O       I       LVCMOS33 KPR
ClockxCI                                  FB5_4   23    GCK/I/O   GCK     LVCMOS33 KPR
AERMonitorAddressxDI<7>                   FB5_6   22    GCK/I/O   I       LVCMOS33 KPR
AERMonitorAddressxDI<9>                   FB6_2   24    CDR/I/O   I       LVCMOS33 KPR
AERMonitorAddressxDI<6>                   FB6_4   27    GCK/I/O   I       LVCMOS33 KPR
AERMonitorAddressxDI<10>                  FB6_12  28    DGE/I/O   I       LVCMOS33 KPR
AERMonitorAddressxDI<5>                   FB6_14  29    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI<11>                  FB6_16  30    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI<8>                   FB7_5   19    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI<4>                   FB8_6   32    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI<12>                  FB8_11  33    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI<3>                   FB8_12  34    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI<13>                  FB8_13  35    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI<2>                   FB8_14  36    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI<14>                  FB8_15  37    I/O       I       LVCMOS33 KPR
AERMonitorREQxABI2                        FB12_14 66    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<0>                  FB12_15 65    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<5>                  FB13_2  53    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<11>                 FB13_4  54    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<4>                  FB13_6  55    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<12>                 FB13_13 56    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<10>                 FB14_1  52    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<6>                  FB14_3  50    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<9>                  FB14_5  49    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<7>                  FB14_14 46    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<8>                  FB14_15 44    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<3>                  FB15_11 58    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<13>                 FB15_12 59    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<2>                  FB15_13 60    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<14>                 FB15_14 61    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI2<1>                  FB15_15 63    I/O       I       LVCMOS33 KPR
AERMonitorREQxABI                         FB16_6  42    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI<0>                   FB16_11 41    I/O       I       LVCMOS33 KPR
AERMonitorAddressxDI<1>                   FB16_13 39    I/O       I       LVCMOS33 KPR

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               19/21
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   56/0
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB1_1        (b)           
(unused)                      0     FB1_2        (b)           
(unused)                      0     FB1_3   99   GSR/I/O I     
(unused)                      0     FB1_4        (b)           
(unused)                      0     FB1_5        (b)           
(unused)                      0     FB1_6   97   I/O           
N_PZ_1055                     1     FB1_7        (b)     (b)               
uSynchStateMachine/DividerxDP<3>
                              8     FB1_8        (b)     (b)               
uSynchStateMachine/DividerxDP<0>
                              8     FB1_9        (b)     (b)               
uSynchStateMachine/StatexDP_FFd4
                              11    FB1_10       (b)     (b)               
uSynchStateMachine/StatexDP_FFd3
                              12    FB1_11       (b)     (b)               
(unused)                      0     FB1_12  96   I/O     I     
(unused)                      0     FB1_13  95   I/O     I     
TimestampMasterxSO            3     FB1_14  94   I/O     O                 
uSynchStateMachine/StatexDP_FFd2
                              11    FB1_15       (b)     (b)               
uSynchStateMachine/StatexDP_FFd1
                              5     FB1_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: HostResetTimestampxSI   8: ResetxRBI                         14: uSynchStateMachine/DividerxDP<3> 
  2: IncxS                   9: TimestampMasterxSO                15: uSynchStateMachine/StatexDP_FFd1 
  3: N_PZ_1055              10: TimestampTickxSI                  16: uSynchStateMachine/StatexDP_FFd2 
  4: N_PZ_1066              11: uSynchStateMachine/DividerxDP<0>  17: uSynchStateMachine/StatexDP_FFd3 
  5: N_PZ_1071              12: uSynchStateMachine/DividerxDP<1>  18: uSynchStateMachine/StatexDP_FFd4 
  6: N_PZ_1102              13: uSynchStateMachine/DividerxDP<2>  19: uSynchStateMachine/SyncInxS 
  7: N_PZ_1175             

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
N_PZ_1055         .......XX............................... 2       
uSynchStateMachine/DividerxDP<3> 
                  XXXX.XX..X..XX.XXXX..................... 13      
uSynchStateMachine/DividerxDP<0> 
                  XX..XX.XXXXX..XXXXX..................... 14      
uSynchStateMachine/StatexDP_FFd4 
                  X.XXX....XXX..XXXXX..................... 12      
uSynchStateMachine/StatexDP_FFd3 
                  X.XXX....XXX..XXXXX..................... 12      
TimestampMasterxSO 
                  ..............XXXX...................... 4       
uSynchStateMachine/StatexDP_FFd2 
                  X.X.X....XXX..XXXXX..................... 11      
uSynchStateMachine/StatexDP_FFd1 
                  X.X.X....X....XXXXX..................... 9       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               36/4
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   55/1
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
N_PZ_1160                     2     FB2_1   1    GTS/I/O I                 
N_PZ_1063                     2     FB2_2        (b)     (b)               
(unused)                      0     FB2_3   2    GTS/I/O       
uEarlyPaketTimer/CountxDP<5>  11    FB2_4        (b)     (b)        +      
FifoDataxDIO<7>               2     FB2_5   3    GTS/I/O O                 
uEarlyPaketTimer/CountxDP<4>  11    FB2_6        (b)     (b)        +      
uEventCounter/CountxDP<7>     4     FB2_7        (b)     (b)        +      
uEventCounter/CountxDP<0>     4     FB2_8        (b)     (b)        +      
uFifoStateMachine/StatexDP_FFd2
                              6     FB2_9        (b)     (b)        +      
uFifoStateMachine/StatexDP_FFd3
                              8     FB2_10       (b)     (b)        +      
uFifoStateMachine/TimestampOverflowxDP
                              4     FB2_11       (b)     (b)        +      
FifoDataxDIO<6>               2     FB2_12  4    GTS/I/O O                 
FifoTimestampRegOutxD<15>     3     FB2_13       (b)     (b)        +      
FifoDataxDIO<5>               2     FB2_14  6    I/O     O                 
FifoDataxDIO<4>               2     FB2_15  7    I/O     O                 
uFifoStateMachine/StatexDP_FFd1
                              3     FB2_16       (b)     (b)        +      

Signals Used by Logic in Function Block
  1: EventReady                 13: N_PZ_1058                      25: uEventCounter/CountxDP<2> 
  2: FifoAddressRegOutxD<4>     14: N_PZ_1065                      26: uEventCounter/CountxDP<3> 
  3: FifoAddressRegOutxD<5>     15: ResetEventCounterxS            27: uEventCounter/CountxDP<4> 
  4: FifoAddressRegOutxD<6>     16: uEarlyPaketTimer/CountxDP<0>   28: uEventCounter/CountxDP<5> 
  5: FifoAddressRegOutxD<7>     17: uEarlyPaketTimer/CountxDP<18>  29: uEventCounter/CountxDP<6> 
  6: FifoInFullxSBI             18: uEarlyPaketTimer/CountxDP<1>   30: uEventCounter/CountxDP<7> 
  7: FifoTimestampRegOutxD<15>  19: uEarlyPaketTimer/CountxDP<2>   31: uFifoStateMachine/StatexDP_FFd1 
  8: FifoTimestampRegOutxD<4>   20: uEarlyPaketTimer/CountxDP<3>   32: uFifoStateMachine/StatexDP_FFd2 
  9: FifoTimestampRegOutxD<5>   21: uEarlyPaketTimer/CountxDP<4>   33: uFifoStateMachine/StatexDP_FFd3 
 10: FifoTimestampRegOutxD<6>   22: uEarlyPaketTimer/CountxDP<5>   34: uFifoStateMachine/TimestampOverflowxDP 
 11: FifoTimestampRegOutxD<7>   23: uEventCounter/CountxDP<0>      35: uTimestampCounter/DataxDO<15> 
 12: N_PZ_1055                  24: uEventCounter/CountxDP<1>      36: uTimestampCounter/MSbDelayedxDP 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
N_PZ_1160         .............X................XXX....... 4       
N_PZ_1063         ..............X.......XXXXXXXX.......... 9       
uEarlyPaketTimer/CountxDP<5> 
                  ...........X..XXXXXXXXXXXXXXXX.......... 17      
FifoDataxDIO<7>   ....X.....X..X.......................... 3       
uEarlyPaketTimer/CountxDP<4> 
                  ...........X..XXXXXXX.XXXXXXXX.......... 16      
uEventCounter/CountxDP<7> 
                  ...........XX.X.......XXXXXXXX.......... 11      
uEventCounter/CountxDP<0> 
                  ...........XX.X.......XXXXXXXX.......... 11      
uFifoStateMachine/StatexDP_FFd2 
                  X....X.....X....X.....XXXXXXXXXXXX...... 16      
uFifoStateMachine/StatexDP_FFd3 
                  X....X.....X....X.....XXXXXXXXXXXX...... 16      
uFifoStateMachine/TimestampOverflowxDP 
                  ...........X..................XXXXXX.... 7       
FifoDataxDIO<6>   ...X.....X...X.......................... 3       
FifoTimestampRegOutxD<15> 
                  ......X....XX.................XXX....... 6       
FifoDataxDIO<5>   ..X.....X....X.......................... 3       
FifoDataxDIO<4>   .X.....X.....X.......................... 3       
uFifoStateMachine/StatexDP_FFd1 
                  ...........X..................XXX....... 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               29/11
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   56/0
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
N_PZ_1066                     1     FB3_1        (b)     (b)               
uMonitorStateMachine/MissedEventsxDP<0>
                              3     FB3_2        (b)     (b)        +      
uMonitorStateMachine/StatexDP_FFd3
                              8     FB3_3        (b)     (b)        +      
uMonitorStateMachine/StatexDP_FFd4
                              7     FB3_4        (b)     (b)        +      
(unused)                      0     FB3_5   93   I/O           
N_PZ_1071                     1     FB3_6        (b)     (b)               
N_PZ_1175                     2     FB3_7        (b)     (b)               
uSynchStateMachine/DividerxDP<2>
                              6     FB3_8        (b)     (b)               
uSynchStateMachine/DividerxDP<4>
                              7     FB3_9        (b)     (b)               
IncxS                         6     FB3_10       (b)     (b)               
uSynchStateMachine/DividerxDP<1>
                              12    FB3_11       (b)     (b)               
(unused)                      0     FB3_12  92   I/O     I     
N_PZ_1102                     4     FB3_13       (b)     (b)               
(unused)                      0     FB3_14  91   I/O     I     
N_PZ_1081                     2     FB3_15       (b)     (b)               
Interrupt0xSB0                1     FB3_16  90   I/O     O                 

Signals Used by Logic in Function Block
  1: FifoInFullxSBI          11: RunMonitorxSI                       21: uSynchStateMachine/DividerxDP<1> 
  2: HostResetTimestampxSI   12: TimestampMasterxSO                  22: uSynchStateMachine/DividerxDP<2> 
  3: IncxS                   13: TimestampTickxSI                    23: uSynchStateMachine/DividerxDP<3> 
  4: MonitorEventReadyxS<0>  14: TriggerModexSI                      24: uSynchStateMachine/DividerxDP<4> 
  5: N_PZ_1055               15: uMonitorStateMachine/AERREQxSB      25: uSynchStateMachine/StatexDP_FFd1 
  6: N_PZ_1066               16: uMonitorStateMachine/StatexDP_FFd1  26: uSynchStateMachine/StatexDP_FFd2 
  7: N_PZ_1071               17: uMonitorStateMachine/StatexDP_FFd2  27: uSynchStateMachine/StatexDP_FFd3 
  8: N_PZ_1102               18: uMonitorStateMachine/StatexDP_FFd3  28: uSynchStateMachine/StatexDP_FFd4 
  9: N_PZ_1175               19: uMonitorStateMachine/StatexDP_FFd4  29: uSynchStateMachine/SyncInxS 
 10: ResetxRBI               20: uSynchStateMachine/DividerxDP<0>   

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
N_PZ_1066         ...................XX................... 2       
uMonitorStateMachine/MissedEventsxDP<0> 
                  X...X.........XXXXX..................... 7       
uMonitorStateMachine/StatexDP_FFd3 
                  X..XX.....XX.XXXXXX..................... 11      
uMonitorStateMachine/StatexDP_FFd4 
                  X...X.....XX.XXXXXX..................... 10      
N_PZ_1071         .....................XXX................ 3       
N_PZ_1175         .XX.X.......X........................... 4       
uSynchStateMachine/DividerxDP<2> 
                  .....XXXX............X...XXXX........... 9       
uSynchStateMachine/DividerxDP<4> 
                  .....X.XX............XXX.XXXX........... 10      
IncxS             ............X......XXXXXXXXX............ 10      
uSynchStateMachine/DividerxDP<1> 
                  .XX...XX.X.XX......XX....XXXX........... 13      
N_PZ_1102         .XX.X.......X...........XXXXX........... 9       
N_PZ_1081         ........................XXXX............ 4       
Interrupt0xSB0    ........................XXXX............ 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               27/13
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   34/22
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
FifoDataxDIO<3>               2     FB4_1   8    I/O     O                 
FifoDataxDIO<2>               2     FB4_2   9    I/O     O                 
FifoDataxDIO<1>               2     FB4_3   10   I/O     O                 
FifoAddressRegOutxD<10>       4     FB4_4        (b)     (b)        +      
FifoDataxDIO<0>               2     FB4_5   11   I/O     O                 
FifoWritexEBO                 2     FB4_6   12   I/O     O                 
FifoAddressRegOutxD<15>       3     FB4_7        (b)     (b)        +      
FifoAddressRegOutxD<3>        4     FB4_8        (b)     (b)        +      
FifoAddressRegOutxD<2>        4     FB4_9        (b)     (b)        +      
FifoAddressRegOutxD<1>        4     FB4_10       (b)     (b)        +      
FifoAddressRegOutxD<0>        4     FB4_11       (b)     (b)        +      
N_PZ_1058                     1     FB4_12       (b)     (b)               
uSynchStateMachine/SyncInxSN  0     FB4_13  13   I/O     I                 
ResetEventCounterxS           2     FB4_14       (b)     (b)               
N_PZ_1061                     2     FB4_15       (b)     (b)               
N_PZ_1065                     1     FB4_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: FifoAddressRegOutxD<0>    10: FifoTimestampRegOutxD<3>  19: MonitorAddressxD<2> 
  2: FifoAddressRegOutxD<10>   11: MonitorAddressxD2<0>      20: MonitorAddressxD<3> 
  3: FifoAddressRegOutxD<15>   12: MonitorAddressxD2<10>     21: MonitorSelect 
  4: FifoAddressRegOutxD<1>    13: MonitorAddressxD2<1>      22: N_PZ_1055 
  5: FifoAddressRegOutxD<2>    14: MonitorAddressxD2<2>      23: N_PZ_1058 
  6: FifoAddressRegOutxD<3>    15: MonitorAddressxD2<3>      24: N_PZ_1065 
  7: FifoTimestampRegOutxD<0>  16: MonitorAddressxD<0>       25: uFifoStateMachine/StatexDP_FFd1 
  8: FifoTimestampRegOutxD<1>  17: MonitorAddressxD<10>      26: uFifoStateMachine/StatexDP_FFd2 
  9: FifoTimestampRegOutxD<2>  18: MonitorAddressxD<1>       27: uFifoStateMachine/StatexDP_FFd3 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
FifoDataxDIO<3>   .....X...X.............X................ 3       
FifoDataxDIO<2>   ....X...X..............X................ 3       
FifoDataxDIO<1>   ...X...X...............X................ 3       
FifoAddressRegOutxD<10> 
                  .X.........X....X...XXX................. 6       
FifoDataxDIO<0>   X.....X................X................ 3       
FifoWritexEBO     .......................XXXX............. 4       
FifoAddressRegOutxD<15> 
                  ..X.................XXX................. 4       
FifoAddressRegOutxD<3> 
                  .....X........X....XXXX................. 6       
FifoAddressRegOutxD<2> 
                  ....X........X....X.XXX................. 6       
FifoAddressRegOutxD<1> 
                  ...X........X....X..XXX................. 6       
FifoAddressRegOutxD<0> 
                  X.........X....X....XXX................. 6       
N_PZ_1058         .........................XX............. 2       
ResetEventCounterxS 
                  ........................XXX............. 3       
N_PZ_1061         ........................XXX............. 3       
N_PZ_1065         ........................XXX............. 3       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB5  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               21/19
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   28/28
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
ActualTimestampxD<7>          2     FB5_1        (b)     (b)        +      
ActualTimestampxD<8>          2     FB5_2        (b)     (b)        +      
ActualTimestampxD<9>          2     FB5_3        (b)     (b)        +      
ActualTimestampxD<6>          2     FB5_4   23   GCK/I/O GCK        +      
ActualTimestampxD<10>         2     FB5_5        (b)     (b)        +      
MonitorAddressxD<7>           2     FB5_6   22   GCK/I/O I                 
ActualTimestampxD<11>         2     FB5_7        (b)     (b)        +      
ActualTimestampxD<12>         2     FB5_8        (b)     (b)        +      
ActualTimestampxD<13>         2     FB5_9        (b)     (b)        +      
uTimestampCounter/DataxDO<15> 2     FB5_10       (b)     (b)        +      
ActualTimestampxD<14>         2     FB5_11       (b)     (b)        +      
MonitorTimestampxD<13>        3     FB5_12       (b)     (b)               
MonitorTimestampxD<12>        3     FB5_13       (b)     (b)               
MonitorTimestampxD<11>        3     FB5_14       (b)     (b)               
MonitorTimestampxD<10>        3     FB5_15       (b)     (b)               
MonitorTimestampxD<0>         3     FB5_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: ActualTimestampxD<0>    8: ActualTimestampxD<2>  15: ActualTimestampxD<9> 
  2: ActualTimestampxD<10>   9: ActualTimestampxD<3>  16: IncxS 
  3: ActualTimestampxD<11>  10: ActualTimestampxD<4>  17: N_PZ_1055 
  4: ActualTimestampxD<12>  11: ActualTimestampxD<5>  18: N_PZ_1081 
  5: ActualTimestampxD<13>  12: ActualTimestampxD<6>  19: uMonitorStateMachine/StatexDP_FFd1 
  6: ActualTimestampxD<14>  13: ActualTimestampxD<7>  20: uMonitorStateMachine/StatexDP_FFd2 
  7: ActualTimestampxD<1>   14: ActualTimestampxD<8>  21: uMonitorStateMachine/StatexDP_FFd3 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
ActualTimestampxD<7> 
                  X.....XXXXXX...X.X...................... 9       
ActualTimestampxD<8> 
                  X.....XXXXXXX..X.X...................... 10      
ActualTimestampxD<9> 
                  X.....XXXXXXXX.X.X...................... 11      
ActualTimestampxD<6> 
                  X.....XXXXX....X.X...................... 8       
ActualTimestampxD<10> 
                  X.....XXXXXXXXXX.X...................... 12      
ActualTimestampxD<11> 
                  XX....XXXXXXXXXX.X...................... 13      
ActualTimestampxD<12> 
                  XXX...XXXXXXXXXX.X...................... 14      
ActualTimestampxD<13> 
                  XXXX..XXXXXXXXXX.X...................... 15      
uTimestampCounter/DataxDO<15> 
                  XXXXXXXXXXXXXXXX.X...................... 17      
ActualTimestampxD<14> 
                  XXXXX.XXXXXXXXXX.X...................... 16      
MonitorTimestampxD<13> 
                  ....X...........X.XXX................... 5       
MonitorTimestampxD<12> 
                  ...X............X.XXX................... 5       
MonitorTimestampxD<11> 
                  ..X.............X.XXX................... 5       
MonitorTimestampxD<10> 
                  .X..............X.XXX................... 5       
MonitorTimestampxD<0> 
                  X...............X.XXX................... 5       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB6  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               17/23
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   30/26
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
uMonitorStateMachine/StatexDP_FFd2
                              6     FB6_1        (b)     (b)        +      
MonitorAddressxD<9>           2     FB6_2   24   CDR/I/O I          +      
MonitorTimestampxD<9>         3     FB6_3        (b)     (b)        +      
MonitorAddressxD<6>           2     FB6_4   27   GCK/I/O I          +      
MonitorTimestampxD<8>         3     FB6_5        (b)     (b)        +      
MonitorTimestampxD<7>         3     FB6_6        (b)     (b)        +      
MonitorTimestampxD<6>         3     FB6_7        (b)     (b)        +      
MonitorTimestampxD<5>         3     FB6_8        (b)     (b)        +      
MonitorTimestampxD<4>         3     FB6_9        (b)     (b)        +      
MonitorTimestampxD<3>         3     FB6_10       (b)     (b)        +      
MonitorTimestampxD<2>         3     FB6_11       (b)     (b)        +      
MonitorAddressxD<10>          2     FB6_12  28   DGE/I/O I          +      
MonitorTimestampxD<1>         3     FB6_13       (b)     (b)        +      
MonitorAddressxD<5>           2     FB6_14  29   I/O     I          +      
MonitorTimestampxD<14>        3     FB6_15       (b)     (b)        +      
MonitorAddressxD<11>          2     FB6_16  30   I/O     I          +      

Signals Used by Logic in Function Block
  1: ActualTimestampxD<14>   7: ActualTimestampxD<6>  13: uMonitorStateMachine/AERREQxSB 
  2: ActualTimestampxD<1>    8: ActualTimestampxD<7>  14: uMonitorStateMachine/StatexDP_FFd1 
  3: ActualTimestampxD<2>    9: ActualTimestampxD<8>  15: uMonitorStateMachine/StatexDP_FFd2 
  4: ActualTimestampxD<3>   10: ActualTimestampxD<9>  16: uMonitorStateMachine/StatexDP_FFd3 
  5: ActualTimestampxD<4>   11: FifoInFullxSBI        17: uMonitorStateMachine/StatexDP_FFd4 
  6: ActualTimestampxD<5>   12: N_PZ_1055            

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
uMonitorStateMachine/StatexDP_FFd2 
                  ..........XXXXXXX....................... 7       
MonitorTimestampxD<9> 
                  .........X.X.XXX........................ 5       
MonitorTimestampxD<8> 
                  ........X..X.XXX........................ 5       
MonitorTimestampxD<7> 
                  .......X...X.XXX........................ 5       
MonitorTimestampxD<6> 
                  ......X....X.XXX........................ 5       
MonitorTimestampxD<5> 
                  .....X.....X.XXX........................ 5       
MonitorTimestampxD<4> 
                  ....X......X.XXX........................ 5       
MonitorTimestampxD<3> 
                  ...X.......X.XXX........................ 5       
MonitorTimestampxD<2> 
                  ..X........X.XXX........................ 5       
MonitorTimestampxD<1> 
                  .X.........X.XXX........................ 5       
MonitorTimestampxD<14> 
                  X..........X.XXX........................ 5       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB7  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               35/5
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   53/3
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
MonitorEventReadyxS<1>        5     FB7_1        (b)     (b)        +      
EventReady                    4     FB7_2        (b)     (b)        +      
uMergerStateMachine/r_State_FFd2
                              4     FB7_3        (b)     (b)        +      
uMergerStateMachine/r_State_FFd1
                              3     FB7_4        (b)     (b)        +      
MonitorAddressxD<8>           2     FB7_5   19   I/O     I          +      
uMonitorStateMachine2/StatexDP_FFd1
                              5     FB7_6   18   I/O     (b)        +      
MonitorSelect                 3     FB7_7        (b)     (b)        +      
MonitorEventReadyxS<0>        5     FB7_8        (b)     (b)        +      
MissedEventxS<0>              3     FB7_9        (b)     (b)        +      
uMonitorStateMachine/MissedEventsxDP<2>
                              3     FB7_10       (b)     (b)        +      
uMonitorStateMachine2/MissedEventsxDP<0>
                              3     FB7_11  17   I/O     (b)        +      
uMonitorStateMachine2/StatexDP_FFd4
                              7     FB7_12  16   I/O     (b)        +      
SynchOutxSO                   6     FB7_13  15   I/O     O                 
uMonitorStateMachine2/StatexDP_FFd3
                              8     FB7_14  14   I/O     (b)        +      
uMonitorStateMachine/MissedEventsxDP<1>
                              3     FB7_15       (b)     (b)        +      
uMonitorStateMachine/StatexDP_FFd1
                              5     FB7_16       (b)     (b)        +      

Signals Used by Logic in Function Block
  1: EventReady                        13: uMergerStateMachine/r_State_FFd2         25: uMonitorStateMachine2/StatexDP_FFd3 
  2: FifoInFullxSBI                    14: uMonitorStateMachine/AERREQxSB           26: uMonitorStateMachine2/StatexDP_FFd4 
  3: MonitorEventReadyxS<0>            15: uMonitorStateMachine/MissedEventsxDP<0>  27: uSynchStateMachine/DividerxDP<0> 
  4: MonitorEventReadyxS<1>            16: uMonitorStateMachine/MissedEventsxDP<1>  28: uSynchStateMachine/DividerxDP<1> 
  5: MonitorSelect                     17: uMonitorStateMachine/MissedEventsxDP<2>  29: uSynchStateMachine/DividerxDP<2> 
  6: N_PZ_1055                         18: uMonitorStateMachine/StatexDP_FFd1       30: uSynchStateMachine/DividerxDP<3> 
  7: N_PZ_1058                         19: uMonitorStateMachine/StatexDP_FFd2       31: uSynchStateMachine/DividerxDP<4> 
  8: RunMonitorxSI                     20: uMonitorStateMachine/StatexDP_FFd3       32: uSynchStateMachine/StatexDP_FFd1 
  9: SyncInxAI                         21: uMonitorStateMachine/StatexDP_FFd4       33: uSynchStateMachine/StatexDP_FFd2 
 10: TimestampMasterxSO                22: uMonitorStateMachine2/AERREQxSB          34: uSynchStateMachine/StatexDP_FFd3 
 11: TriggerModexSI                    23: uMonitorStateMachine2/StatexDP_FFd1      35: uSynchStateMachine/StatexDP_FFd4 
 12: uMergerStateMachine/r_State_FFd1  24: uMonitorStateMachine2/StatexDP_FFd2     

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
MonitorEventReadyxS<1> 
                  ...XXXX....XX.........XXX............... 9       
EventReady        X..XXXX....XX........................... 7       
uMergerStateMachine/r_State_FFd2 
                  ...XXXX....XX........................... 6       
uMergerStateMachine/r_State_FFd1 
                  ..XXXX.....XX........................... 6       
uMonitorStateMachine2/StatexDP_FFd1 
                  .X...X...............XXXXX.............. 7       
MonitorSelect     ..XXXX.....XX........................... 6       
MonitorEventReadyxS<0> 
                  ..X.XXX....XX....XXX.................... 9       
MissedEventxS<0>  .X...X.......XXXXXXXX................... 10      
uMonitorStateMachine/MissedEventsxDP<2> 
                  .X...X.......XXX.XXXX................... 9       
uMonitorStateMachine2/MissedEventsxDP<0> 
                  .X...X...............XXXXX.............. 7       
uMonitorStateMachine2/StatexDP_FFd4 
                  .X...X.X.XX..........XXXXX.............. 10      
SynchOutxSO       ........X.................XXXXXXXXX..... 10      
uMonitorStateMachine2/StatexDP_FFd3 
                  .X.X.X.X.XX..........XXXXX.............. 11      
uMonitorStateMachine/MissedEventsxDP<1> 
                  .X...X.......XX..XXXX................... 8       
uMonitorStateMachine/StatexDP_FFd1 
                  .X...X.......X...XXXX................... 7       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB8  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               34/6
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   56/0
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB8_1        (b)           
uEventCounter/CountxDP<6>     3     FB8_2        (b)     (b)        +      
uEarlyPaketTimer/CountxDP<15> 11    FB8_3        (b)     (b)        +      
uEarlyPaketTimer/CountxDP<16> 11    FB8_4        (b)     (b)        +      
uEarlyPaketTimer/CountxDP<17> 11    FB8_5        (b)     (b)        +      
MonitorAddressxD<4>           2     FB8_6   32   I/O     I          +      
uEarlyPaketTimer/CountxDP<18> 10    FB8_7        (b)     (b)        +      
uEarlyPaketTimer/CountxDP<3>  3     FB8_8        (b)     (b)        +      
uEarlyPaketTimer/CountxDP<2>  3     FB8_9        (b)     (b)        +      
uEarlyPaketTimer/CountxDP<1>  3     FB8_10       (b)     (b)        +      
MonitorAddressxD<12>          2     FB8_11  33   I/O     I          +      
MonitorAddressxD<3>           2     FB8_12  34   I/O     I          +      
MonitorAddressxD<13>          2     FB8_13  35   I/O     I          +      
MonitorAddressxD<2>           2     FB8_14  36   I/O     I          +      
MonitorAddressxD<14>          2     FB8_15  37   I/O     I          +      
uEarlyPaketTimer/CountxDP<0>  3     FB8_16       (b)     (b)        +      

Signals Used by Logic in Function Block
  1: N_PZ_1055                      13: uEarlyPaketTimer/CountxDP<17>  24: uEventCounter/CountxDP<0> 
  2: N_PZ_1058                      14: uEarlyPaketTimer/CountxDP<18>  25: uEventCounter/CountxDP<1> 
  3: N_PZ_1063                      15: uEarlyPaketTimer/CountxDP<1>   26: uEventCounter/CountxDP<2> 
  4: ResetEventCounterxS            16: uEarlyPaketTimer/CountxDP<2>   27: uEventCounter/CountxDP<3> 
  5: uEarlyPaketTimer/CountxDP<0>   17: uEarlyPaketTimer/CountxDP<3>   28: uEventCounter/CountxDP<4> 
  6: uEarlyPaketTimer/CountxDP<10>  18: uEarlyPaketTimer/CountxDP<4>   29: uEventCounter/CountxDP<5> 
  7: uEarlyPaketTimer/CountxDP<11>  19: uEarlyPaketTimer/CountxDP<5>   30: uEventCounter/CountxDP<6> 
  8: uEarlyPaketTimer/CountxDP<12>  20: uEarlyPaketTimer/CountxDP<6>   31: uEventCounter/CountxDP<7> 
  9: uEarlyPaketTimer/CountxDP<13>  21: uEarlyPaketTimer/CountxDP<7>   32: uMonitorStateMachine/StatexDP_FFd1 
 10: uEarlyPaketTimer/CountxDP<14>  22: uEarlyPaketTimer/CountxDP<8>   33: uMonitorStateMachine/StatexDP_FFd2 
 11: uEarlyPaketTimer/CountxDP<15>  23: uEarlyPaketTimer/CountxDP<9>   34: uMonitorStateMachine/StatexDP_FFd3 
 12: uEarlyPaketTimer/CountxDP<16> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
uEventCounter/CountxDP<6> 
                  XX.X...................XXXXXXX.......... 10      
uEarlyPaketTimer/CountxDP<15> 
                  X..XXXXXXXX..XXXXXXXXXXXXXXXXXX......... 27      
uEarlyPaketTimer/CountxDP<16> 
                  X..XXXXXXXXX.XXXXXXXXXXXXXXXXXX......... 28      
uEarlyPaketTimer/CountxDP<17> 
                  X..XXXXXXXXXXXXXXXXXXXXXXXXXXXX......... 29      
uEarlyPaketTimer/CountxDP<18> 
                  X.XXXXXXXXXXXXXXXXXXXXXXXXXXXXX......... 30      
uEarlyPaketTimer/CountxDP<3> 
                  X.X.X........XXXX....................... 7       
uEarlyPaketTimer/CountxDP<2> 
                  X.X.X........XXX........................ 6       
uEarlyPaketTimer/CountxDP<1> 
                  X.X.X........XX......................... 5       
uEarlyPaketTimer/CountxDP<0> 
                  X.X.X........X.......................... 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB9  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               37/3
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   36/20
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
FifoDataxDIO<11>              2     FB9_1   78   I/O     O                 
FifoDataxDIO<10>              2     FB9_2   79   I/O     O                 
(unused)                      0     FB9_3        (b)           
FifoDataxDIO<9>               2     FB9_4   80   I/O     O                 
(unused)                      0     FB9_5        (b)           
FifoDataxDIO<8>               2     FB9_6   81   I/O     O                 
uMonitorStateMachine/AERREQxSB
                              1     FB9_7        (b)     (b)               
FifoAddressRegOutxD<5>        4     FB9_8        (b)     (b)        +      
FifoAddressRegOutxD<4>        4     FB9_9        (b)     (b)        +      
FifoAddressRegOutxD<14>       4     FB9_10       (b)     (b)        +      
FifoAddressRegOutxD<13>       4     FB9_11       (b)     (b)        +      
FifoPktEndxSBO                2     FB9_12  82   I/O     O                 
FifoAddressRegOutxD<12>       4     FB9_13       (b)     (b)        +      
FifoAddressRegOutxD<9>        4     FB9_14       (b)     (b)        +      
FifoAddressRegOutxD<8>        4     FB9_15       (b)     (b)        +      
FifoAddressRegOutxD<11>       4     FB9_16       (b)     (b)        +      

Signals Used by Logic in Function Block
  1: FifoAddressRegOutxD<10>    14: MonitorAddressxD2<11>  26: MonitorAddressxD<4> 
  2: FifoAddressRegOutxD<11>    15: MonitorAddressxD2<12>  27: MonitorAddressxD<5> 
  3: FifoAddressRegOutxD<12>    16: MonitorAddressxD2<13>  28: MonitorAddressxD<8> 
  4: FifoAddressRegOutxD<13>    17: MonitorAddressxD2<14>  29: MonitorAddressxD<9> 
  5: FifoAddressRegOutxD<14>    18: MonitorAddressxD2<4>   30: MonitorSelect 
  6: FifoAddressRegOutxD<4>     19: MonitorAddressxD2<5>   31: N_PZ_1055 
  7: FifoAddressRegOutxD<5>     20: MonitorAddressxD2<8>   32: N_PZ_1058 
  8: FifoAddressRegOutxD<8>     21: MonitorAddressxD2<9>   33: N_PZ_1065 
  9: FifoAddressRegOutxD<9>     22: MonitorAddressxD<11>   34: uFifoStateMachine/StatexDP_FFd1 
 10: FifoTimestampRegOutxD<10>  23: MonitorAddressxD<12>   35: uFifoStateMachine/StatexDP_FFd2 
 11: FifoTimestampRegOutxD<11>  24: MonitorAddressxD<13>   36: uFifoStateMachine/StatexDP_FFd3 
 12: FifoTimestampRegOutxD<8>   25: MonitorAddressxD<14>   37: uMonitorStateMachine/AERMonitorREQxSBN 
 13: FifoTimestampRegOutxD<9>  

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
FifoDataxDIO<11>  .X........X.....................X....... 3       
FifoDataxDIO<10>  X........X......................X....... 3       
FifoDataxDIO<9>   ........X...X...................X....... 3       
FifoDataxDIO<8>   .......X...X....................X....... 3       
uMonitorStateMachine/AERREQxSB 
                  ....................................X... 1       
FifoAddressRegOutxD<5> 
                  ......X...........X.......X..XXX........ 6       
FifoAddressRegOutxD<4> 
                  .....X...........X.......X...XXX........ 6       
FifoAddressRegOutxD<14> 
                  ....X...........X.......X....XXX........ 6       
FifoAddressRegOutxD<13> 
                  ...X...........X.......X.....XXX........ 6       
FifoPktEndxSBO    .................................XXX.... 3       
FifoAddressRegOutxD<12> 
                  ..X...........X.......X......XXX........ 6       
FifoAddressRegOutxD<9> 
                  ........X...........X.......XXXX........ 6       
FifoAddressRegOutxD<8> 
                  .......X...........X.......X.XXX........ 6       
FifoAddressRegOutxD<11> 
                  .X...........X.......X.......XXX........ 6       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB10 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               37/3
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   36/20
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB10_1  77   I/O           
uSynchStateMachine/SyncInxS   1     FB10_2  76   I/O     (b)               
LEDxSO                        3     FB10_3  74   I/O     O                 
FifoReadxEBO                  0     FB10_4  73   I/O     O                 
FifoDataxDIO<12>              2     FB10_5  72   I/O     O                 
FifoDataxDIO<13>              2     FB10_6  71   I/O     O                 
uMonitorStateMachine2/AERREQxSB
                              1     FB10_7       (b)     (b)               
FifoTimestampRegOutxD<2>      4     FB10_8       (b)     (b)        +      
FifoTimestampRegOutxD<1>      4     FB10_9       (b)     (b)        +      
FifoTimestampRegOutxD<11>     4     FB10_10      (b)     (b)        +      
FifoTimestampRegOutxD<10>     4     FB10_11      (b)     (b)        +      
FifoDataxDIO<14>              2     FB10_12 70   I/O     O                 
FifoTimestampRegOutxD<0>      4     FB10_13      (b)     (b)        +      
FifoTimestampRegOutxD<14>     4     FB10_14      (b)     (b)        +      
FifoTimestampRegOutxD<13>     4     FB10_15      (b)     (b)        +      
FifoTimestampRegOutxD<12>     4     FB10_16      (b)     (b)        +      

Signals Used by Logic in Function Block
  1: FifoAddressRegOutxD<12>    14: MonitorTimestampxD2<10>  26: MonitorTimestampxD<14> 
  2: FifoAddressRegOutxD<13>    15: MonitorTimestampxD2<11>  27: MonitorTimestampxD<1> 
  3: FifoAddressRegOutxD<14>    16: MonitorTimestampxD2<12>  28: MonitorTimestampxD<2> 
  4: FifoTimestampRegOutxD<0>   17: MonitorTimestampxD2<13>  29: N_PZ_1055 
  5: FifoTimestampRegOutxD<10>  18: MonitorTimestampxD2<14>  30: N_PZ_1061 
  6: FifoTimestampRegOutxD<11>  19: MonitorTimestampxD2<1>   31: N_PZ_1065 
  7: FifoTimestampRegOutxD<12>  20: MonitorTimestampxD2<2>   32: uMonitorStateMachine2/AERMonitorREQxSBN 
  8: FifoTimestampRegOutxD<13>  21: MonitorTimestampxD<0>    33: uSynchStateMachine/StatexDP_FFd1 
  9: FifoTimestampRegOutxD<14>  22: MonitorTimestampxD<10>   34: uSynchStateMachine/StatexDP_FFd2 
 10: FifoTimestampRegOutxD<1>   23: MonitorTimestampxD<11>   35: uSynchStateMachine/StatexDP_FFd3 
 11: FifoTimestampRegOutxD<2>   24: MonitorTimestampxD<12>   36: uSynchStateMachine/StatexDP_FFd4 
 12: MonitorSelect              25: MonitorTimestampxD<13>   37: uSynchStateMachine/SyncInxSN 
 13: MonitorTimestampxD2<0>    

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
uSynchStateMachine/SyncInxS 
                  ....................................X... 1       
LEDxSO            ................................XXXX.... 4       
FifoReadxEBO      ........................................ 0       
FifoDataxDIO<12>  X.....X.......................X......... 3       
FifoDataxDIO<13>  .X.....X......................X......... 3       
uMonitorStateMachine2/AERREQxSB 
                  ...............................X........ 1       
FifoTimestampRegOutxD<2> 
                  ..........XX.......X.......XXX.......... 6       
FifoTimestampRegOutxD<1> 
                  .........X.X......X.......X.XX.......... 6       
FifoTimestampRegOutxD<11> 
                  .....X.....X..X.......X.....XX.......... 6       
FifoTimestampRegOutxD<10> 
                  ....X......X.X.......X......XX.......... 6       
FifoDataxDIO<14>  ..X.....X.....................X......... 3       
FifoTimestampRegOutxD<0> 
                  ...X.......XX.......X.......XX.......... 6       
FifoTimestampRegOutxD<14> 
                  ........X..X.....X.......X..XX.......... 6       
FifoTimestampRegOutxD<13> 
                  .......X...X....X.......X...XX.......... 6       
FifoTimestampRegOutxD<12> 
                  ......X....X...X.......X....XX.......... 6       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB11 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               28/12
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   55/1
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB11_1       (b)           
(unused)                      0     FB11_2       (b)           
(unused)                      0     FB11_3       (b)           
(unused)                      0     FB11_4       (b)           
(unused)                      0     FB11_5       (b)           
(unused)                      0     FB11_6       (b)           
(unused)                      0     FB11_7       (b)           
uEarlyPaketTimer/CountxDP<10> 11    FB11_8       (b)     (b)        +      
uEarlyPaketTimer/CountxDP<9>  11    FB11_9       (b)     (b)        +      
uEarlyPaketTimer/CountxDP<8>  11    FB11_10      (b)     (b)        +      
FifoAddressxDO<1>             3     FB11_11 85   I/O     O                 
FifoAddressxDO<0>             0     FB11_12 86   I/O     O                 
FifoOutputEnablexEBO          0     FB11_13 87   I/O     O                 
Interrupt1xSB0                1     FB11_14 89   I/O     O                 
uEarlyPaketTimer/CountxDP<7>  11    FB11_15      (b)     (b)        +      
uEarlyPaketTimer/CountxDP<6>  11    FB11_16      (b)     (b)        +      

Signals Used by Logic in Function Block
  1: FifoInFullxSBI                 11: uEarlyPaketTimer/CountxDP<3>  20: uEventCounter/CountxDP<2> 
  2: MissedEventxS<0>               12: uEarlyPaketTimer/CountxDP<4>  21: uEventCounter/CountxDP<3> 
  3: MissedEventxS<1>               13: uEarlyPaketTimer/CountxDP<5>  22: uEventCounter/CountxDP<4> 
  4: N_PZ_1055                      14: uEarlyPaketTimer/CountxDP<6>  23: uEventCounter/CountxDP<5> 
  5: ResetEventCounterxS            15: uEarlyPaketTimer/CountxDP<7>  24: uEventCounter/CountxDP<6> 
  6: uEarlyPaketTimer/CountxDP<0>   16: uEarlyPaketTimer/CountxDP<8>  25: uEventCounter/CountxDP<7> 
  7: uEarlyPaketTimer/CountxDP<10>  17: uEarlyPaketTimer/CountxDP<9>  26: uFifoStateMachine/StatexDP_FFd1 
  8: uEarlyPaketTimer/CountxDP<18>  18: uEventCounter/CountxDP<0>     27: uFifoStateMachine/StatexDP_FFd2 
  9: uEarlyPaketTimer/CountxDP<1>   19: uEventCounter/CountxDP<1>     28: uFifoStateMachine/StatexDP_FFd3 
 10: uEarlyPaketTimer/CountxDP<2>  

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
uEarlyPaketTimer/CountxDP<10> 
                  ...XXXXXXXXXXXXXXXXXXXXXX............... 22      
uEarlyPaketTimer/CountxDP<9> 
                  ...XXX.XXXXXXXXXXXXXXXXXX............... 21      
uEarlyPaketTimer/CountxDP<8> 
                  ...XXX.XXXXXXXXX.XXXXXXXX............... 20      
FifoAddressxDO<1> 
                  X......X.........XXXXXXXXXXX............ 13      
FifoAddressxDO<0> 
                  ........................................ 0       
FifoOutputEnablexEBO 
                  ........................................ 0       
Interrupt1xSB0    .XX..................................... 2       
uEarlyPaketTimer/CountxDP<7> 
                  ...XXX.XXXXXXXX..XXXXXXXX............... 19      
uEarlyPaketTimer/CountxDP<6> 
                  ...XXX.XXXXXXX...XXXXXXXX............... 18      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB12 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               21/19
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   33/23
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
MonitorTimestampxD2<2>        3     FB12_1       (b)     (b)        +      
MonitorTimestampxD2<1>        3     FB12_2       (b)     (b)        +      
MonitorTimestampxD2<14>       3     FB12_3       (b)     (b)        +      
MonitorTimestampxD2<13>       3     FB12_4       (b)     (b)        +      
MonitorTimestampxD2<12>       3     FB12_5       (b)     (b)        +      
MonitorTimestampxD2<11>       3     FB12_6       (b)     (b)        +      
MonitorTimestampxD2<10>       3     FB12_7       (b)     (b)        +      
MonitorTimestampxD2<0>        3     FB12_8       (b)     (b)        +      
MissedEventxS<1>              3     FB12_9       (b)     (b)        +      
uMonitorStateMachine2/MissedEventsxDP<2>
                              3     FB12_10      (b)     (b)        +      
FifoDataxDIO<15>              2     FB12_11 68   I/O     O                 
uMonitorStateMachine2/MissedEventsxDP<1>
                              3     FB12_12      (b)     (b)        +      
AERMonitorACKxSBO2            4     FB12_13 67   I/O     O                 
uMonitorStateMachine2/AERMonitorREQxSBN
                              0     FB12_14 66   I/O     I                 
MonitorAddressxD2<0>          2     FB12_15 65   I/O     I          +      
uMonitorStateMachine2/StatexDP_FFd2
                              6     FB12_16      (b)     (b)        +      

Signals Used by Logic in Function Block
  1: ActualTimestampxD<0>    8: ActualTimestampxD<2>             15: uMonitorStateMachine2/MissedEventsxDP<0> 
  2: ActualTimestampxD<10>   9: FifoAddressRegOutxD<15>          16: uMonitorStateMachine2/MissedEventsxDP<1> 
  3: ActualTimestampxD<11>  10: FifoInFullxSBI                   17: uMonitorStateMachine2/MissedEventsxDP<2> 
  4: ActualTimestampxD<12>  11: FifoTimestampRegOutxD<15>        18: uMonitorStateMachine2/StatexDP_FFd1 
  5: ActualTimestampxD<13>  12: N_PZ_1055                        19: uMonitorStateMachine2/StatexDP_FFd2 
  6: ActualTimestampxD<14>  13: N_PZ_1065                        20: uMonitorStateMachine2/StatexDP_FFd3 
  7: ActualTimestampxD<1>   14: uMonitorStateMachine2/AERREQxSB  21: uMonitorStateMachine2/StatexDP_FFd4 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
MonitorTimestampxD2<2> 
                  .......X...X.....XXX.................... 5       
MonitorTimestampxD2<1> 
                  ......X....X.....XXX.................... 5       
MonitorTimestampxD2<14> 
                  .....X.....X.....XXX.................... 5       
MonitorTimestampxD2<13> 
                  ....X......X.....XXX.................... 5       
MonitorTimestampxD2<12> 
                  ...X.......X.....XXX.................... 5       
MonitorTimestampxD2<11> 
                  ..X........X.....XXX.................... 5       
MonitorTimestampxD2<10> 
                  .X.........X.....XXX.................... 5       
MonitorTimestampxD2<0> 
                  X..........X.....XXX.................... 5       
MissedEventxS<1>  .........X.X.XXXXXXXX................... 10      
uMonitorStateMachine2/MissedEventsxDP<2> 
                  .........X.X.XXX.XXXX................... 9       
FifoDataxDIO<15>  ........X.X.X........................... 3       
uMonitorStateMachine2/MissedEventsxDP<1> 
                  .........X.X.XX..XXXX................... 8       
AERMonitorACKxSBO2 
                  .........X...X...XXXX................... 6       
uMonitorStateMachine2/StatexDP_FFd2 
                  .........X.X.X...XXXX................... 7       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB13 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               16/24
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   29/27
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
ActualTimestampxD<1>          2     FB13_1       (b)     (b)               
MonitorAddressxD2<5>          2     FB13_2  53   I/O     I          +      
ActualTimestampxD<2>          2     FB13_3       (b)     (b)               
MonitorAddressxD2<11>         2     FB13_4  54   I/O     I          +      
ActualTimestampxD<3>          2     FB13_5       (b)     (b)               
MonitorAddressxD2<4>          2     FB13_6  55   I/O     I          +      
ActualTimestampxD<4>          2     FB13_7       (b)     (b)               
ActualTimestampxD<5>          2     FB13_8       (b)     (b)               
MonitorTimestampxD2<9>        3     FB13_9       (b)     (b)        +      
MonitorTimestampxD2<8>        3     FB13_10      (b)     (b)        +      
MonitorTimestampxD2<7>        3     FB13_11      (b)     (b)        +      
MonitorTimestampxD2<6>        3     FB13_12      (b)     (b)        +      
MonitorAddressxD2<12>         2     FB13_13 56   I/O     I          +      
MonitorTimestampxD2<5>        3     FB13_14      (b)     (b)        +      
MonitorTimestampxD2<4>        3     FB13_15      (b)     (b)        +      
MonitorTimestampxD2<3>        3     FB13_16      (b)     (b)        +      

Signals Used by Logic in Function Block
  1: ActualTimestampxD<0>   7: ActualTimestampxD<6>  12: N_PZ_1055 
  2: ActualTimestampxD<1>   8: ActualTimestampxD<7>  13: N_PZ_1081 
  3: ActualTimestampxD<2>   9: ActualTimestampxD<8>  14: uMonitorStateMachine2/StatexDP_FFd1 
  4: ActualTimestampxD<3>  10: ActualTimestampxD<9>  15: uMonitorStateMachine2/StatexDP_FFd2 
  5: ActualTimestampxD<4>  11: IncxS                 16: uMonitorStateMachine2/StatexDP_FFd3 
  6: ActualTimestampxD<5> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
ActualTimestampxD<1> 
                  X.........X.X........................... 3       
ActualTimestampxD<2> 
                  XX........X.X........................... 4       
ActualTimestampxD<3> 
                  XXX.......X.X........................... 5       
ActualTimestampxD<4> 
                  XXXX......X.X........................... 6       
ActualTimestampxD<5> 
                  XXXXX.....X.X........................... 7       
MonitorTimestampxD2<9> 
                  .........X.X.XXX........................ 5       
MonitorTimestampxD2<8> 
                  ........X..X.XXX........................ 5       
MonitorTimestampxD2<7> 
                  .......X...X.XXX........................ 5       
MonitorTimestampxD2<6> 
                  ......X....X.XXX........................ 5       
MonitorTimestampxD2<5> 
                  .....X.....X.XXX........................ 5       
MonitorTimestampxD2<4> 
                  ....X......X.XXX........................ 5       
MonitorTimestampxD2<3> 
                  ...X.......X.XXX........................ 5       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB14 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               30/10
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   56/0
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
MonitorAddressxD2<10>         2     FB14_1  52   I/O     I          +      
(unused)                      0     FB14_2       (b)           
MonitorAddressxD2<6>          2     FB14_3  50   I/O     I          +      
(unused)                      0     FB14_4       (b)           
MonitorAddressxD2<9>          2     FB14_5  49   I/O     I          +      
uEarlyPaketTimer/CountxDP<14> 11    FB14_6       (b)     (b)        +      
uEarlyPaketTimer/CountxDP<13> 11    FB14_7       (b)     (b)        +      
uEarlyPaketTimer/CountxDP<12> 11    FB14_8       (b)     (b)        +      
uEarlyPaketTimer/CountxDP<11> 11    FB14_9       (b)     (b)        +      
uEventCounter/CountxDP<5>     3     FB14_10      (b)     (b)        +      
uEventCounter/CountxDP<4>     3     FB14_11      (b)     (b)        +      
uEventCounter/CountxDP<3>     3     FB14_12      (b)     (b)        +      
uEventCounter/CountxDP<2>     3     FB14_13      (b)     (b)        +      
MonitorAddressxD2<7>          2     FB14_14 46   I/O     I          +      
MonitorAddressxD2<8>          2     FB14_15 44   I/O     I          +      
uEventCounter/CountxDP<1>     3     FB14_16      (b)     (b)        +      

Signals Used by Logic in Function Block
  1: N_PZ_1055                      11: uEarlyPaketTimer/CountxDP<1>  21: uEventCounter/CountxDP<1> 
  2: N_PZ_1058                      12: uEarlyPaketTimer/CountxDP<2>  22: uEventCounter/CountxDP<2> 
  3: ResetEventCounterxS            13: uEarlyPaketTimer/CountxDP<3>  23: uEventCounter/CountxDP<3> 
  4: uEarlyPaketTimer/CountxDP<0>   14: uEarlyPaketTimer/CountxDP<4>  24: uEventCounter/CountxDP<4> 
  5: uEarlyPaketTimer/CountxDP<10>  15: uEarlyPaketTimer/CountxDP<5>  25: uEventCounter/CountxDP<5> 
  6: uEarlyPaketTimer/CountxDP<11>  16: uEarlyPaketTimer/CountxDP<6>  26: uEventCounter/CountxDP<6> 
  7: uEarlyPaketTimer/CountxDP<12>  17: uEarlyPaketTimer/CountxDP<7>  27: uEventCounter/CountxDP<7> 
  8: uEarlyPaketTimer/CountxDP<13>  18: uEarlyPaketTimer/CountxDP<8>  28: uMonitorStateMachine2/StatexDP_FFd1 
  9: uEarlyPaketTimer/CountxDP<14>  19: uEarlyPaketTimer/CountxDP<9>  29: uMonitorStateMachine2/StatexDP_FFd2 
 10: uEarlyPaketTimer/CountxDP<18>  20: uEventCounter/CountxDP<0>     30: uMonitorStateMachine2/StatexDP_FFd3 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
uEarlyPaketTimer/CountxDP<14> 
                  X.XXXXXXXXXXXXXXXXXXXXXXXXX............. 26      
uEarlyPaketTimer/CountxDP<13> 
                  X.XXXXXX.XXXXXXXXXXXXXXXXXX............. 25      
uEarlyPaketTimer/CountxDP<12> 
                  X.XXXXX..XXXXXXXXXXXXXXXXXX............. 24      
uEarlyPaketTimer/CountxDP<11> 
                  X.XXXX...XXXXXXXXXXXXXXXXXX............. 23      
uEventCounter/CountxDP<5> 
                  XXX................XXXXXX............... 9       
uEventCounter/CountxDP<4> 
                  XXX................XXXXX................ 8       
uEventCounter/CountxDP<3> 
                  XXX................XXXX................. 7       
uEventCounter/CountxDP<2> 
                  XXX................XXX.................. 6       
uEventCounter/CountxDP<1> 
                  XXX................XX................... 5       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB15 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               37/3
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   37/19
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
ActualTimestampxD<0>          2     FB15_1       (b)     (b)               
FifoTimestampRegOutxD<9>      4     FB15_2       (b)     (b)        +      
FifoTimestampRegOutxD<8>      4     FB15_3       (b)     (b)        +      
FifoTimestampRegOutxD<7>      4     FB15_4       (b)     (b)        +      
FifoTimestampRegOutxD<6>      4     FB15_5       (b)     (b)        +      
FifoTimestampRegOutxD<5>      4     FB15_6       (b)     (b)        +      
FifoTimestampRegOutxD<4>      4     FB15_7       (b)     (b)        +      
FifoTimestampRegOutxD<3>      4     FB15_8       (b)     (b)        +      
FifoAddressRegOutxD<7>        4     FB15_9       (b)     (b)        +      
FifoAddressRegOutxD<6>        4     FB15_10      (b)     (b)        +      
MonitorAddressxD2<3>          2     FB15_11 58   I/O     I          +      
MonitorAddressxD2<13>         2     FB15_12 59   I/O     I          +      
MonitorAddressxD2<2>          2     FB15_13 60   I/O     I          +      
MonitorAddressxD2<14>         2     FB15_14 61   I/O     I          +      
MonitorAddressxD2<1>          2     FB15_15 63   I/O     I          +      
uTimestampCounter/MSbDelayedxDP
                              2     FB15_16 64   I/O     (b)               

Signals Used by Logic in Function Block
  1: FifoAddressRegOutxD<6>    14: MonitorAddressxD<7>     26: MonitorTimestampxD<6> 
  2: FifoAddressRegOutxD<7>    15: MonitorSelect           27: MonitorTimestampxD<7> 
  3: FifoTimestampRegOutxD<3>  16: MonitorTimestampxD2<3>  28: MonitorTimestampxD<8> 
  4: FifoTimestampRegOutxD<4>  17: MonitorTimestampxD2<4>  29: MonitorTimestampxD<9> 
  5: FifoTimestampRegOutxD<5>  18: MonitorTimestampxD2<5>  30: N_PZ_1055 
  6: FifoTimestampRegOutxD<6>  19: MonitorTimestampxD2<6>  31: N_PZ_1058 
  7: FifoTimestampRegOutxD<7>  20: MonitorTimestampxD2<7>  32: N_PZ_1061 
  8: FifoTimestampRegOutxD<8>  21: MonitorTimestampxD2<8>  33: N_PZ_1081 
  9: FifoTimestampRegOutxD<9>  22: MonitorTimestampxD2<9>  34: uMonitorStateMachine2/StatexDP_FFd1 
 10: IncxS                     23: MonitorTimestampxD<3>   35: uMonitorStateMachine2/StatexDP_FFd2 
 11: MonitorAddressxD2<6>      24: MonitorTimestampxD<4>   36: uMonitorStateMachine2/StatexDP_FFd3 
 12: MonitorAddressxD2<7>      25: MonitorTimestampxD<5>   37: uTimestampCounter/DataxDO<15> 
 13: MonitorAddressxD<6>      

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
ActualTimestampxD<0> 
                  .........X......................X....... 2       
FifoTimestampRegOutxD<9> 
                  ........X.....X......X......XX.X........ 6       
FifoTimestampRegOutxD<8> 
                  .......X......X.....X......X.X.X........ 6       
FifoTimestampRegOutxD<7> 
                  ......X.......X....X......X..X.X........ 6       
FifoTimestampRegOutxD<6> 
                  .....X........X...X......X...X.X........ 6       
FifoTimestampRegOutxD<5> 
                  ....X.........X..X......X....X.X........ 6       
FifoTimestampRegOutxD<4> 
                  ...X..........X.X......X.....X.X........ 6       
FifoTimestampRegOutxD<3> 
                  ..X...........XX......X......X.X........ 6       
FifoAddressRegOutxD<7> 
                  .X.........X.XX..............XX......... 6       
FifoAddressRegOutxD<6> 
                  X.........X.X.X..............XX......... 6       
uTimestampCounter/MSbDelayedxDP 
                  ................................X...X... 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB16 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               7/33
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   7/49
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB16_1       (b)           
(unused)                      0     FB16_2       (b)           
(unused)                      0     FB16_3       (b)           
(unused)                      0     FB16_4       (b)           
AERMonitorACKxSBO             4     FB16_5  43   I/O     O                 
uMonitorStateMachine/AERMonitorREQxSBN
                              0     FB16_6  42   I/O     I                 
(unused)                      0     FB16_7       (b)           
(unused)                      0     FB16_8       (b)           
(unused)                      0     FB16_9       (b)           
(unused)                      0     FB16_10      (b)           
MonitorAddressxD<0>           2     FB16_11 41   I/O     I          +      
(unused)                      0     FB16_12 40   I/O           
MonitorAddressxD<1>           2     FB16_13 39   I/O     I          +      
(unused)                      0     FB16_14      (b)           
(unused)                      0     FB16_15      (b)           
(unused)                      0     FB16_16      (b)           

Signals Used by Logic in Function Block
  1: FifoInFullxSBI                   4: uMonitorStateMachine/StatexDP_FFd1   6: uMonitorStateMachine/StatexDP_FFd3 
  2: N_PZ_1055                        5: uMonitorStateMachine/StatexDP_FFd2   7: uMonitorStateMachine/StatexDP_FFd4 
  3: uMonitorStateMachine/AERREQxSB 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
AERMonitorACKxSBO 
                  X.XXXXX................................. 6       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


AERMonitorACKxSBO2 <= ((FifoInFullxSBI AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3 AND uMonitorStateMachine2/StatexDP_FFd2 AND 
	uMonitorStateMachine2/AERREQxSB)
	OR (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd4 AND uMonitorStateMachine2/StatexDP_FFd1 AND 
	uMonitorStateMachine2/AERREQxSB)
	OR (NOT uMonitorStateMachine2/StatexDP_FFd3 AND 
	uMonitorStateMachine2/StatexDP_FFd4 AND uMonitorStateMachine2/StatexDP_FFd2 AND 
	uMonitorStateMachine2/AERREQxSB)
	OR (NOT uMonitorStateMachine2/StatexDP_FFd3 AND 
	uMonitorStateMachine2/StatexDP_FFd4 AND NOT uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd1));


AERMonitorACKxSBO <= ((uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd4 AND uMonitorStateMachine/StatexDP_FFd1 AND 
	uMonitorStateMachine/AERREQxSB)
	OR (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd4 AND uMonitorStateMachine/StatexDP_FFd2 AND 
	uMonitorStateMachine/AERREQxSB)
	OR (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd4 AND NOT uMonitorStateMachine/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine/StatexDP_FFd1)
	OR (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	FifoInFullxSBI AND uMonitorStateMachine/StatexDP_FFd2 AND 
	uMonitorStateMachine/AERREQxSB));

FTCPE_ActualTimestampxD0: FTCPE port map (ActualTimestampxD(0),IncxS,ClockxCI,N_PZ_1081,'0','1');

FTCPE_ActualTimestampxD1: FTCPE port map (ActualTimestampxD(1),ActualTimestampxD_T(1),ClockxCI,N_PZ_1081,'0','1');
ActualTimestampxD_T(1) <= (IncxS AND ActualTimestampxD(0));

FTCPE_ActualTimestampxD2: FTCPE port map (ActualTimestampxD(2),ActualTimestampxD_T(2),ClockxCI,N_PZ_1081,'0','1');
ActualTimestampxD_T(2) <= (IncxS AND ActualTimestampxD(1) AND 
	ActualTimestampxD(0));

FTCPE_ActualTimestampxD3: FTCPE port map (ActualTimestampxD(3),ActualTimestampxD_T(3),ClockxCI,N_PZ_1081,'0','1');
ActualTimestampxD_T(3) <= (IncxS AND ActualTimestampxD(1) AND 
	ActualTimestampxD(0) AND ActualTimestampxD(2));

FTCPE_ActualTimestampxD4: FTCPE port map (ActualTimestampxD(4),ActualTimestampxD_T(4),ClockxCI,N_PZ_1081,'0','1');
ActualTimestampxD_T(4) <= (IncxS AND ActualTimestampxD(1) AND 
	ActualTimestampxD(0) AND ActualTimestampxD(2) AND ActualTimestampxD(3));

FTCPE_ActualTimestampxD5: FTCPE port map (ActualTimestampxD(5),ActualTimestampxD_T(5),ClockxCI,N_PZ_1081,'0','1');
ActualTimestampxD_T(5) <= (IncxS AND ActualTimestampxD(1) AND 
	ActualTimestampxD(0) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4));

FTCPE_ActualTimestampxD6: FTCPE port map (ActualTimestampxD(6),ActualTimestampxD_T(6),ClockxCI,N_PZ_1081,'0','1');
ActualTimestampxD_T(6) <= (IncxS AND ActualTimestampxD(1) AND 
	ActualTimestampxD(0) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4) AND ActualTimestampxD(5));

FTCPE_ActualTimestampxD7: FTCPE port map (ActualTimestampxD(7),ActualTimestampxD_T(7),ClockxCI,N_PZ_1081,'0','1');
ActualTimestampxD_T(7) <= (IncxS AND ActualTimestampxD(1) AND 
	ActualTimestampxD(0) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6));

FTCPE_ActualTimestampxD8: FTCPE port map (ActualTimestampxD(8),ActualTimestampxD_T(8),ClockxCI,N_PZ_1081,'0','1');
ActualTimestampxD_T(8) <= (IncxS AND ActualTimestampxD(1) AND 
	ActualTimestampxD(0) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
	ActualTimestampxD(7));

FTCPE_ActualTimestampxD9: FTCPE port map (ActualTimestampxD(9),ActualTimestampxD_T(9),ClockxCI,N_PZ_1081,'0','1');
ActualTimestampxD_T(9) <= (IncxS AND ActualTimestampxD(1) AND 
	ActualTimestampxD(0) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
	ActualTimestampxD(7) AND ActualTimestampxD(8));

FTCPE_ActualTimestampxD10: FTCPE port map (ActualTimestampxD(10),ActualTimestampxD_T(10),ClockxCI,N_PZ_1081,'0','1');
ActualTimestampxD_T(10) <= (IncxS AND ActualTimestampxD(1) AND 
	ActualTimestampxD(0) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9));

FTCPE_ActualTimestampxD11: FTCPE port map (ActualTimestampxD(11),ActualTimestampxD_T(11),ClockxCI,N_PZ_1081,'0','1');
ActualTimestampxD_T(11) <= (IncxS AND ActualTimestampxD(10) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(0) AND ActualTimestampxD(2) AND 
	ActualTimestampxD(3) AND ActualTimestampxD(4) AND ActualTimestampxD(5) AND 
	ActualTimestampxD(6) AND ActualTimestampxD(7) AND ActualTimestampxD(8) AND 
	ActualTimestampxD(9));

FTCPE_ActualTimestampxD12: FTCPE port map (ActualTimestampxD(12),ActualTimestampxD_T(12),ClockxCI,N_PZ_1081,'0','1');
ActualTimestampxD_T(12) <= (IncxS AND ActualTimestampxD(10) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(0) AND ActualTimestampxD(2) AND 
	ActualTimestampxD(3) AND ActualTimestampxD(4) AND ActualTimestampxD(5) AND 
	ActualTimestampxD(6) AND ActualTimestampxD(7) AND ActualTimestampxD(8) AND 
	ActualTimestampxD(9) AND ActualTimestampxD(11));

FTCPE_ActualTimestampxD13: FTCPE port map (ActualTimestampxD(13),ActualTimestampxD_T(13),ClockxCI,N_PZ_1081,'0','1');
ActualTimestampxD_T(13) <= (IncxS AND ActualTimestampxD(10) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(0) AND ActualTimestampxD(2) AND 
	ActualTimestampxD(3) AND ActualTimestampxD(4) AND ActualTimestampxD(5) AND 
	ActualTimestampxD(6) AND ActualTimestampxD(7) AND ActualTimestampxD(8) AND 
	ActualTimestampxD(9) AND ActualTimestampxD(11) AND ActualTimestampxD(12));

FTCPE_ActualTimestampxD14: FTCPE port map (ActualTimestampxD(14),ActualTimestampxD_T(14),ClockxCI,N_PZ_1081,'0','1');
ActualTimestampxD_T(14) <= (IncxS AND ActualTimestampxD(10) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(0) AND ActualTimestampxD(2) AND 
	ActualTimestampxD(3) AND ActualTimestampxD(4) AND ActualTimestampxD(5) AND 
	ActualTimestampxD(6) AND ActualTimestampxD(7) AND ActualTimestampxD(8) AND 
	ActualTimestampxD(9) AND ActualTimestampxD(11) AND ActualTimestampxD(12) AND 
	ActualTimestampxD(13));

FTCPE_EventReady: FTCPE port map (EventReady,EventReady_T,ClockxCI,N_PZ_1055,'0','1');
EventReady_T <= ((uMergerStateMachine/r_State_FFd1 AND NOT EventReady)
	OR (NOT MonitorSelect AND MonitorEventReadyxS(1) AND 
	NOT uMergerStateMachine/r_State_FFd2 AND NOT EventReady)
	OR (uMergerStateMachine/r_State_FFd2 AND 
	NOT uMergerStateMachine/r_State_FFd1 AND N_PZ_1058 AND EventReady));

FDCPE_FifoAddressRegOutxD0: FDCPE port map (FifoAddressRegOutxD(0),FifoAddressRegOutxD_D(0),ClockxCI,N_PZ_1055,'0','1');
FifoAddressRegOutxD_D(0) <= ((NOT N_PZ_1058 AND FifoAddressRegOutxD(0))
	OR (MonitorSelect AND N_PZ_1058 AND MonitorAddressxD2(0))
	OR (NOT MonitorSelect AND N_PZ_1058 AND MonitorAddressxD(0)));

FDCPE_FifoAddressRegOutxD1: FDCPE port map (FifoAddressRegOutxD(1),FifoAddressRegOutxD_D(1),ClockxCI,N_PZ_1055,'0','1');
FifoAddressRegOutxD_D(1) <= ((NOT N_PZ_1058 AND FifoAddressRegOutxD(1))
	OR (MonitorSelect AND N_PZ_1058 AND MonitorAddressxD2(1))
	OR (NOT MonitorSelect AND N_PZ_1058 AND MonitorAddressxD(1)));

FDCPE_FifoAddressRegOutxD2: FDCPE port map (FifoAddressRegOutxD(2),FifoAddressRegOutxD_D(2),ClockxCI,N_PZ_1055,'0','1');
FifoAddressRegOutxD_D(2) <= ((NOT N_PZ_1058 AND FifoAddressRegOutxD(2))
	OR (MonitorSelect AND N_PZ_1058 AND MonitorAddressxD2(2))
	OR (NOT MonitorSelect AND N_PZ_1058 AND MonitorAddressxD(2)));

FDCPE_FifoAddressRegOutxD3: FDCPE port map (FifoAddressRegOutxD(3),FifoAddressRegOutxD_D(3),ClockxCI,N_PZ_1055,'0','1');
FifoAddressRegOutxD_D(3) <= ((NOT N_PZ_1058 AND FifoAddressRegOutxD(3))
	OR (MonitorSelect AND N_PZ_1058 AND MonitorAddressxD2(3))
	OR (NOT MonitorSelect AND N_PZ_1058 AND MonitorAddressxD(3)));

FDCPE_FifoAddressRegOutxD4: FDCPE port map (FifoAddressRegOutxD(4),FifoAddressRegOutxD_D(4),ClockxCI,N_PZ_1055,'0','1');
FifoAddressRegOutxD_D(4) <= ((NOT N_PZ_1058 AND FifoAddressRegOutxD(4))
	OR (MonitorSelect AND N_PZ_1058 AND MonitorAddressxD2(4))
	OR (NOT MonitorSelect AND N_PZ_1058 AND MonitorAddressxD(4)));

FDCPE_FifoAddressRegOutxD5: FDCPE port map (FifoAddressRegOutxD(5),FifoAddressRegOutxD_D(5),ClockxCI,N_PZ_1055,'0','1');
FifoAddressRegOutxD_D(5) <= ((NOT N_PZ_1058 AND FifoAddressRegOutxD(5))
	OR (MonitorSelect AND N_PZ_1058 AND MonitorAddressxD2(5))
	OR (NOT MonitorSelect AND N_PZ_1058 AND MonitorAddressxD(5)));

FDCPE_FifoAddressRegOutxD6: FDCPE port map (FifoAddressRegOutxD(6),FifoAddressRegOutxD_D(6),ClockxCI,N_PZ_1055,'0','1');
FifoAddressRegOutxD_D(6) <= ((NOT N_PZ_1058 AND FifoAddressRegOutxD(6))
	OR (MonitorSelect AND N_PZ_1058 AND MonitorAddressxD2(6))
	OR (NOT MonitorSelect AND N_PZ_1058 AND MonitorAddressxD(6)));

FDCPE_FifoAddressRegOutxD7: FDCPE port map (FifoAddressRegOutxD(7),FifoAddressRegOutxD_D(7),ClockxCI,N_PZ_1055,'0','1');
FifoAddressRegOutxD_D(7) <= ((NOT N_PZ_1058 AND FifoAddressRegOutxD(7))
	OR (MonitorSelect AND N_PZ_1058 AND MonitorAddressxD2(7))
	OR (NOT MonitorSelect AND N_PZ_1058 AND MonitorAddressxD(7)));

FDCPE_FifoAddressRegOutxD8: FDCPE port map (FifoAddressRegOutxD(8),FifoAddressRegOutxD_D(8),ClockxCI,N_PZ_1055,'0','1');
FifoAddressRegOutxD_D(8) <= ((NOT N_PZ_1058 AND FifoAddressRegOutxD(8))
	OR (MonitorSelect AND N_PZ_1058 AND MonitorAddressxD2(8))
	OR (NOT MonitorSelect AND N_PZ_1058 AND MonitorAddressxD(8)));

FDCPE_FifoAddressRegOutxD9: FDCPE port map (FifoAddressRegOutxD(9),FifoAddressRegOutxD_D(9),ClockxCI,N_PZ_1055,'0','1');
FifoAddressRegOutxD_D(9) <= ((NOT N_PZ_1058 AND FifoAddressRegOutxD(9))
	OR (MonitorSelect AND N_PZ_1058 AND MonitorAddressxD2(9))
	OR (NOT MonitorSelect AND N_PZ_1058 AND MonitorAddressxD(9)));

FDCPE_FifoAddressRegOutxD10: FDCPE port map (FifoAddressRegOutxD(10),FifoAddressRegOutxD_D(10),ClockxCI,N_PZ_1055,'0','1');
FifoAddressRegOutxD_D(10) <= ((NOT N_PZ_1058 AND FifoAddressRegOutxD(10))
	OR (MonitorSelect AND N_PZ_1058 AND 
	MonitorAddressxD2(10))
	OR (NOT MonitorSelect AND N_PZ_1058 AND MonitorAddressxD(10)));

FDCPE_FifoAddressRegOutxD11: FDCPE port map (FifoAddressRegOutxD(11),FifoAddressRegOutxD_D(11),ClockxCI,N_PZ_1055,'0','1');
FifoAddressRegOutxD_D(11) <= ((NOT N_PZ_1058 AND FifoAddressRegOutxD(11))
	OR (MonitorSelect AND N_PZ_1058 AND 
	MonitorAddressxD2(11))
	OR (NOT MonitorSelect AND N_PZ_1058 AND MonitorAddressxD(11)));

FDCPE_FifoAddressRegOutxD12: FDCPE port map (FifoAddressRegOutxD(12),FifoAddressRegOutxD_D(12),ClockxCI,N_PZ_1055,'0','1');
FifoAddressRegOutxD_D(12) <= ((NOT N_PZ_1058 AND FifoAddressRegOutxD(12))
	OR (MonitorSelect AND N_PZ_1058 AND 
	MonitorAddressxD2(12))
	OR (NOT MonitorSelect AND N_PZ_1058 AND MonitorAddressxD(12)));

FDCPE_FifoAddressRegOutxD13: FDCPE port map (FifoAddressRegOutxD(13),FifoAddressRegOutxD_D(13),ClockxCI,N_PZ_1055,'0','1');
FifoAddressRegOutxD_D(13) <= ((NOT N_PZ_1058 AND FifoAddressRegOutxD(13))
	OR (MonitorSelect AND N_PZ_1058 AND 
	MonitorAddressxD2(13))
	OR (NOT MonitorSelect AND N_PZ_1058 AND MonitorAddressxD(13)));

FDCPE_FifoAddressRegOutxD14: FDCPE port map (FifoAddressRegOutxD(14),FifoAddressRegOutxD_D(14),ClockxCI,N_PZ_1055,'0','1');
FifoAddressRegOutxD_D(14) <= ((NOT N_PZ_1058 AND FifoAddressRegOutxD(14))
	OR (MonitorSelect AND N_PZ_1058 AND 
	MonitorAddressxD2(14))
	OR (NOT MonitorSelect AND N_PZ_1058 AND MonitorAddressxD(14)));

FDCPE_FifoAddressRegOutxD15: FDCPE port map (FifoAddressRegOutxD(15),FifoAddressRegOutxD_D(15),ClockxCI,N_PZ_1055,'0','1');
FifoAddressRegOutxD_D(15) <= ((MonitorSelect AND N_PZ_1058)
	OR (NOT N_PZ_1058 AND FifoAddressRegOutxD(15)));


FifoAddressxDO(0) <= '0';


FifoAddressxDO(1) <= NOT (((NOT FifoInFullxSBI AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2)
	OR (NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
	NOT uEarlyPaketTimer/CountxDP(18))
	OR (NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
	NOT uEventCounter/CountxDP(0) AND NOT uEventCounter/CountxDP(1) AND 
	NOT uEventCounter/CountxDP(2) AND NOT uEventCounter/CountxDP(3) AND 
	NOT uEventCounter/CountxDP(4) AND NOT uEventCounter/CountxDP(5) AND 
	NOT uEventCounter/CountxDP(6) AND uEventCounter/CountxDP(7))));


FifoDataxDIO_I(0) <= NOT (((NOT FifoAddressRegOutxD(0) AND N_PZ_1065)
	OR (NOT N_PZ_1065 AND NOT FifoTimestampRegOutxD(0))));


FifoDataxDIO_I(1) <= NOT (((N_PZ_1065 AND NOT FifoAddressRegOutxD(1))
	OR (NOT N_PZ_1065 AND NOT FifoTimestampRegOutxD(1))));


FifoDataxDIO_I(2) <= NOT (((N_PZ_1065 AND NOT FifoAddressRegOutxD(2))
	OR (NOT N_PZ_1065 AND NOT FifoTimestampRegOutxD(2))));


FifoDataxDIO_I(3) <= NOT (((N_PZ_1065 AND NOT FifoAddressRegOutxD(3))
	OR (NOT N_PZ_1065 AND NOT FifoTimestampRegOutxD(3))));


FifoDataxDIO_I(4) <= NOT (((N_PZ_1065 AND NOT FifoAddressRegOutxD(4))
	OR (NOT N_PZ_1065 AND NOT FifoTimestampRegOutxD(4))));


FifoDataxDIO_I(5) <= NOT (((N_PZ_1065 AND NOT FifoAddressRegOutxD(5))
	OR (NOT N_PZ_1065 AND NOT FifoTimestampRegOutxD(5))));


FifoDataxDIO_I(6) <= NOT (((N_PZ_1065 AND NOT FifoAddressRegOutxD(6))
	OR (NOT N_PZ_1065 AND NOT FifoTimestampRegOutxD(6))));


FifoDataxDIO_I(7) <= NOT (((N_PZ_1065 AND NOT FifoAddressRegOutxD(7))
	OR (NOT N_PZ_1065 AND NOT FifoTimestampRegOutxD(7))));


FifoDataxDIO_I(8) <= NOT (((N_PZ_1065 AND NOT FifoAddressRegOutxD(8))
	OR (NOT N_PZ_1065 AND NOT FifoTimestampRegOutxD(8))));


FifoDataxDIO_I(9) <= NOT (((N_PZ_1065 AND NOT FifoAddressRegOutxD(9))
	OR (NOT N_PZ_1065 AND NOT FifoTimestampRegOutxD(9))));


FifoDataxDIO_I(10) <= NOT (((N_PZ_1065 AND NOT FifoAddressRegOutxD(10))
	OR (NOT N_PZ_1065 AND NOT FifoTimestampRegOutxD(10))));


FifoDataxDIO_I(11) <= NOT (((N_PZ_1065 AND NOT FifoAddressRegOutxD(11))
	OR (NOT N_PZ_1065 AND NOT FifoTimestampRegOutxD(11))));


FifoDataxDIO_I(12) <= NOT (((N_PZ_1065 AND NOT FifoAddressRegOutxD(12))
	OR (NOT N_PZ_1065 AND NOT FifoTimestampRegOutxD(12))));


FifoDataxDIO_I(13) <= NOT (((N_PZ_1065 AND NOT FifoAddressRegOutxD(13))
	OR (NOT N_PZ_1065 AND NOT FifoTimestampRegOutxD(13))));


FifoDataxDIO_I(14) <= NOT (((N_PZ_1065 AND NOT FifoAddressRegOutxD(14))
	OR (NOT N_PZ_1065 AND NOT FifoTimestampRegOutxD(14))));


FifoDataxDIO_I(15) <= NOT (((N_PZ_1065 AND NOT FifoAddressRegOutxD(15))
	OR (NOT N_PZ_1065 AND NOT FifoTimestampRegOutxD(15))));


FifoOutputEnablexEBO <= NOT ('0');


FifoPktEndxSBO <= NOT (((uFifoStateMachine/StatexDP_FFd3 AND 
	NOT uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2)
	OR (NOT uFifoStateMachine/StatexDP_FFd3 AND 
	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2)));


FifoReadxEBO <= NOT ('0');

FDCPE_FifoTimestampRegOutxD0: FDCPE port map (FifoTimestampRegOutxD(0),FifoTimestampRegOutxD_D(0),ClockxCI,N_PZ_1055,'0','1');
FifoTimestampRegOutxD_D(0) <= NOT (((NOT FifoTimestampRegOutxD(0) AND N_PZ_1061)
	OR (MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD2(0))
	OR (NOT MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD(0))));

FDCPE_FifoTimestampRegOutxD1: FDCPE port map (FifoTimestampRegOutxD(1),FifoTimestampRegOutxD_D(1),ClockxCI,N_PZ_1055,'0','1');
FifoTimestampRegOutxD_D(1) <= NOT (((N_PZ_1061 AND NOT FifoTimestampRegOutxD(1))
	OR (MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD2(1))
	OR (NOT MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD(1))));

FDCPE_FifoTimestampRegOutxD2: FDCPE port map (FifoTimestampRegOutxD(2),FifoTimestampRegOutxD_D(2),ClockxCI,N_PZ_1055,'0','1');
FifoTimestampRegOutxD_D(2) <= NOT (((N_PZ_1061 AND NOT FifoTimestampRegOutxD(2))
	OR (MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD2(2))
	OR (NOT MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD(2))));

FDCPE_FifoTimestampRegOutxD3: FDCPE port map (FifoTimestampRegOutxD(3),FifoTimestampRegOutxD_D(3),ClockxCI,N_PZ_1055,'0','1');
FifoTimestampRegOutxD_D(3) <= NOT (((N_PZ_1061 AND NOT FifoTimestampRegOutxD(3))
	OR (MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD2(3))
	OR (NOT MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD(3))));

FDCPE_FifoTimestampRegOutxD4: FDCPE port map (FifoTimestampRegOutxD(4),FifoTimestampRegOutxD_D(4),ClockxCI,N_PZ_1055,'0','1');
FifoTimestampRegOutxD_D(4) <= NOT (((N_PZ_1061 AND NOT FifoTimestampRegOutxD(4))
	OR (MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD2(4))
	OR (NOT MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD(4))));

FDCPE_FifoTimestampRegOutxD5: FDCPE port map (FifoTimestampRegOutxD(5),FifoTimestampRegOutxD_D(5),ClockxCI,N_PZ_1055,'0','1');
FifoTimestampRegOutxD_D(5) <= NOT (((N_PZ_1061 AND NOT FifoTimestampRegOutxD(5))
	OR (MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD2(5))
	OR (NOT MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD(5))));

FDCPE_FifoTimestampRegOutxD6: FDCPE port map (FifoTimestampRegOutxD(6),FifoTimestampRegOutxD_D(6),ClockxCI,N_PZ_1055,'0','1');
FifoTimestampRegOutxD_D(6) <= NOT (((N_PZ_1061 AND NOT FifoTimestampRegOutxD(6))
	OR (MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD2(6))
	OR (NOT MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD(6))));

FDCPE_FifoTimestampRegOutxD7: FDCPE port map (FifoTimestampRegOutxD(7),FifoTimestampRegOutxD_D(7),ClockxCI,N_PZ_1055,'0','1');
FifoTimestampRegOutxD_D(7) <= NOT (((N_PZ_1061 AND NOT FifoTimestampRegOutxD(7))
	OR (MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD2(7))
	OR (NOT MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD(7))));

FDCPE_FifoTimestampRegOutxD8: FDCPE port map (FifoTimestampRegOutxD(8),FifoTimestampRegOutxD_D(8),ClockxCI,N_PZ_1055,'0','1');
FifoTimestampRegOutxD_D(8) <= NOT (((N_PZ_1061 AND NOT FifoTimestampRegOutxD(8))
	OR (MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD2(8))
	OR (NOT MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD(8))));

FDCPE_FifoTimestampRegOutxD9: FDCPE port map (FifoTimestampRegOutxD(9),FifoTimestampRegOutxD_D(9),ClockxCI,N_PZ_1055,'0','1');
FifoTimestampRegOutxD_D(9) <= NOT (((N_PZ_1061 AND NOT FifoTimestampRegOutxD(9))
	OR (MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD2(9))
	OR (NOT MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD(9))));

FDCPE_FifoTimestampRegOutxD10: FDCPE port map (FifoTimestampRegOutxD(10),FifoTimestampRegOutxD_D(10),ClockxCI,N_PZ_1055,'0','1');
FifoTimestampRegOutxD_D(10) <= NOT (((N_PZ_1061 AND NOT FifoTimestampRegOutxD(10))
	OR (MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD2(10))
	OR (NOT MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD(10))));

FDCPE_FifoTimestampRegOutxD11: FDCPE port map (FifoTimestampRegOutxD(11),FifoTimestampRegOutxD_D(11),ClockxCI,N_PZ_1055,'0','1');
FifoTimestampRegOutxD_D(11) <= NOT (((N_PZ_1061 AND NOT FifoTimestampRegOutxD(11))
	OR (MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD2(11))
	OR (NOT MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD(11))));

FDCPE_FifoTimestampRegOutxD12: FDCPE port map (FifoTimestampRegOutxD(12),FifoTimestampRegOutxD_D(12),ClockxCI,N_PZ_1055,'0','1');
FifoTimestampRegOutxD_D(12) <= NOT (((N_PZ_1061 AND NOT FifoTimestampRegOutxD(12))
	OR (MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD2(12))
	OR (NOT MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD(12))));

FDCPE_FifoTimestampRegOutxD13: FDCPE port map (FifoTimestampRegOutxD(13),FifoTimestampRegOutxD_D(13),ClockxCI,N_PZ_1055,'0','1');
FifoTimestampRegOutxD_D(13) <= NOT (((N_PZ_1061 AND NOT FifoTimestampRegOutxD(13))
	OR (MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD2(13))
	OR (NOT MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD(13))));

FDCPE_FifoTimestampRegOutxD14: FDCPE port map (FifoTimestampRegOutxD(14),FifoTimestampRegOutxD_D(14),ClockxCI,N_PZ_1055,'0','1');
FifoTimestampRegOutxD_D(14) <= NOT (((N_PZ_1061 AND NOT FifoTimestampRegOutxD(14))
	OR (MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD2(14))
	OR (NOT MonitorSelect AND NOT N_PZ_1061 AND 
	NOT MonitorTimestampxD(14))));

FDCPE_FifoTimestampRegOutxD15: FDCPE port map (FifoTimestampRegOutxD(15),FifoTimestampRegOutxD_D(15),ClockxCI,N_PZ_1055,'0','1');
FifoTimestampRegOutxD_D(15) <= ((NOT N_PZ_1058 AND FifoTimestampRegOutxD(15))
	OR (NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT uFifoStateMachine/StatexDP_FFd1 AND uFifoStateMachine/StatexDP_FFd2 AND 
	NOT FifoTimestampRegOutxD(15)));


FifoWritexEBO <= NOT (((N_PZ_1065)
	OR (NOT uFifoStateMachine/StatexDP_FFd3 AND 
	uFifoStateMachine/StatexDP_FFd1 AND uFifoStateMachine/StatexDP_FFd2)));


IncxS <= ((NOT uSynchStateMachine/StatexDP_FFd4 AND 
	uSynchStateMachine/StatexDP_FFd1)
	OR (uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd1)
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	TimestampTickxSI AND uSynchStateMachine/StatexDP_FFd3)
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3)
	OR (NOT uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/DividerxDP(2) AND uSynchStateMachine/DividerxDP(0) AND 
	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4))
	OR (NOT uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/DividerxDP(2) AND uSynchStateMachine/DividerxDP(3) AND 
	uSynchStateMachine/DividerxDP(4) AND uSynchStateMachine/DividerxDP(1)));


Interrupt0xSB0 <= NOT ((uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND NOT uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/StatexDP_FFd1));


Interrupt1xSB0 <= NOT ((NOT MissedEventxS(0) AND NOT MissedEventxS(1)));


LEDxSO <= NOT ((uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd1)
	XOR ((uSynchStateMachine/StatexDP_FFd4 AND 
	NOT uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/StatexDP_FFd1)
	OR (NOT uSynchStateMachine/StatexDP_FFd4 AND 
	NOT uSynchStateMachine/StatexDP_FFd3 AND uSynchStateMachine/StatexDP_FFd1)));

FTCPE_MissedEventxS0: FTCPE port map (MissedEventxS(0),MissedEventxS_T(0),ClockxCI,N_PZ_1055,'0','1');
MissedEventxS_T(0) <= ((NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd4 AND NOT FifoInFullxSBI AND 
	uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/AERREQxSB AND 
	uMonitorStateMachine/MissedEventsxDP(0) AND uMonitorStateMachine/MissedEventsxDP(1) AND 
	uMonitorStateMachine/MissedEventsxDP(2))
	OR (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd4 AND NOT FifoInFullxSBI AND 
	uMonitorStateMachine/StatexDP_FFd1 AND NOT uMonitorStateMachine/AERREQxSB AND 
	uMonitorStateMachine/MissedEventsxDP(0) AND uMonitorStateMachine/MissedEventsxDP(1) AND 
	uMonitorStateMachine/MissedEventsxDP(2)));

FTCPE_MissedEventxS1: FTCPE port map (MissedEventxS(1),MissedEventxS_T(1),ClockxCI,N_PZ_1055,'0','1');
MissedEventxS_T(1) <= ((NOT FifoInFullxSBI AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3 AND uMonitorStateMachine2/StatexDP_FFd4 AND 
	uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/AERREQxSB AND 
	uMonitorStateMachine2/MissedEventsxDP(0) AND uMonitorStateMachine2/MissedEventsxDP(1) AND 
	uMonitorStateMachine2/MissedEventsxDP(2))
	OR (NOT FifoInFullxSBI AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3 AND uMonitorStateMachine2/StatexDP_FFd4 AND 
	uMonitorStateMachine2/StatexDP_FFd1 AND NOT uMonitorStateMachine2/AERREQxSB AND 
	uMonitorStateMachine2/MissedEventsxDP(0) AND uMonitorStateMachine2/MissedEventsxDP(1) AND 
	uMonitorStateMachine2/MissedEventsxDP(2)));

FDCPE_MonitorAddressxD20: FDCPE port map (MonitorAddressxD2(0),AERMonitorAddressxDI2(0),ClockxCI,N_PZ_1055,'0',MonitorAddressxD2_CE(0));
MonitorAddressxD2_CE(0) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorAddressxD21: FDCPE port map (MonitorAddressxD2(1),AERMonitorAddressxDI2(1),ClockxCI,N_PZ_1055,'0',MonitorAddressxD2_CE(1));
MonitorAddressxD2_CE(1) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorAddressxD22: FDCPE port map (MonitorAddressxD2(2),AERMonitorAddressxDI2(2),ClockxCI,N_PZ_1055,'0',MonitorAddressxD2_CE(2));
MonitorAddressxD2_CE(2) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorAddressxD23: FDCPE port map (MonitorAddressxD2(3),AERMonitorAddressxDI2(3),ClockxCI,N_PZ_1055,'0',MonitorAddressxD2_CE(3));
MonitorAddressxD2_CE(3) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorAddressxD24: FDCPE port map (MonitorAddressxD2(4),AERMonitorAddressxDI2(4),ClockxCI,N_PZ_1055,'0',MonitorAddressxD2_CE(4));
MonitorAddressxD2_CE(4) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorAddressxD25: FDCPE port map (MonitorAddressxD2(5),AERMonitorAddressxDI2(5),ClockxCI,N_PZ_1055,'0',MonitorAddressxD2_CE(5));
MonitorAddressxD2_CE(5) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorAddressxD26: FDCPE port map (MonitorAddressxD2(6),AERMonitorAddressxDI2(6),ClockxCI,N_PZ_1055,'0',MonitorAddressxD2_CE(6));
MonitorAddressxD2_CE(6) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorAddressxD27: FDCPE port map (MonitorAddressxD2(7),AERMonitorAddressxDI2(7),ClockxCI,N_PZ_1055,'0',MonitorAddressxD2_CE(7));
MonitorAddressxD2_CE(7) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorAddressxD28: FDCPE port map (MonitorAddressxD2(8),AERMonitorAddressxDI2(8),ClockxCI,N_PZ_1055,'0',MonitorAddressxD2_CE(8));
MonitorAddressxD2_CE(8) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorAddressxD29: FDCPE port map (MonitorAddressxD2(9),AERMonitorAddressxDI2(9),ClockxCI,N_PZ_1055,'0',MonitorAddressxD2_CE(9));
MonitorAddressxD2_CE(9) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorAddressxD210: FDCPE port map (MonitorAddressxD2(10),AERMonitorAddressxDI2(10),ClockxCI,N_PZ_1055,'0',MonitorAddressxD2_CE(10));
MonitorAddressxD2_CE(10) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorAddressxD211: FDCPE port map (MonitorAddressxD2(11),AERMonitorAddressxDI2(11),ClockxCI,N_PZ_1055,'0',MonitorAddressxD2_CE(11));
MonitorAddressxD2_CE(11) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorAddressxD212: FDCPE port map (MonitorAddressxD2(12),AERMonitorAddressxDI2(12),ClockxCI,N_PZ_1055,'0',MonitorAddressxD2_CE(12));
MonitorAddressxD2_CE(12) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorAddressxD213: FDCPE port map (MonitorAddressxD2(13),AERMonitorAddressxDI2(13),ClockxCI,N_PZ_1055,'0',MonitorAddressxD2_CE(13));
MonitorAddressxD2_CE(13) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorAddressxD214: FDCPE port map (MonitorAddressxD2(14),AERMonitorAddressxDI2(14),ClockxCI,N_PZ_1055,'0',MonitorAddressxD2_CE(14));
MonitorAddressxD2_CE(14) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorAddressxD0: FDCPE port map (MonitorAddressxD(0),AERMonitorAddressxDI(0),ClockxCI,N_PZ_1055,'0',MonitorAddressxD_CE(0));
MonitorAddressxD_CE(0) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorAddressxD1: FDCPE port map (MonitorAddressxD(1),AERMonitorAddressxDI(1),ClockxCI,N_PZ_1055,'0',MonitorAddressxD_CE(1));
MonitorAddressxD_CE(1) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorAddressxD2: FDCPE port map (MonitorAddressxD(2),AERMonitorAddressxDI(2),ClockxCI,N_PZ_1055,'0',MonitorAddressxD_CE(2));
MonitorAddressxD_CE(2) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorAddressxD3: FDCPE port map (MonitorAddressxD(3),AERMonitorAddressxDI(3),ClockxCI,N_PZ_1055,'0',MonitorAddressxD_CE(3));
MonitorAddressxD_CE(3) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorAddressxD4: FDCPE port map (MonitorAddressxD(4),AERMonitorAddressxDI(4),ClockxCI,N_PZ_1055,'0',MonitorAddressxD_CE(4));
MonitorAddressxD_CE(4) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorAddressxD5: FDCPE port map (MonitorAddressxD(5),AERMonitorAddressxDI(5),ClockxCI,N_PZ_1055,'0',MonitorAddressxD_CE(5));
MonitorAddressxD_CE(5) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorAddressxD6: FDCPE port map (MonitorAddressxD(6),AERMonitorAddressxDI(6),ClockxCI,N_PZ_1055,'0',MonitorAddressxD_CE(6));
MonitorAddressxD_CE(6) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorAddressxD7: FDCPE port map (MonitorAddressxD(7),AERMonitorAddressxDI(7),ClockxCI,N_PZ_1055,'0',MonitorAddressxD_CE(7));
MonitorAddressxD_CE(7) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorAddressxD8: FDCPE port map (MonitorAddressxD(8),AERMonitorAddressxDI(8),ClockxCI,N_PZ_1055,'0',MonitorAddressxD_CE(8));
MonitorAddressxD_CE(8) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorAddressxD9: FDCPE port map (MonitorAddressxD(9),AERMonitorAddressxDI(9),ClockxCI,N_PZ_1055,'0',MonitorAddressxD_CE(9));
MonitorAddressxD_CE(9) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorAddressxD10: FDCPE port map (MonitorAddressxD(10),AERMonitorAddressxDI(10),ClockxCI,N_PZ_1055,'0',MonitorAddressxD_CE(10));
MonitorAddressxD_CE(10) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorAddressxD11: FDCPE port map (MonitorAddressxD(11),AERMonitorAddressxDI(11),ClockxCI,N_PZ_1055,'0',MonitorAddressxD_CE(11));
MonitorAddressxD_CE(11) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorAddressxD12: FDCPE port map (MonitorAddressxD(12),AERMonitorAddressxDI(12),ClockxCI,N_PZ_1055,'0',MonitorAddressxD_CE(12));
MonitorAddressxD_CE(12) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorAddressxD13: FDCPE port map (MonitorAddressxD(13),AERMonitorAddressxDI(13),ClockxCI,N_PZ_1055,'0',MonitorAddressxD_CE(13));
MonitorAddressxD_CE(13) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorAddressxD14: FDCPE port map (MonitorAddressxD(14),AERMonitorAddressxDI(14),ClockxCI,N_PZ_1055,'0',MonitorAddressxD_CE(14));
MonitorAddressxD_CE(14) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorEventReadyxS0: FDCPE port map (MonitorEventReadyxS(0),MonitorEventReadyxS_D(0),ClockxCI,N_PZ_1055,'0','1');
MonitorEventReadyxS_D(0) <= NOT (((NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT MonitorEventReadyxS(0))
	OR (uMonitorStateMachine/StatexDP_FFd2 AND 
	NOT MonitorEventReadyxS(0))
	OR (uMonitorStateMachine/StatexDP_FFd1 AND 
	NOT MonitorEventReadyxS(0))
	OR (NOT MonitorSelect AND uMergerStateMachine/r_State_FFd2 AND 
	NOT uMergerStateMachine/r_State_FFd1 AND N_PZ_1058)));

FDCPE_MonitorEventReadyxS1: FDCPE port map (MonitorEventReadyxS(1),MonitorEventReadyxS_D(1),ClockxCI,N_PZ_1055,'0','1');
MonitorEventReadyxS_D(1) <= NOT (((NOT MonitorEventReadyxS(1) AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3)
	OR (NOT MonitorEventReadyxS(1) AND 
	uMonitorStateMachine2/StatexDP_FFd2)
	OR (NOT MonitorEventReadyxS(1) AND 
	uMonitorStateMachine2/StatexDP_FFd1)
	OR (MonitorSelect AND uMergerStateMachine/r_State_FFd2 AND 
	NOT uMergerStateMachine/r_State_FFd1 AND N_PZ_1058)));

FTCPE_MonitorSelect: FTCPE port map (MonitorSelect,MonitorSelect_T,ClockxCI,N_PZ_1055,'0','1');
MonitorSelect_T <= ((MonitorEventReadyxS(0) AND MonitorSelect AND 
	NOT uMergerStateMachine/r_State_FFd2 AND NOT uMergerStateMachine/r_State_FFd1)
	OR (NOT MonitorSelect AND MonitorEventReadyxS(1) AND 
	NOT uMergerStateMachine/r_State_FFd2 AND NOT uMergerStateMachine/r_State_FFd1));

FDCPE_MonitorTimestampxD20: FDCPE port map (MonitorTimestampxD2(0),ActualTimestampxD(0),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD2_CE(0));
MonitorTimestampxD2_CE(0) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorTimestampxD21: FDCPE port map (MonitorTimestampxD2(1),ActualTimestampxD(1),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD2_CE(1));
MonitorTimestampxD2_CE(1) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorTimestampxD22: FDCPE port map (MonitorTimestampxD2(2),ActualTimestampxD(2),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD2_CE(2));
MonitorTimestampxD2_CE(2) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorTimestampxD23: FDCPE port map (MonitorTimestampxD2(3),ActualTimestampxD(3),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD2_CE(3));
MonitorTimestampxD2_CE(3) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorTimestampxD24: FDCPE port map (MonitorTimestampxD2(4),ActualTimestampxD(4),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD2_CE(4));
MonitorTimestampxD2_CE(4) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorTimestampxD25: FDCPE port map (MonitorTimestampxD2(5),ActualTimestampxD(5),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD2_CE(5));
MonitorTimestampxD2_CE(5) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorTimestampxD26: FDCPE port map (MonitorTimestampxD2(6),ActualTimestampxD(6),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD2_CE(6));
MonitorTimestampxD2_CE(6) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorTimestampxD27: FDCPE port map (MonitorTimestampxD2(7),ActualTimestampxD(7),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD2_CE(7));
MonitorTimestampxD2_CE(7) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorTimestampxD28: FDCPE port map (MonitorTimestampxD2(8),ActualTimestampxD(8),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD2_CE(8));
MonitorTimestampxD2_CE(8) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorTimestampxD29: FDCPE port map (MonitorTimestampxD2(9),ActualTimestampxD(9),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD2_CE(9));
MonitorTimestampxD2_CE(9) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorTimestampxD210: FDCPE port map (MonitorTimestampxD2(10),ActualTimestampxD(10),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD2_CE(10));
MonitorTimestampxD2_CE(10) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorTimestampxD211: FDCPE port map (MonitorTimestampxD2(11),ActualTimestampxD(11),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD2_CE(11));
MonitorTimestampxD2_CE(11) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorTimestampxD212: FDCPE port map (MonitorTimestampxD2(12),ActualTimestampxD(12),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD2_CE(12));
MonitorTimestampxD2_CE(12) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorTimestampxD213: FDCPE port map (MonitorTimestampxD2(13),ActualTimestampxD(13),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD2_CE(13));
MonitorTimestampxD2_CE(13) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorTimestampxD214: FDCPE port map (MonitorTimestampxD2(14),ActualTimestampxD(14),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD2_CE(14));
MonitorTimestampxD2_CE(14) <= (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1);

FDCPE_MonitorTimestampxD0: FDCPE port map (MonitorTimestampxD(0),ActualTimestampxD(0),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD_CE(0));
MonitorTimestampxD_CE(0) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorTimestampxD1: FDCPE port map (MonitorTimestampxD(1),ActualTimestampxD(1),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD_CE(1));
MonitorTimestampxD_CE(1) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorTimestampxD2: FDCPE port map (MonitorTimestampxD(2),ActualTimestampxD(2),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD_CE(2));
MonitorTimestampxD_CE(2) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorTimestampxD3: FDCPE port map (MonitorTimestampxD(3),ActualTimestampxD(3),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD_CE(3));
MonitorTimestampxD_CE(3) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorTimestampxD4: FDCPE port map (MonitorTimestampxD(4),ActualTimestampxD(4),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD_CE(4));
MonitorTimestampxD_CE(4) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorTimestampxD5: FDCPE port map (MonitorTimestampxD(5),ActualTimestampxD(5),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD_CE(5));
MonitorTimestampxD_CE(5) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorTimestampxD6: FDCPE port map (MonitorTimestampxD(6),ActualTimestampxD(6),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD_CE(6));
MonitorTimestampxD_CE(6) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorTimestampxD7: FDCPE port map (MonitorTimestampxD(7),ActualTimestampxD(7),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD_CE(7));
MonitorTimestampxD_CE(7) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorTimestampxD8: FDCPE port map (MonitorTimestampxD(8),ActualTimestampxD(8),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD_CE(8));
MonitorTimestampxD_CE(8) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorTimestampxD9: FDCPE port map (MonitorTimestampxD(9),ActualTimestampxD(9),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD_CE(9));
MonitorTimestampxD_CE(9) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorTimestampxD10: FDCPE port map (MonitorTimestampxD(10),ActualTimestampxD(10),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD_CE(10));
MonitorTimestampxD_CE(10) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorTimestampxD11: FDCPE port map (MonitorTimestampxD(11),ActualTimestampxD(11),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD_CE(11));
MonitorTimestampxD_CE(11) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorTimestampxD12: FDCPE port map (MonitorTimestampxD(12),ActualTimestampxD(12),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD_CE(12));
MonitorTimestampxD_CE(12) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorTimestampxD13: FDCPE port map (MonitorTimestampxD(13),ActualTimestampxD(13),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD_CE(13));
MonitorTimestampxD_CE(13) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);

FDCPE_MonitorTimestampxD14: FDCPE port map (MonitorTimestampxD(14),ActualTimestampxD(14),ClockxCI,N_PZ_1055,'0',MonitorTimestampxD_CE(14));
MonitorTimestampxD_CE(14) <= (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1);


N_PZ_1055 <= (NOT ResetxRBI AND TimestampMasterxSO);


N_PZ_1058 <= (uFifoStateMachine/StatexDP_FFd3 AND 
	uFifoStateMachine/StatexDP_FFd2);


N_PZ_1061 <= ((NOT uFifoStateMachine/StatexDP_FFd2)
	OR (NOT uFifoStateMachine/StatexDP_FFd3 AND 
	uFifoStateMachine/StatexDP_FFd1));


N_PZ_1063 <= ((ResetEventCounterxS)
	OR (NOT uEventCounter/CountxDP(0) AND 
	NOT uEventCounter/CountxDP(1) AND NOT uEventCounter/CountxDP(2) AND 
	NOT uEventCounter/CountxDP(3) AND NOT uEventCounter/CountxDP(4) AND 
	NOT uEventCounter/CountxDP(5) AND NOT uEventCounter/CountxDP(6) AND 
	uEventCounter/CountxDP(7)));


N_PZ_1065 <= (uFifoStateMachine/StatexDP_FFd3 AND 
	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2);


N_PZ_1066 <= (uSynchStateMachine/DividerxDP(0) AND 
	uSynchStateMachine/DividerxDP(1));


N_PZ_1071 <= (NOT uSynchStateMachine/DividerxDP(2) AND 
	NOT uSynchStateMachine/DividerxDP(3) AND NOT uSynchStateMachine/DividerxDP(4));


N_PZ_1081 <= ((uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/StatexDP_FFd1)
	OR (NOT uSynchStateMachine/StatexDP_FFd4 AND 
	NOT uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/StatexDP_FFd1));


N_PZ_1102 <= ((NOT uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd3 AND IncxS)
	OR (uSynchStateMachine/StatexDP_FFd4 AND 
	NOT uSynchStateMachine/StatexDP_FFd1 AND IncxS)
	OR (N_PZ_1055 AND uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND uSynchStateMachine/StatexDP_FFd1)
	OR (TimestampTickxSI AND 
	uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/SyncInxS AND 
	uSynchStateMachine/StatexDP_FFd1 AND NOT HostResetTimestampxSI));


N_PZ_1160_MC.GLB <= ((N_PZ_1065)
	OR (NOT uFifoStateMachine/StatexDP_FFd3 AND 
	uFifoStateMachine/StatexDP_FFd1 AND uFifoStateMachine/StatexDP_FFd2));


N_PZ_1175 <= ((N_PZ_1055 AND NOT IncxS)
	OR (NOT TimestampTickxSI AND NOT HostResetTimestampxSI AND NOT IncxS));


ResetEventCounterxS <= ((uFifoStateMachine/StatexDP_FFd3 AND 
	NOT uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2)
	OR (NOT uFifoStateMachine/StatexDP_FFd3 AND 
	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2));


SynchOutxSO <= NOT (((uSynchStateMachine/StatexDP_FFd2 AND NOT SyncInxAI)
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND NOT SyncInxAI)
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd4 AND NOT uSynchStateMachine/StatexDP_FFd3)
	OR (NOT uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd1)
	OR (NOT uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/StatexDP_FFd1 AND NOT uSynchStateMachine/DividerxDP(2) AND 
	uSynchStateMachine/DividerxDP(0) AND uSynchStateMachine/DividerxDP(3) AND 
	uSynchStateMachine/DividerxDP(4) AND NOT uSynchStateMachine/DividerxDP(1))
	OR (NOT uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/StatexDP_FFd1 AND NOT uSynchStateMachine/DividerxDP(2) AND 
	NOT uSynchStateMachine/DividerxDP(0) AND uSynchStateMachine/DividerxDP(3) AND 
	uSynchStateMachine/DividerxDP(4) AND uSynchStateMachine/DividerxDP(1))));


TimestampMasterxSO <= NOT ((uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd1)
	XOR ((uSynchStateMachine/StatexDP_FFd4 AND 
	NOT uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/StatexDP_FFd1)
	OR (NOT uSynchStateMachine/StatexDP_FFd4 AND 
	NOT uSynchStateMachine/StatexDP_FFd3 AND uSynchStateMachine/StatexDP_FFd1)));

FDCPE_uEarlyPaketTimer/CountxDP0: FDCPE port map (uEarlyPaketTimer/CountxDP(0),uEarlyPaketTimer/CountxDP_D(0),ClockxCI,N_PZ_1055,'0','1');
uEarlyPaketTimer/CountxDP_D(0) <= ((uEarlyPaketTimer/CountxDP(18) AND 
	uEarlyPaketTimer/CountxDP(0) AND NOT N_PZ_1063)
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT uEarlyPaketTimer/CountxDP(0) AND NOT N_PZ_1063));

FTCPE_uEarlyPaketTimer/CountxDP1: FTCPE port map (uEarlyPaketTimer/CountxDP(1),uEarlyPaketTimer/CountxDP_T(1),ClockxCI,N_PZ_1055,'0','1');
uEarlyPaketTimer/CountxDP_T(1) <= ((N_PZ_1063 AND uEarlyPaketTimer/CountxDP(1))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEarlyPaketTimer/CountxDP(0) AND NOT N_PZ_1063));

FTCPE_uEarlyPaketTimer/CountxDP2: FTCPE port map (uEarlyPaketTimer/CountxDP(2),uEarlyPaketTimer/CountxDP_T(2),ClockxCI,N_PZ_1055,'0','1');
uEarlyPaketTimer/CountxDP_T(2) <= ((N_PZ_1063 AND uEarlyPaketTimer/CountxDP(2))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEarlyPaketTimer/CountxDP(0) AND NOT N_PZ_1063 AND uEarlyPaketTimer/CountxDP(1)));

FTCPE_uEarlyPaketTimer/CountxDP3: FTCPE port map (uEarlyPaketTimer/CountxDP(3),uEarlyPaketTimer/CountxDP_T(3),ClockxCI,N_PZ_1055,'0','1');
uEarlyPaketTimer/CountxDP_T(3) <= ((N_PZ_1063 AND uEarlyPaketTimer/CountxDP(3))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEarlyPaketTimer/CountxDP(0) AND NOT N_PZ_1063 AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2)));

FTCPE_uEarlyPaketTimer/CountxDP4: FTCPE port map (uEarlyPaketTimer/CountxDP(4),uEarlyPaketTimer/CountxDP_T(4),ClockxCI,N_PZ_1055,'0','1');
uEarlyPaketTimer/CountxDP_T(4) <= ((ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(4))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(0) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(1) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND NOT uEventCounter/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3))
	OR (NOT uEventCounter/CountxDP(0) AND 
	NOT uEventCounter/CountxDP(1) AND NOT uEventCounter/CountxDP(2) AND 
	NOT uEventCounter/CountxDP(3) AND NOT uEventCounter/CountxDP(4) AND 
	NOT uEventCounter/CountxDP(5) AND NOT uEventCounter/CountxDP(6) AND 
	uEventCounter/CountxDP(7) AND uEarlyPaketTimer/CountxDP(4)));

FTCPE_uEarlyPaketTimer/CountxDP5: FTCPE port map (uEarlyPaketTimer/CountxDP(5),uEarlyPaketTimer/CountxDP_T(5),ClockxCI,N_PZ_1055,'0','1');
uEarlyPaketTimer/CountxDP_T(5) <= ((ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(5))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(0) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(1) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND NOT uEventCounter/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4))
	OR (NOT uEventCounter/CountxDP(0) AND 
	NOT uEventCounter/CountxDP(1) AND NOT uEventCounter/CountxDP(2) AND 
	NOT uEventCounter/CountxDP(3) AND NOT uEventCounter/CountxDP(4) AND 
	NOT uEventCounter/CountxDP(5) AND NOT uEventCounter/CountxDP(6) AND 
	uEventCounter/CountxDP(7) AND uEarlyPaketTimer/CountxDP(5)));

FTCPE_uEarlyPaketTimer/CountxDP6: FTCPE port map (uEarlyPaketTimer/CountxDP(6),uEarlyPaketTimer/CountxDP_T(6),ClockxCI,N_PZ_1055,'0','1');
uEarlyPaketTimer/CountxDP_T(6) <= ((ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(6))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(0) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(1) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND NOT uEventCounter/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5))
	OR (NOT uEventCounter/CountxDP(0) AND 
	NOT uEventCounter/CountxDP(1) AND NOT uEventCounter/CountxDP(2) AND 
	NOT uEventCounter/CountxDP(3) AND NOT uEventCounter/CountxDP(4) AND 
	NOT uEventCounter/CountxDP(5) AND NOT uEventCounter/CountxDP(6) AND 
	uEventCounter/CountxDP(7) AND uEarlyPaketTimer/CountxDP(6)));

FTCPE_uEarlyPaketTimer/CountxDP7: FTCPE port map (uEarlyPaketTimer/CountxDP(7),uEarlyPaketTimer/CountxDP_T(7),ClockxCI,N_PZ_1055,'0','1');
uEarlyPaketTimer/CountxDP_T(7) <= ((ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(7))
	OR (NOT uEventCounter/CountxDP(0) AND 
	NOT uEventCounter/CountxDP(1) AND NOT uEventCounter/CountxDP(2) AND 
	NOT uEventCounter/CountxDP(3) AND NOT uEventCounter/CountxDP(4) AND 
	NOT uEventCounter/CountxDP(5) AND NOT uEventCounter/CountxDP(6) AND 
	uEventCounter/CountxDP(7) AND uEarlyPaketTimer/CountxDP(7))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(0) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(1) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND NOT uEventCounter/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6)));

FTCPE_uEarlyPaketTimer/CountxDP8: FTCPE port map (uEarlyPaketTimer/CountxDP(8),uEarlyPaketTimer/CountxDP_T(8),ClockxCI,N_PZ_1055,'0','1');
uEarlyPaketTimer/CountxDP_T(8) <= ((ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(8))
	OR (NOT uEventCounter/CountxDP(0) AND 
	NOT uEventCounter/CountxDP(1) AND NOT uEventCounter/CountxDP(2) AND 
	NOT uEventCounter/CountxDP(3) AND NOT uEventCounter/CountxDP(4) AND 
	NOT uEventCounter/CountxDP(5) AND NOT uEventCounter/CountxDP(6) AND 
	uEventCounter/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(0) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(1) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND NOT uEventCounter/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7)));

FTCPE_uEarlyPaketTimer/CountxDP9: FTCPE port map (uEarlyPaketTimer/CountxDP(9),uEarlyPaketTimer/CountxDP_T(9),ClockxCI,N_PZ_1055,'0','1');
uEarlyPaketTimer/CountxDP_T(9) <= ((ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(9))
	OR (NOT uEventCounter/CountxDP(0) AND 
	NOT uEventCounter/CountxDP(1) AND NOT uEventCounter/CountxDP(2) AND 
	NOT uEventCounter/CountxDP(3) AND NOT uEventCounter/CountxDP(4) AND 
	NOT uEventCounter/CountxDP(5) AND NOT uEventCounter/CountxDP(6) AND 
	uEventCounter/CountxDP(7) AND uEarlyPaketTimer/CountxDP(9))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(0) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(8))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(1) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(8))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(8))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(8))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(8))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(8))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(8))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND NOT uEventCounter/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(8)));

FTCPE_uEarlyPaketTimer/CountxDP10: FTCPE port map (uEarlyPaketTimer/CountxDP(10),uEarlyPaketTimer/CountxDP_T(10),ClockxCI,N_PZ_1055,'0','1');
uEarlyPaketTimer/CountxDP_T(10) <= ((ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(10))
	OR (NOT uEventCounter/CountxDP(0) AND 
	NOT uEventCounter/CountxDP(1) AND NOT uEventCounter/CountxDP(2) AND 
	NOT uEventCounter/CountxDP(3) AND NOT uEventCounter/CountxDP(4) AND 
	NOT uEventCounter/CountxDP(5) AND NOT uEventCounter/CountxDP(6) AND 
	uEventCounter/CountxDP(7) AND uEarlyPaketTimer/CountxDP(10))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(0) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(8) AND uEarlyPaketTimer/CountxDP(9))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(1) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(8) AND uEarlyPaketTimer/CountxDP(9))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(8) AND uEarlyPaketTimer/CountxDP(9))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(8) AND uEarlyPaketTimer/CountxDP(9))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(8) AND uEarlyPaketTimer/CountxDP(9))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(8) AND uEarlyPaketTimer/CountxDP(9))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(8) AND uEarlyPaketTimer/CountxDP(9))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND NOT uEventCounter/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(8) AND uEarlyPaketTimer/CountxDP(9)));

FTCPE_uEarlyPaketTimer/CountxDP11: FTCPE port map (uEarlyPaketTimer/CountxDP(11),uEarlyPaketTimer/CountxDP_T(11),ClockxCI,N_PZ_1055,'0','1');
uEarlyPaketTimer/CountxDP_T(11) <= ((ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(11))
	OR (NOT uEventCounter/CountxDP(0) AND 
	NOT uEventCounter/CountxDP(1) AND NOT uEventCounter/CountxDP(2) AND 
	NOT uEventCounter/CountxDP(3) AND NOT uEventCounter/CountxDP(4) AND 
	NOT uEventCounter/CountxDP(5) AND NOT uEventCounter/CountxDP(6) AND 
	uEventCounter/CountxDP(7) AND uEarlyPaketTimer/CountxDP(11))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(0) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(1) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND NOT uEventCounter/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9)));

FTCPE_uEarlyPaketTimer/CountxDP12: FTCPE port map (uEarlyPaketTimer/CountxDP(12),uEarlyPaketTimer/CountxDP_T(12),ClockxCI,N_PZ_1055,'0','1');
uEarlyPaketTimer/CountxDP_T(12) <= ((ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(12))
	OR (NOT uEventCounter/CountxDP(0) AND 
	NOT uEventCounter/CountxDP(1) AND NOT uEventCounter/CountxDP(2) AND 
	NOT uEventCounter/CountxDP(3) AND NOT uEventCounter/CountxDP(4) AND 
	NOT uEventCounter/CountxDP(5) AND NOT uEventCounter/CountxDP(6) AND 
	uEventCounter/CountxDP(7) AND uEarlyPaketTimer/CountxDP(12))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(0) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(1) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND NOT uEventCounter/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11)));

FTCPE_uEarlyPaketTimer/CountxDP13: FTCPE port map (uEarlyPaketTimer/CountxDP(13),uEarlyPaketTimer/CountxDP_T(13),ClockxCI,N_PZ_1055,'0','1');
uEarlyPaketTimer/CountxDP_T(13) <= ((ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(13))
	OR (NOT uEventCounter/CountxDP(0) AND 
	NOT uEventCounter/CountxDP(1) AND NOT uEventCounter/CountxDP(2) AND 
	NOT uEventCounter/CountxDP(3) AND NOT uEventCounter/CountxDP(4) AND 
	NOT uEventCounter/CountxDP(5) AND NOT uEventCounter/CountxDP(6) AND 
	uEventCounter/CountxDP(7) AND uEarlyPaketTimer/CountxDP(13))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(0) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(1) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND NOT uEventCounter/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12)));

FTCPE_uEarlyPaketTimer/CountxDP14: FTCPE port map (uEarlyPaketTimer/CountxDP(14),uEarlyPaketTimer/CountxDP_T(14),ClockxCI,N_PZ_1055,'0','1');
uEarlyPaketTimer/CountxDP_T(14) <= ((ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(14))
	OR (NOT uEventCounter/CountxDP(0) AND 
	NOT uEventCounter/CountxDP(1) AND NOT uEventCounter/CountxDP(2) AND 
	NOT uEventCounter/CountxDP(3) AND NOT uEventCounter/CountxDP(4) AND 
	NOT uEventCounter/CountxDP(5) AND NOT uEventCounter/CountxDP(6) AND 
	uEventCounter/CountxDP(7) AND uEarlyPaketTimer/CountxDP(14))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(0) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(1) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND NOT uEventCounter/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13)));

FTCPE_uEarlyPaketTimer/CountxDP15: FTCPE port map (uEarlyPaketTimer/CountxDP(15),uEarlyPaketTimer/CountxDP_T(15),ClockxCI,N_PZ_1055,'0','1');
uEarlyPaketTimer/CountxDP_T(15) <= ((ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(15))
	OR (NOT uEventCounter/CountxDP(0) AND 
	NOT uEventCounter/CountxDP(1) AND NOT uEventCounter/CountxDP(2) AND 
	NOT uEventCounter/CountxDP(3) AND NOT uEventCounter/CountxDP(4) AND 
	NOT uEventCounter/CountxDP(5) AND NOT uEventCounter/CountxDP(6) AND 
	uEventCounter/CountxDP(7) AND uEarlyPaketTimer/CountxDP(15))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(0) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(1) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND NOT uEventCounter/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14)));

FTCPE_uEarlyPaketTimer/CountxDP16: FTCPE port map (uEarlyPaketTimer/CountxDP(16),uEarlyPaketTimer/CountxDP_T(16),ClockxCI,N_PZ_1055,'0','1');
uEarlyPaketTimer/CountxDP_T(16) <= ((ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(16))
	OR (NOT uEventCounter/CountxDP(0) AND 
	NOT uEventCounter/CountxDP(1) AND NOT uEventCounter/CountxDP(2) AND 
	NOT uEventCounter/CountxDP(3) AND NOT uEventCounter/CountxDP(4) AND 
	NOT uEventCounter/CountxDP(5) AND NOT uEventCounter/CountxDP(6) AND 
	uEventCounter/CountxDP(7) AND uEarlyPaketTimer/CountxDP(16))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(0) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14) AND uEarlyPaketTimer/CountxDP(15))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(1) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14) AND uEarlyPaketTimer/CountxDP(15))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14) AND uEarlyPaketTimer/CountxDP(15))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14) AND uEarlyPaketTimer/CountxDP(15))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14) AND uEarlyPaketTimer/CountxDP(15))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14) AND uEarlyPaketTimer/CountxDP(15))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14) AND uEarlyPaketTimer/CountxDP(15))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND NOT uEventCounter/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14) AND uEarlyPaketTimer/CountxDP(15)));

FTCPE_uEarlyPaketTimer/CountxDP17: FTCPE port map (uEarlyPaketTimer/CountxDP(17),uEarlyPaketTimer/CountxDP_T(17),ClockxCI,N_PZ_1055,'0','1');
uEarlyPaketTimer/CountxDP_T(17) <= ((ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(17))
	OR (NOT uEventCounter/CountxDP(0) AND 
	NOT uEventCounter/CountxDP(1) AND NOT uEventCounter/CountxDP(2) AND 
	NOT uEventCounter/CountxDP(3) AND NOT uEventCounter/CountxDP(4) AND 
	NOT uEventCounter/CountxDP(5) AND NOT uEventCounter/CountxDP(6) AND 
	uEventCounter/CountxDP(7) AND uEarlyPaketTimer/CountxDP(17))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(0) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14) AND uEarlyPaketTimer/CountxDP(15) AND 
	uEarlyPaketTimer/CountxDP(16))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(1) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14) AND uEarlyPaketTimer/CountxDP(15) AND 
	uEarlyPaketTimer/CountxDP(16))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14) AND uEarlyPaketTimer/CountxDP(15) AND 
	uEarlyPaketTimer/CountxDP(16))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14) AND uEarlyPaketTimer/CountxDP(15) AND 
	uEarlyPaketTimer/CountxDP(16))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14) AND uEarlyPaketTimer/CountxDP(15) AND 
	uEarlyPaketTimer/CountxDP(16))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14) AND uEarlyPaketTimer/CountxDP(15) AND 
	uEarlyPaketTimer/CountxDP(16))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14) AND uEarlyPaketTimer/CountxDP(15) AND 
	uEarlyPaketTimer/CountxDP(16))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND NOT uEventCounter/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14) AND uEarlyPaketTimer/CountxDP(15) AND 
	uEarlyPaketTimer/CountxDP(16)));

FDCPE_uEarlyPaketTimer/CountxDP18: FDCPE port map (uEarlyPaketTimer/CountxDP(18),uEarlyPaketTimer/CountxDP_D(18),ClockxCI,N_PZ_1055,'0','1');
uEarlyPaketTimer/CountxDP_D(18) <= ((uEarlyPaketTimer/CountxDP(18) AND NOT N_PZ_1063)
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(0) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14) AND uEarlyPaketTimer/CountxDP(15) AND 
	uEarlyPaketTimer/CountxDP(16) AND uEarlyPaketTimer/CountxDP(17))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	uEventCounter/CountxDP(1) AND NOT ResetEventCounterxS AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14) AND uEarlyPaketTimer/CountxDP(15) AND 
	uEarlyPaketTimer/CountxDP(16) AND uEarlyPaketTimer/CountxDP(17))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14) AND uEarlyPaketTimer/CountxDP(15) AND 
	uEarlyPaketTimer/CountxDP(16) AND uEarlyPaketTimer/CountxDP(17))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(3) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14) AND uEarlyPaketTimer/CountxDP(15) AND 
	uEarlyPaketTimer/CountxDP(16) AND uEarlyPaketTimer/CountxDP(17))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14) AND uEarlyPaketTimer/CountxDP(15) AND 
	uEarlyPaketTimer/CountxDP(16) AND uEarlyPaketTimer/CountxDP(17))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(5) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14) AND uEarlyPaketTimer/CountxDP(15) AND 
	uEarlyPaketTimer/CountxDP(16) AND uEarlyPaketTimer/CountxDP(17))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND uEventCounter/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14) AND uEarlyPaketTimer/CountxDP(15) AND 
	uEarlyPaketTimer/CountxDP(16) AND uEarlyPaketTimer/CountxDP(17))
	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
	NOT ResetEventCounterxS AND NOT uEventCounter/CountxDP(7) AND 
	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
	uEarlyPaketTimer/CountxDP(1) AND uEarlyPaketTimer/CountxDP(2) AND 
	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
	uEarlyPaketTimer/CountxDP(9) AND uEarlyPaketTimer/CountxDP(11) AND 
	uEarlyPaketTimer/CountxDP(12) AND uEarlyPaketTimer/CountxDP(13) AND 
	uEarlyPaketTimer/CountxDP(14) AND uEarlyPaketTimer/CountxDP(15) AND 
	uEarlyPaketTimer/CountxDP(16) AND uEarlyPaketTimer/CountxDP(17)));

FTCPE_uEventCounter/CountxDP0: FTCPE port map (uEventCounter/CountxDP(0),uEventCounter/CountxDP_T(0),ClockxCI,N_PZ_1055,'0','1');
uEventCounter/CountxDP_T(0) <= NOT (((NOT N_PZ_1058 AND NOT ResetEventCounterxS)
	OR (NOT uEventCounter/CountxDP(0) AND ResetEventCounterxS)
	OR (NOT uEventCounter/CountxDP(0) AND 
	NOT uEventCounter/CountxDP(1) AND NOT uEventCounter/CountxDP(2) AND 
	NOT uEventCounter/CountxDP(3) AND NOT uEventCounter/CountxDP(4) AND 
	NOT uEventCounter/CountxDP(5) AND NOT uEventCounter/CountxDP(6) AND 
	uEventCounter/CountxDP(7))));

FTCPE_uEventCounter/CountxDP1: FTCPE port map (uEventCounter/CountxDP(1),uEventCounter/CountxDP_T(1),ClockxCI,N_PZ_1055,'0','1');
uEventCounter/CountxDP_T(1) <= ((uEventCounter/CountxDP(1) AND ResetEventCounterxS)
	OR (N_PZ_1058 AND uEventCounter/CountxDP(0) AND 
	NOT ResetEventCounterxS));

FTCPE_uEventCounter/CountxDP2: FTCPE port map (uEventCounter/CountxDP(2),uEventCounter/CountxDP_T(2),ClockxCI,N_PZ_1055,'0','1');
uEventCounter/CountxDP_T(2) <= ((ResetEventCounterxS AND uEventCounter/CountxDP(2))
	OR (N_PZ_1058 AND uEventCounter/CountxDP(0) AND 
	uEventCounter/CountxDP(1) AND NOT ResetEventCounterxS));

FTCPE_uEventCounter/CountxDP3: FTCPE port map (uEventCounter/CountxDP(3),uEventCounter/CountxDP_T(3),ClockxCI,N_PZ_1055,'0','1');
uEventCounter/CountxDP_T(3) <= ((ResetEventCounterxS AND uEventCounter/CountxDP(3))
	OR (N_PZ_1058 AND uEventCounter/CountxDP(0) AND 
	uEventCounter/CountxDP(1) AND NOT ResetEventCounterxS AND uEventCounter/CountxDP(2)));

FTCPE_uEventCounter/CountxDP4: FTCPE port map (uEventCounter/CountxDP(4),uEventCounter/CountxDP_T(4),ClockxCI,N_PZ_1055,'0','1');
uEventCounter/CountxDP_T(4) <= ((ResetEventCounterxS AND uEventCounter/CountxDP(4))
	OR (N_PZ_1058 AND uEventCounter/CountxDP(0) AND 
	uEventCounter/CountxDP(1) AND NOT ResetEventCounterxS AND uEventCounter/CountxDP(2) AND 
	uEventCounter/CountxDP(3)));

FTCPE_uEventCounter/CountxDP5: FTCPE port map (uEventCounter/CountxDP(5),uEventCounter/CountxDP_T(5),ClockxCI,N_PZ_1055,'0','1');
uEventCounter/CountxDP_T(5) <= ((ResetEventCounterxS AND uEventCounter/CountxDP(5))
	OR (N_PZ_1058 AND uEventCounter/CountxDP(0) AND 
	uEventCounter/CountxDP(1) AND NOT ResetEventCounterxS AND uEventCounter/CountxDP(2) AND 
	uEventCounter/CountxDP(3) AND uEventCounter/CountxDP(4)));

FTCPE_uEventCounter/CountxDP6: FTCPE port map (uEventCounter/CountxDP(6),uEventCounter/CountxDP_T(6),ClockxCI,N_PZ_1055,'0','1');
uEventCounter/CountxDP_T(6) <= ((ResetEventCounterxS AND uEventCounter/CountxDP(6))
	OR (N_PZ_1058 AND uEventCounter/CountxDP(0) AND 
	uEventCounter/CountxDP(1) AND NOT ResetEventCounterxS AND uEventCounter/CountxDP(2) AND 
	uEventCounter/CountxDP(3) AND uEventCounter/CountxDP(4) AND 
	uEventCounter/CountxDP(5)));

FTCPE_uEventCounter/CountxDP7: FTCPE port map (uEventCounter/CountxDP(7),uEventCounter/CountxDP_T(7),ClockxCI,N_PZ_1055,'0','1');
uEventCounter/CountxDP_T(7) <= ((ResetEventCounterxS AND uEventCounter/CountxDP(7))
	OR (NOT uEventCounter/CountxDP(0) AND 
	NOT uEventCounter/CountxDP(1) AND NOT uEventCounter/CountxDP(2) AND 
	NOT uEventCounter/CountxDP(3) AND NOT uEventCounter/CountxDP(4) AND 
	NOT uEventCounter/CountxDP(5) AND NOT uEventCounter/CountxDP(6) AND 
	uEventCounter/CountxDP(7))
	OR (N_PZ_1058 AND uEventCounter/CountxDP(0) AND 
	uEventCounter/CountxDP(1) AND NOT ResetEventCounterxS AND uEventCounter/CountxDP(2) AND 
	uEventCounter/CountxDP(3) AND uEventCounter/CountxDP(4) AND 
	uEventCounter/CountxDP(5) AND uEventCounter/CountxDP(6)));

FDCPE_uFifoStateMachine/StatexDP_FFd1: FDCPE port map (uFifoStateMachine/StatexDP_FFd1,uFifoStateMachine/StatexDP_FFd1_D,ClockxCI,N_PZ_1055,'0','1');
uFifoStateMachine/StatexDP_FFd1_D <= NOT (((NOT uFifoStateMachine/StatexDP_FFd3 AND 
	uFifoStateMachine/StatexDP_FFd1)
	OR (NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT uFifoStateMachine/StatexDP_FFd2)));

FDCPE_uFifoStateMachine/StatexDP_FFd2: FDCPE port map (uFifoStateMachine/StatexDP_FFd2,uFifoStateMachine/StatexDP_FFd2_D,ClockxCI,N_PZ_1055,'0','1');
uFifoStateMachine/StatexDP_FFd2_D <= ((uFifoStateMachine/StatexDP_FFd3 AND 
	uFifoStateMachine/StatexDP_FFd1)
	OR (FifoInFullxSBI AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
	NOT uEarlyPaketTimer/CountxDP(18) AND EventReady)
	OR (FifoInFullxSBI AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
	NOT uEarlyPaketTimer/CountxDP(18) AND uFifoStateMachine/TimestampOverflowxDP)
	OR (FifoInFullxSBI AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
	NOT uEventCounter/CountxDP(0) AND NOT uEventCounter/CountxDP(1) AND 
	NOT uEventCounter/CountxDP(2) AND NOT uEventCounter/CountxDP(3) AND 
	NOT uEventCounter/CountxDP(4) AND NOT uEventCounter/CountxDP(5) AND 
	NOT uEventCounter/CountxDP(6) AND uEventCounter/CountxDP(7) AND EventReady)
	OR (FifoInFullxSBI AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
	NOT uEventCounter/CountxDP(0) AND NOT uEventCounter/CountxDP(1) AND 
	NOT uEventCounter/CountxDP(2) AND NOT uEventCounter/CountxDP(3) AND 
	NOT uEventCounter/CountxDP(4) AND NOT uEventCounter/CountxDP(5) AND 
	NOT uEventCounter/CountxDP(6) AND uEventCounter/CountxDP(7) AND 
	uFifoStateMachine/TimestampOverflowxDP));

FDCPE_uFifoStateMachine/StatexDP_FFd3: FDCPE port map (uFifoStateMachine/StatexDP_FFd3,uFifoStateMachine/StatexDP_FFd3_D,ClockxCI,N_PZ_1055,'0','1');
uFifoStateMachine/StatexDP_FFd3_D <= NOT (((NOT FifoInFullxSBI AND NOT uFifoStateMachine/StatexDP_FFd2)
	OR (uFifoStateMachine/StatexDP_FFd3 AND 
	NOT uFifoStateMachine/StatexDP_FFd2)
	OR (NOT uFifoStateMachine/StatexDP_FFd3 AND 
	uFifoStateMachine/StatexDP_FFd1)
	OR (NOT uFifoStateMachine/StatexDP_FFd2 AND 
	NOT uEarlyPaketTimer/CountxDP(18) AND NOT EventReady)
	OR (NOT uFifoStateMachine/StatexDP_FFd2 AND 
	NOT uEarlyPaketTimer/CountxDP(18) AND uFifoStateMachine/TimestampOverflowxDP)
	OR (NOT uFifoStateMachine/StatexDP_FFd2 AND 
	NOT uEventCounter/CountxDP(0) AND NOT uEventCounter/CountxDP(1) AND 
	NOT uEventCounter/CountxDP(2) AND NOT uEventCounter/CountxDP(3) AND 
	NOT uEventCounter/CountxDP(4) AND NOT uEventCounter/CountxDP(5) AND 
	NOT uEventCounter/CountxDP(6) AND uEventCounter/CountxDP(7) AND NOT EventReady)
	OR (NOT uFifoStateMachine/StatexDP_FFd2 AND 
	NOT uEventCounter/CountxDP(0) AND NOT uEventCounter/CountxDP(1) AND 
	NOT uEventCounter/CountxDP(2) AND NOT uEventCounter/CountxDP(3) AND 
	NOT uEventCounter/CountxDP(4) AND NOT uEventCounter/CountxDP(5) AND 
	NOT uEventCounter/CountxDP(6) AND uEventCounter/CountxDP(7) AND 
	uFifoStateMachine/TimestampOverflowxDP)));

FDCPE_uFifoStateMachine/TimestampOverflowxDP: FDCPE port map (uFifoStateMachine/TimestampOverflowxDP,uFifoStateMachine/TimestampOverflowxDP_D,ClockxCI,N_PZ_1055,'0','1');
uFifoStateMachine/TimestampOverflowxDP_D <= NOT (((NOT uFifoStateMachine/StatexDP_FFd3 AND 
	NOT uFifoStateMachine/StatexDP_FFd1 AND uFifoStateMachine/StatexDP_FFd2)
	OR (NOT uFifoStateMachine/TimestampOverflowxDP AND 
	uTimestampCounter/DataxDO(15) AND uTimestampCounter/MSbDelayedxDP)
	OR (NOT uFifoStateMachine/TimestampOverflowxDP AND 
	NOT uTimestampCounter/DataxDO(15) AND NOT uTimestampCounter/MSbDelayedxDP)));

FDCPE_uMergerStateMachine/r_State_FFd1: FDCPE port map (uMergerStateMachine/r_State_FFd1,uMergerStateMachine/r_State_FFd1_D,ClockxCI,N_PZ_1055,'0','1');
uMergerStateMachine/r_State_FFd1_D <= ((MonitorEventReadyxS(0) AND NOT MonitorEventReadyxS(1) AND 
	NOT uMergerStateMachine/r_State_FFd2 AND NOT uMergerStateMachine/r_State_FFd1)
	OR (MonitorSelect AND MonitorEventReadyxS(1) AND 
	NOT uMergerStateMachine/r_State_FFd2 AND NOT uMergerStateMachine/r_State_FFd1));

FDCPE_uMergerStateMachine/r_State_FFd2: FDCPE port map (uMergerStateMachine/r_State_FFd2,uMergerStateMachine/r_State_FFd2_D,ClockxCI,N_PZ_1055,'0','1');
uMergerStateMachine/r_State_FFd2_D <= NOT (((MonitorSelect AND NOT uMergerStateMachine/r_State_FFd2 AND 
	NOT uMergerStateMachine/r_State_FFd1)
	OR (NOT MonitorEventReadyxS(1) AND 
	NOT uMergerStateMachine/r_State_FFd2 AND NOT uMergerStateMachine/r_State_FFd1)
	OR (uMergerStateMachine/r_State_FFd2 AND 
	NOT uMergerStateMachine/r_State_FFd1 AND N_PZ_1058)));

FDDCPE_uMonitorStateMachine/AERMonitorREQxSBN: FDDCPE port map (uMonitorStateMachine/AERMonitorREQxSBN,AERMonitorREQxABI,ClockxCI,'0','0','1');

FDDCPE_uMonitorStateMachine/AERREQxSB: FDDCPE port map (uMonitorStateMachine/AERREQxSB,uMonitorStateMachine/AERMonitorREQxSBN,ClockxCI,'0','0','1');

FTCPE_uMonitorStateMachine/MissedEventsxDP0: FTCPE port map (uMonitorStateMachine/MissedEventsxDP(0),uMonitorStateMachine/MissedEventsxDP_T(0),ClockxCI,N_PZ_1055,'0','1');
uMonitorStateMachine/MissedEventsxDP_T(0) <= ((NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd4 AND NOT FifoInFullxSBI AND 
	uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/AERREQxSB)
	OR (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd4 AND NOT FifoInFullxSBI AND 
	uMonitorStateMachine/StatexDP_FFd1 AND NOT uMonitorStateMachine/AERREQxSB));

FTCPE_uMonitorStateMachine/MissedEventsxDP1: FTCPE port map (uMonitorStateMachine/MissedEventsxDP(1),uMonitorStateMachine/MissedEventsxDP_T(1),ClockxCI,N_PZ_1055,'0','1');
uMonitorStateMachine/MissedEventsxDP_T(1) <= ((NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd4 AND NOT FifoInFullxSBI AND 
	uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/AERREQxSB AND 
	uMonitorStateMachine/MissedEventsxDP(0))
	OR (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd4 AND NOT FifoInFullxSBI AND 
	uMonitorStateMachine/StatexDP_FFd1 AND NOT uMonitorStateMachine/AERREQxSB AND 
	uMonitorStateMachine/MissedEventsxDP(0)));

FTCPE_uMonitorStateMachine/MissedEventsxDP2: FTCPE port map (uMonitorStateMachine/MissedEventsxDP(2),uMonitorStateMachine/MissedEventsxDP_T(2),ClockxCI,N_PZ_1055,'0','1');
uMonitorStateMachine/MissedEventsxDP_T(2) <= ((NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd4 AND NOT FifoInFullxSBI AND 
	uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/AERREQxSB AND 
	uMonitorStateMachine/MissedEventsxDP(0) AND uMonitorStateMachine/MissedEventsxDP(1))
	OR (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd4 AND NOT FifoInFullxSBI AND 
	uMonitorStateMachine/StatexDP_FFd1 AND NOT uMonitorStateMachine/AERREQxSB AND 
	uMonitorStateMachine/MissedEventsxDP(0) AND uMonitorStateMachine/MissedEventsxDP(1)));

FTCPE_uMonitorStateMachine/StatexDP_FFd1: FTCPE port map (uMonitorStateMachine/StatexDP_FFd1,uMonitorStateMachine/StatexDP_FFd1_T,ClockxCI,N_PZ_1055,'0','1');
uMonitorStateMachine/StatexDP_FFd1_T <= ((NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd4 AND FifoInFullxSBI AND 
	uMonitorStateMachine/StatexDP_FFd1)
	OR (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd4 AND uMonitorStateMachine/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine/StatexDP_FFd1 AND uMonitorStateMachine/AERREQxSB)
	OR (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd4 AND NOT uMonitorStateMachine/StatexDP_FFd2 AND 
	uMonitorStateMachine/StatexDP_FFd1 AND uMonitorStateMachine/AERREQxSB)
	OR (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd4 AND NOT FifoInFullxSBI AND 
	uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1 AND 
	NOT uMonitorStateMachine/AERREQxSB));

FTCPE_uMonitorStateMachine/StatexDP_FFd2: FTCPE port map (uMonitorStateMachine/StatexDP_FFd2,uMonitorStateMachine/StatexDP_FFd2_T,ClockxCI,N_PZ_1055,'0','1');
uMonitorStateMachine/StatexDP_FFd2_T <= ((uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1)
	OR (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd4 AND NOT uMonitorStateMachine/StatexDP_FFd2 AND 
	uMonitorStateMachine/AERREQxSB)
	OR (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd4 AND NOT uMonitorStateMachine/StatexDP_FFd1 AND 
	uMonitorStateMachine/AERREQxSB)
	OR (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd4 AND uMonitorStateMachine/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine/AERREQxSB)
	OR (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	FifoInFullxSBI AND uMonitorStateMachine/StatexDP_FFd2 AND 
	uMonitorStateMachine/AERREQxSB));

FTCPE_uMonitorStateMachine/StatexDP_FFd3: FTCPE port map (uMonitorStateMachine/StatexDP_FFd3,uMonitorStateMachine/StatexDP_FFd3_T,ClockxCI,N_PZ_1055,'0','1');
uMonitorStateMachine/StatexDP_FFd3_T <= ((uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd4 AND NOT uMonitorStateMachine/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine/StatexDP_FFd1)
	OR (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd4 AND uMonitorStateMachine/StatexDP_FFd2 AND 
	uMonitorStateMachine/AERREQxSB)
	OR (uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND uMonitorStateMachine/StatexDP_FFd1 AND 
	uMonitorStateMachine/AERREQxSB)
	OR (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd4 AND NOT FifoInFullxSBI AND 
	uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/AERREQxSB)
	OR (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd4 AND NOT FifoInFullxSBI AND 
	uMonitorStateMachine/StatexDP_FFd1 AND NOT uMonitorStateMachine/AERREQxSB)
	OR (uMonitorStateMachine/StatexDP_FFd4 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1 AND 
	NOT uMonitorStateMachine/AERREQxSB AND NOT TimestampMasterxSO AND TriggerModexSI AND 
	NOT MonitorEventReadyxS(0))
	OR (uMonitorStateMachine/StatexDP_FFd4 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1 AND 
	NOT uMonitorStateMachine/AERREQxSB AND NOT TriggerModexSI AND RunMonitorxSI AND 
	NOT MonitorEventReadyxS(0)));

FDCPE_uMonitorStateMachine/StatexDP_FFd4: FDCPE port map (uMonitorStateMachine/StatexDP_FFd4,uMonitorStateMachine/StatexDP_FFd4_D,ClockxCI,N_PZ_1055,'0','1');
uMonitorStateMachine/StatexDP_FFd4_D <= ((uMonitorStateMachine/StatexDP_FFd4 AND 
	uMonitorStateMachine/StatexDP_FFd1)
	OR (uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd1 AND uMonitorStateMachine/AERREQxSB)
	OR (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd2 AND uMonitorStateMachine/AERREQxSB)
	OR (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	uMonitorStateMachine/StatexDP_FFd4 AND FifoInFullxSBI AND 
	uMonitorStateMachine/StatexDP_FFd2)
	OR (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1 AND 
	NOT TimestampMasterxSO AND TriggerModexSI)
	OR (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/StatexDP_FFd1 AND 
	NOT TriggerModexSI AND RunMonitorxSI));

FDDCPE_uMonitorStateMachine2/AERMonitorREQxSBN: FDDCPE port map (uMonitorStateMachine2/AERMonitorREQxSBN,AERMonitorREQxABI2,ClockxCI,'0','0','1');

FDDCPE_uMonitorStateMachine2/AERREQxSB: FDDCPE port map (uMonitorStateMachine2/AERREQxSB,uMonitorStateMachine2/AERMonitorREQxSBN,ClockxCI,'0','0','1');

FTCPE_uMonitorStateMachine2/MissedEventsxDP0: FTCPE port map (uMonitorStateMachine2/MissedEventsxDP(0),uMonitorStateMachine2/MissedEventsxDP_T(0),ClockxCI,N_PZ_1055,'0','1');
uMonitorStateMachine2/MissedEventsxDP_T(0) <= ((NOT FifoInFullxSBI AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3 AND uMonitorStateMachine2/StatexDP_FFd4 AND 
	uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/AERREQxSB)
	OR (NOT FifoInFullxSBI AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3 AND uMonitorStateMachine2/StatexDP_FFd4 AND 
	uMonitorStateMachine2/StatexDP_FFd1 AND NOT uMonitorStateMachine2/AERREQxSB));

FTCPE_uMonitorStateMachine2/MissedEventsxDP1: FTCPE port map (uMonitorStateMachine2/MissedEventsxDP(1),uMonitorStateMachine2/MissedEventsxDP_T(1),ClockxCI,N_PZ_1055,'0','1');
uMonitorStateMachine2/MissedEventsxDP_T(1) <= ((NOT FifoInFullxSBI AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3 AND uMonitorStateMachine2/StatexDP_FFd4 AND 
	uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/AERREQxSB AND 
	uMonitorStateMachine2/MissedEventsxDP(0))
	OR (NOT FifoInFullxSBI AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3 AND uMonitorStateMachine2/StatexDP_FFd4 AND 
	uMonitorStateMachine2/StatexDP_FFd1 AND NOT uMonitorStateMachine2/AERREQxSB AND 
	uMonitorStateMachine2/MissedEventsxDP(0)));

FTCPE_uMonitorStateMachine2/MissedEventsxDP2: FTCPE port map (uMonitorStateMachine2/MissedEventsxDP(2),uMonitorStateMachine2/MissedEventsxDP_T(2),ClockxCI,N_PZ_1055,'0','1');
uMonitorStateMachine2/MissedEventsxDP_T(2) <= ((NOT FifoInFullxSBI AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3 AND uMonitorStateMachine2/StatexDP_FFd4 AND 
	uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/AERREQxSB AND 
	uMonitorStateMachine2/MissedEventsxDP(0) AND uMonitorStateMachine2/MissedEventsxDP(1))
	OR (NOT FifoInFullxSBI AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3 AND uMonitorStateMachine2/StatexDP_FFd4 AND 
	uMonitorStateMachine2/StatexDP_FFd1 AND NOT uMonitorStateMachine2/AERREQxSB AND 
	uMonitorStateMachine2/MissedEventsxDP(0) AND uMonitorStateMachine2/MissedEventsxDP(1)));

FTCPE_uMonitorStateMachine2/StatexDP_FFd1: FTCPE port map (uMonitorStateMachine2/StatexDP_FFd1,uMonitorStateMachine2/StatexDP_FFd1_T,ClockxCI,N_PZ_1055,'0','1');
uMonitorStateMachine2/StatexDP_FFd1_T <= ((FifoInFullxSBI AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3 AND uMonitorStateMachine2/StatexDP_FFd4 AND 
	uMonitorStateMachine2/StatexDP_FFd1)
	OR (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd4 AND uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd1 AND uMonitorStateMachine2/AERREQxSB)
	OR (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd4 AND NOT uMonitorStateMachine2/StatexDP_FFd2 AND 
	uMonitorStateMachine2/StatexDP_FFd1 AND uMonitorStateMachine2/AERREQxSB)
	OR (NOT FifoInFullxSBI AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3 AND uMonitorStateMachine2/StatexDP_FFd4 AND 
	uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1 AND 
	NOT uMonitorStateMachine2/AERREQxSB));

FTCPE_uMonitorStateMachine2/StatexDP_FFd2: FTCPE port map (uMonitorStateMachine2/StatexDP_FFd2,uMonitorStateMachine2/StatexDP_FFd2_T,ClockxCI,N_PZ_1055,'0','1');
uMonitorStateMachine2/StatexDP_FFd2_T <= ((uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1)
	OR (FifoInFullxSBI AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3 AND uMonitorStateMachine2/StatexDP_FFd2 AND 
	uMonitorStateMachine2/AERREQxSB)
	OR (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd4 AND NOT uMonitorStateMachine2/StatexDP_FFd2 AND 
	uMonitorStateMachine2/AERREQxSB)
	OR (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd4 AND NOT uMonitorStateMachine2/StatexDP_FFd1 AND 
	uMonitorStateMachine2/AERREQxSB)
	OR (NOT uMonitorStateMachine2/StatexDP_FFd3 AND 
	uMonitorStateMachine2/StatexDP_FFd4 AND uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/AERREQxSB));

FTCPE_uMonitorStateMachine2/StatexDP_FFd3: FTCPE port map (uMonitorStateMachine2/StatexDP_FFd3,uMonitorStateMachine2/StatexDP_FFd3_T,ClockxCI,N_PZ_1055,'0','1');
uMonitorStateMachine2/StatexDP_FFd3_T <= ((uMonitorStateMachine2/StatexDP_FFd3 AND 
	uMonitorStateMachine2/StatexDP_FFd4 AND NOT uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd1)
	OR (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd4 AND uMonitorStateMachine2/StatexDP_FFd2 AND 
	uMonitorStateMachine2/AERREQxSB)
	OR (uMonitorStateMachine2/StatexDP_FFd3 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND uMonitorStateMachine2/StatexDP_FFd1 AND 
	uMonitorStateMachine2/AERREQxSB)
	OR (NOT FifoInFullxSBI AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3 AND uMonitorStateMachine2/StatexDP_FFd4 AND 
	uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/AERREQxSB)
	OR (NOT FifoInFullxSBI AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3 AND uMonitorStateMachine2/StatexDP_FFd4 AND 
	uMonitorStateMachine2/StatexDP_FFd1 AND NOT uMonitorStateMachine2/AERREQxSB)
	OR (NOT TimestampMasterxSO AND TriggerModexSI AND 
	NOT MonitorEventReadyxS(1) AND uMonitorStateMachine2/StatexDP_FFd4 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1 AND 
	NOT uMonitorStateMachine2/AERREQxSB)
	OR (NOT TriggerModexSI AND RunMonitorxSI AND 
	NOT MonitorEventReadyxS(1) AND uMonitorStateMachine2/StatexDP_FFd4 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd1 AND 
	NOT uMonitorStateMachine2/AERREQxSB));

FDCPE_uMonitorStateMachine2/StatexDP_FFd4: FDCPE port map (uMonitorStateMachine2/StatexDP_FFd4,uMonitorStateMachine2/StatexDP_FFd4_D,ClockxCI,N_PZ_1055,'0','1');
uMonitorStateMachine2/StatexDP_FFd4_D <= ((uMonitorStateMachine2/StatexDP_FFd4 AND 
	uMonitorStateMachine2/StatexDP_FFd1)
	OR (uMonitorStateMachine2/StatexDP_FFd3 AND 
	uMonitorStateMachine2/StatexDP_FFd1 AND uMonitorStateMachine2/AERREQxSB)
	OR (NOT uMonitorStateMachine2/StatexDP_FFd3 AND 
	uMonitorStateMachine2/StatexDP_FFd2 AND uMonitorStateMachine2/AERREQxSB)
	OR (FifoInFullxSBI AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3 AND uMonitorStateMachine2/StatexDP_FFd4 AND 
	uMonitorStateMachine2/StatexDP_FFd2)
	OR (NOT TimestampMasterxSO AND TriggerModexSI AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3 AND NOT uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd1)
	OR (NOT TriggerModexSI AND RunMonitorxSI AND 
	NOT uMonitorStateMachine2/StatexDP_FFd3 AND NOT uMonitorStateMachine2/StatexDP_FFd2 AND 
	NOT uMonitorStateMachine2/StatexDP_FFd1));

FDCPE_uSynchStateMachine/DividerxDP0: FDCPE port map (uSynchStateMachine/DividerxDP(0),uSynchStateMachine/DividerxDP_D(0),ClockxCI,'0','0','1');
uSynchStateMachine/DividerxDP_D(0) <= ((uSynchStateMachine/DividerxDP(0) AND N_PZ_1102)
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/DividerxDP(0))
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND N_PZ_1071 AND NOT uSynchStateMachine/DividerxDP(0) AND 
	NOT uSynchStateMachine/DividerxDP(1))
	OR (NOT uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND N_PZ_1071 AND 
	NOT uSynchStateMachine/DividerxDP(0))
	OR (uSynchStateMachine/StatexDP_FFd4 AND 
	uSynchStateMachine/StatexDP_FFd1 AND N_PZ_1071 AND NOT uSynchStateMachine/DividerxDP(0) AND 
	NOT uSynchStateMachine/DividerxDP(1))
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd4 AND NOT uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND N_PZ_1071 AND NOT uSynchStateMachine/DividerxDP(0))
	OR (NOT ResetxRBI AND NOT uSynchStateMachine/StatexDP_FFd4 AND 
	uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/SyncInxS AND 
	NOT uSynchStateMachine/DividerxDP(0) AND NOT IncxS AND TimestampMasterxSO)
	OR (NOT TimestampTickxSI AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND NOT HostResetTimestampxSI AND 
	NOT uSynchStateMachine/DividerxDP(0) AND NOT IncxS));

FDCPE_uSynchStateMachine/DividerxDP1: FDCPE port map (uSynchStateMachine/DividerxDP(1),uSynchStateMachine/DividerxDP_D(1),ClockxCI,'0','0','1');
uSynchStateMachine/DividerxDP_D(1) <= ((N_PZ_1102 AND uSynchStateMachine/DividerxDP(1))
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/DividerxDP(0) AND NOT uSynchStateMachine/DividerxDP(1))
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/DividerxDP(0) AND uSynchStateMachine/DividerxDP(1))
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND N_PZ_1071 AND uSynchStateMachine/DividerxDP(0) AND 
	NOT uSynchStateMachine/DividerxDP(1))
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/SyncInxS AND N_PZ_1071 AND 
	uSynchStateMachine/DividerxDP(0) AND NOT uSynchStateMachine/DividerxDP(1))
	OR (NOT uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND N_PZ_1071 AND 
	uSynchStateMachine/DividerxDP(0) AND NOT uSynchStateMachine/DividerxDP(1))
	OR (NOT uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND N_PZ_1071 AND 
	NOT uSynchStateMachine/DividerxDP(0) AND uSynchStateMachine/DividerxDP(1))
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd4 AND NOT uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND N_PZ_1071 AND NOT uSynchStateMachine/DividerxDP(0) AND 
	uSynchStateMachine/DividerxDP(1))
	OR (NOT ResetxRBI AND NOT uSynchStateMachine/StatexDP_FFd4 AND 
	uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/SyncInxS AND 
	uSynchStateMachine/DividerxDP(0) AND NOT IncxS AND NOT uSynchStateMachine/DividerxDP(1) AND 
	TimestampMasterxSO)
	OR (NOT ResetxRBI AND NOT uSynchStateMachine/StatexDP_FFd4 AND 
	uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/SyncInxS AND 
	NOT uSynchStateMachine/DividerxDP(0) AND NOT IncxS AND uSynchStateMachine/DividerxDP(1) AND 
	TimestampMasterxSO)
	OR (NOT TimestampTickxSI AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND NOT HostResetTimestampxSI AND 
	uSynchStateMachine/DividerxDP(0) AND NOT IncxS AND NOT uSynchStateMachine/DividerxDP(1))
	OR (NOT TimestampTickxSI AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND NOT HostResetTimestampxSI AND 
	NOT uSynchStateMachine/DividerxDP(0) AND NOT IncxS AND uSynchStateMachine/DividerxDP(1)));

FDCPE_uSynchStateMachine/DividerxDP2: FDCPE port map (uSynchStateMachine/DividerxDP(2),uSynchStateMachine/DividerxDP_D(2),ClockxCI,'0','0','1');
uSynchStateMachine/DividerxDP_D(2) <= ((uSynchStateMachine/DividerxDP(2) AND N_PZ_1102)
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/DividerxDP(2) AND NOT N_PZ_1066)
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/DividerxDP(2) AND N_PZ_1066)
	OR (NOT uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND N_PZ_1071 AND 
	N_PZ_1066)
	OR (NOT uSynchStateMachine/StatexDP_FFd4 AND 
	uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/SyncInxS AND 
	uSynchStateMachine/DividerxDP(2) AND NOT N_PZ_1066 AND N_PZ_1175)
	OR (NOT uSynchStateMachine/StatexDP_FFd4 AND 
	uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/SyncInxS AND 
	NOT uSynchStateMachine/DividerxDP(2) AND N_PZ_1066 AND N_PZ_1175));

FDCPE_uSynchStateMachine/DividerxDP3: FDCPE port map (uSynchStateMachine/DividerxDP(3),uSynchStateMachine/DividerxDP_D(3),ClockxCI,'0','0','1');
uSynchStateMachine/DividerxDP_D(3) <= ((uSynchStateMachine/DividerxDP(3) AND N_PZ_1102)
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND NOT N_PZ_1066 AND 
	uSynchStateMachine/DividerxDP(3))
	OR (N_PZ_1055 AND NOT uSynchStateMachine/StatexDP_FFd4 AND 
	uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/SyncInxS AND 
	NOT uSynchStateMachine/DividerxDP(2) AND uSynchStateMachine/DividerxDP(3))
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/DividerxDP(2) AND N_PZ_1066 AND NOT uSynchStateMachine/DividerxDP(3))
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/DividerxDP(2) AND N_PZ_1066 AND uSynchStateMachine/DividerxDP(3))
	OR (NOT uSynchStateMachine/StatexDP_FFd4 AND 
	uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/SyncInxS AND 
	uSynchStateMachine/DividerxDP(2) AND N_PZ_1066 AND NOT uSynchStateMachine/DividerxDP(3) AND 
	N_PZ_1175)
	OR (NOT uSynchStateMachine/StatexDP_FFd4 AND 
	uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/SyncInxS AND 
	uSynchStateMachine/DividerxDP(2) AND NOT N_PZ_1066 AND uSynchStateMachine/DividerxDP(3) AND 
	N_PZ_1175)
	OR (NOT TimestampTickxSI AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND NOT HostResetTimestampxSI AND 
	NOT uSynchStateMachine/DividerxDP(2) AND NOT IncxS AND uSynchStateMachine/DividerxDP(3)));

FDCPE_uSynchStateMachine/DividerxDP4: FDCPE port map (uSynchStateMachine/DividerxDP(4),uSynchStateMachine/DividerxDP_D(4),ClockxCI,'0','0','1');
uSynchStateMachine/DividerxDP_D(4) <= ((N_PZ_1102 AND uSynchStateMachine/DividerxDP(4))
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/DividerxDP(2) AND uSynchStateMachine/DividerxDP(4))
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND NOT N_PZ_1066 AND 
	uSynchStateMachine/DividerxDP(4))
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4))
	OR (NOT uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND N_PZ_1175 AND uSynchStateMachine/DividerxDP(4))
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/DividerxDP(2) AND N_PZ_1066 AND uSynchStateMachine/DividerxDP(3) AND 
	NOT uSynchStateMachine/DividerxDP(4))
	OR (NOT uSynchStateMachine/StatexDP_FFd4 AND 
	uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/SyncInxS AND 
	uSynchStateMachine/DividerxDP(2) AND N_PZ_1066 AND uSynchStateMachine/DividerxDP(3) AND 
	N_PZ_1175 AND NOT uSynchStateMachine/DividerxDP(4)));

FDCPE_uSynchStateMachine/StatexDP_FFd1: FDCPE port map (uSynchStateMachine/StatexDP_FFd1,uSynchStateMachine/StatexDP_FFd1_D,ClockxCI,'0','0','1');
uSynchStateMachine/StatexDP_FFd1_D <= ((uSynchStateMachine/StatexDP_FFd4 AND 
	uSynchStateMachine/StatexDP_FFd1)
	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/SyncInxS AND uSynchStateMachine/StatexDP_FFd1)
	OR (NOT uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND NOT N_PZ_1071)
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	TimestampTickxSI AND NOT uSynchStateMachine/StatexDP_FFd4 AND 
	uSynchStateMachine/StatexDP_FFd3 AND uSynchStateMachine/SyncInxS)
	OR (NOT N_PZ_1055 AND TimestampTickxSI AND 
	uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/SyncInxS AND 
	uSynchStateMachine/StatexDP_FFd1 AND NOT HostResetTimestampxSI));

FDCPE_uSynchStateMachine/StatexDP_FFd2: FDCPE port map (uSynchStateMachine/StatexDP_FFd2,uSynchStateMachine/StatexDP_FFd2_D,ClockxCI,'0','0','1');
uSynchStateMachine/StatexDP_FFd2_D <= ((uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/SyncInxS AND uSynchStateMachine/StatexDP_FFd1)
	OR (NOT N_PZ_1055 AND uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/StatexDP_FFd1 AND HostResetTimestampxSI)
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd4 AND NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/SyncInxS)
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS)
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd3 AND N_PZ_1071 AND NOT uSynchStateMachine/DividerxDP(1))
	OR (NOT uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/SyncInxS)
	OR (NOT TimestampTickxSI AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/SyncInxS)
	OR (NOT uSynchStateMachine/StatexDP_FFd4 AND 
	NOT uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/SyncInxS AND 
	uSynchStateMachine/StatexDP_FFd1)
	OR (NOT N_PZ_1055 AND NOT uSynchStateMachine/StatexDP_FFd4 AND 
	uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/SyncInxS AND 
	HostResetTimestampxSI)
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd4 AND NOT uSynchStateMachine/StatexDP_FFd3 AND N_PZ_1071 AND 
	NOT uSynchStateMachine/DividerxDP(0))
	OR (NOT uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd4 AND NOT uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND NOT uSynchStateMachine/StatexDP_FFd1));

FDCPE_uSynchStateMachine/StatexDP_FFd3: FDCPE port map (uSynchStateMachine/StatexDP_FFd3,uSynchStateMachine/StatexDP_FFd3_D,ClockxCI,'0','0','1');
uSynchStateMachine/StatexDP_FFd3_D <= ((uSynchStateMachine/StatexDP_FFd4 AND 
	uSynchStateMachine/StatexDP_FFd1 AND NOT N_PZ_1071)
	OR (uSynchStateMachine/StatexDP_FFd4 AND 
	uSynchStateMachine/StatexDP_FFd1 AND uSynchStateMachine/DividerxDP(0))
	OR (uSynchStateMachine/StatexDP_FFd4 AND 
	uSynchStateMachine/StatexDP_FFd1 AND uSynchStateMachine/DividerxDP(1))
	OR (NOT uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND N_PZ_1071)
	OR (NOT N_PZ_1055 AND NOT uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/SyncInxS AND 
	NOT uSynchStateMachine/StatexDP_FFd1)
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	NOT TimestampTickxSI AND NOT uSynchStateMachine/StatexDP_FFd4 AND 
	uSynchStateMachine/StatexDP_FFd3 AND uSynchStateMachine/SyncInxS)
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd4 AND NOT uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND NOT N_PZ_1071)
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd4 AND NOT uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND N_PZ_1066)
	OR (NOT uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd4 AND NOT uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND NOT uSynchStateMachine/StatexDP_FFd1)
	OR (NOT N_PZ_1055 AND TimestampTickxSI AND 
	uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/SyncInxS AND 
	uSynchStateMachine/StatexDP_FFd1 AND NOT HostResetTimestampxSI)
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND N_PZ_1071 AND NOT uSynchStateMachine/DividerxDP(1))
	OR (NOT N_PZ_1055 AND NOT uSynchStateMachine/StatexDP_FFd2 AND 
	NOT TimestampTickxSI AND NOT uSynchStateMachine/StatexDP_FFd4 AND 
	NOT uSynchStateMachine/SyncInxS AND NOT uSynchStateMachine/StatexDP_FFd1 AND 
	NOT HostResetTimestampxSI));

FDCPE_uSynchStateMachine/StatexDP_FFd4: FDCPE port map (uSynchStateMachine/StatexDP_FFd4,uSynchStateMachine/StatexDP_FFd4_D,ClockxCI,'0','0','1');
uSynchStateMachine/StatexDP_FFd4_D <= ((uSynchStateMachine/StatexDP_FFd4 AND 
	uSynchStateMachine/StatexDP_FFd3)
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	TimestampTickxSI AND uSynchStateMachine/StatexDP_FFd4 AND 
	NOT uSynchStateMachine/SyncInxS)
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	NOT TimestampTickxSI AND uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/SyncInxS)
	OR (NOT uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd3 AND uSynchStateMachine/SyncInxS AND 
	NOT uSynchStateMachine/StatexDP_FFd1)
	OR (NOT N_PZ_1055 AND NOT uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/SyncInxS AND 
	HostResetTimestampxSI)
	OR (NOT N_PZ_1055 AND uSynchStateMachine/StatexDP_FFd3 AND 
	NOT uSynchStateMachine/SyncInxS AND uSynchStateMachine/StatexDP_FFd1 AND 
	HostResetTimestampxSI)
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	uSynchStateMachine/StatexDP_FFd4 AND NOT uSynchStateMachine/SyncInxS AND N_PZ_1071 AND 
	NOT N_PZ_1066)
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/SyncInxS AND NOT N_PZ_1071)
	OR (uSynchStateMachine/StatexDP_FFd2 AND 
	NOT uSynchStateMachine/StatexDP_FFd4 AND NOT uSynchStateMachine/StatexDP_FFd3 AND 
	uSynchStateMachine/SyncInxS AND uSynchStateMachine/DividerxDP(1))
	OR (uSynchStateMachine/StatexDP_FFd4 AND 
	uSynchStateMachine/StatexDP_FFd1 AND N_PZ_1071 AND NOT uSynchStateMachine/DividerxDP(0) AND 
	NOT uSynchStateMachine/DividerxDP(1))
	OR (NOT N_PZ_1055 AND NOT uSynchStateMachine/StatexDP_FFd2 AND 
	TimestampTickxSI AND NOT uSynchStateMachine/StatexDP_FFd4 AND 
	NOT uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/StatexDP_FFd1));

FDDCPE_uSynchStateMachine/SyncInxSN: FDDCPE port map (uSynchStateMachine/SyncInxSN,SyncInxAI,ClockxCI,'0','0','1');

FDDCPE_uSynchStateMachine/SyncInxS: FDDCPE port map (uSynchStateMachine/SyncInxS,uSynchStateMachine/SyncInxSN,ClockxCI,'0','0','1');

FTCPE_uTimestampCounter/DataxDO15: FTCPE port map (uTimestampCounter/DataxDO(15),uTimestampCounter/DataxDO_T(15),ClockxCI,N_PZ_1081,'0','1');
uTimestampCounter/DataxDO_T(15) <= (IncxS AND ActualTimestampxD(10) AND 
	ActualTimestampxD(1) AND ActualTimestampxD(0) AND ActualTimestampxD(2) AND 
	ActualTimestampxD(3) AND ActualTimestampxD(4) AND ActualTimestampxD(5) AND 
	ActualTimestampxD(6) AND ActualTimestampxD(7) AND ActualTimestampxD(8) AND 
	ActualTimestampxD(9) AND ActualTimestampxD(11) AND ActualTimestampxD(12) AND 
	ActualTimestampxD(13) AND ActualTimestampxD(14));

FDCPE_uTimestampCounter/MSbDelayedxDP: FDCPE port map (uTimestampCounter/MSbDelayedxDP,uTimestampCounter/DataxDO(15),ClockxCI,N_PZ_1081,'0','1');


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C256-6-VQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13                XC2C256-6-VQ100               63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 FifoInFullxSBI                   51 VCCIO-3.3                     
  2 KPR                              52 AERMonitorAddressxDI2<10>     
  3 FifoDataxDIO<7>                  53 AERMonitorAddressxDI2<5>      
  4 FifoDataxDIO<6>                  54 AERMonitorAddressxDI2<11>     
  5 VCCAUX                           55 AERMonitorAddressxDI2<4>      
  6 FifoDataxDIO<5>                  56 AERMonitorAddressxDI2<12>     
  7 FifoDataxDIO<4>                  57 VCC                           
  8 FifoDataxDIO<3>                  58 AERMonitorAddressxDI2<3>      
  9 FifoDataxDIO<2>                  59 AERMonitorAddressxDI2<13>     
 10 FifoDataxDIO<1>                  60 AERMonitorAddressxDI2<2>      
 11 FifoDataxDIO<0>                  61 AERMonitorAddressxDI2<14>     
 12 FifoWritexEBO                    62 GND                           
 13 SyncInxAI                        63 AERMonitorAddressxDI2<1>      
 14 KPR                              64 KPR                           
 15 SynchOutxSO                      65 AERMonitorAddressxDI2<0>      
 16 KPR                              66 AERMonitorREQxABI2            
 17 KPR                              67 AERMonitorACKxSBO2            
 18 KPR                              68 FifoDataxDIO<15>              
 19 AERMonitorAddressxDI<8>          69 GND                           
 20 VCCIO-3.3                        70 FifoDataxDIO<14>              
 21 GND                              71 FifoDataxDIO<13>              
 22 AERMonitorAddressxDI<7>          72 FifoDataxDIO<12>              
 23 ClockxCI                         73 FifoReadxEBO                  
 24 AERMonitorAddressxDI<9>          74 LEDxSO                        
 25 GND                              75 GND                           
 26 VCC                              76 KPR                           
 27 AERMonitorAddressxDI<6>          77 KPR                           
 28 AERMonitorAddressxDI<10>         78 FifoDataxDIO<11>              
 29 AERMonitorAddressxDI<5>          79 FifoDataxDIO<10>              
 30 AERMonitorAddressxDI<11>         80 FifoDataxDIO<9>               
 31 GND                              81 FifoDataxDIO<8>               
 32 AERMonitorAddressxDI<4>          82 FifoPktEndxSBO                
 33 AERMonitorAddressxDI<12>         83 TDO                           
 34 AERMonitorAddressxDI<3>          84 GND                           
 35 AERMonitorAddressxDI<13>         85 FifoAddressxDO<1>             
 36 AERMonitorAddressxDI<2>          86 FifoAddressxDO<0>             
 37 AERMonitorAddressxDI<14>         87 FifoOutputEnablexEBO          
 38 VCCIO-3.3                        88 VCCIO-3.3                     
 39 AERMonitorAddressxDI<1>          89 Interrupt1xSB0                
 40 KPR                              90 Interrupt0xSB0                
 41 AERMonitorAddressxDI<0>          91 RunMonitorxSI                 
 42 AERMonitorREQxABI                92 HostResetTimestampxSI         
 43 AERMonitorACKxSBO                93 KPR                           
 44 AERMonitorAddressxDI2<8>         94 TimestampMasterxSO            
 45 TDI                              95 TimestampTickxSI              
 46 AERMonitorAddressxDI2<7>         96 TriggerModexSI                
 47 TMS                              97 KPR                           
 48 TCK                              98 VCCIO-3.3                     
 49 AERMonitorAddressxDI2<9>         99 ResetxRBI                     
 50 AERMonitorAddressxDI2<6>        100 GND                           


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c256-6-VQ100
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : KEEPER
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 28
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
