

================================================================
== Vitis HLS Report for 'udivrem_256u_s'
================================================================
* Date:           Mon Aug 23 09:42:38 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        refactor-fpga
* Solution:       refactor (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.832 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1            |        3|        3|         1|          -|          -|      4|        no|
        |- Loop 2            |        3|        3|         1|          -|          -|      4|        no|
        |- VITIS_LOOP_498_1  |        1|        4|         1|          -|          -|  1 ~ 4|        no|
        |- VITIS_LOOP_502_2  |        ?|        ?|         1|          1|          1|      ?|       yes|
        |- VITIS_LOOP_508_3  |        3|        3|         1|          1|          1|      3|       yes|
        |- VITIS_LOOP_513_4  |        3|        3|         1|          1|          1|      3|       yes|
        |- Loop 7            |        2|        2|         1|          -|          -|      2|        no|
        |- VITIS_LOOP_547_1  |        3|       15|         4|          4|          1|  1 ~ 4|       yes|
        |- Loop 9            |        3|        3|         1|          1|          1|      4|       yes|
        |- Loop 10           |        2|        2|         1|          1|          1|      2|       yes|
        |- Loop 11           |        3|        3|         1|          1|          1|      4|       yes|
        |- Loop 12           |        3|        3|         1|          1|          1|      4|       yes|
        |- VITIS_LOOP_685_1  |        ?|        ?|         2|          1|          1|      ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 1
  * Pipeline-4: initiation interval (II) = 1, depth = 1
  * Pipeline-5: initiation interval (II) = 4, depth = 4
  * Pipeline-6: initiation interval (II) = 1, depth = 1
  * Pipeline-7: initiation interval (II) = 1, depth = 1
  * Pipeline-8: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 9
  Pipeline-0 : II = 1, D = 1, States = { 5 }
  Pipeline-1 : II = 1, D = 1, States = { 8 }
  Pipeline-2 : II = 1, D = 1, States = { 10 }
  Pipeline-3 : II = 1, D = 1, States = { 20 }
  Pipeline-4 : II = 1, D = 1, States = { 22 }
  Pipeline-5 : II = 4, D = 4, States = { 35 36 37 38 }
  Pipeline-6 : II = 1, D = 1, States = { 42 }
  Pipeline-7 : II = 1, D = 1, States = { 45 }
  Pipeline-8 : II = 1, D = 2, States = { 47 48 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 4 5 
5 --> 6 5 
6 --> 7 8 
7 --> 11 
8 --> 9 8 
9 --> 10 
10 --> 11 10 
11 --> 12 
12 --> 13 
13 --> 41 14 24 42 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 20 
21 --> 22 
22 --> 23 22 
23 --> 41 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 33 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 35 
39 --> 40 
40 --> 41 
41 --> 
42 --> 43 42 
43 --> 44 
44 --> 45 
45 --> 46 45 
46 --> 47 
47 --> 49 48 
48 --> 47 
49 --> 50 
50 --> 41 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 51 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 52 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%this_assign_51_1_016 = alloca i32 1"   --->   Operation 53 'alloca' 'this_assign_51_1_016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 54 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%empty_101 = alloca i32 1"   --->   Operation 55 'alloca' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%na_divisor_word_num_bits_1_0 = alloca i32 1"   --->   Operation 56 'alloca' 'na_divisor_word_num_bits_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%na_divisor_word_num_bits_2_0 = alloca i32 1"   --->   Operation 57 'alloca' 'na_divisor_word_num_bits_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%na_divisor_word_num_bits_3_0 = alloca i32 1"   --->   Operation 58 'alloca' 'na_divisor_word_num_bits_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_read_4 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read7"   --->   Operation 59 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_read_5 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read6"   --->   Operation 60 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_read_6 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read5"   --->   Operation 61 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_read_7 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read4"   --->   Operation 62 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_read_8 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read3"   --->   Operation 63 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_read_9 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read2"   --->   Operation 64 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_read19 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read1"   --->   Operation 65 'read' 'p_read19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_read_10 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read"   --->   Operation 66 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%na_numerator_word_num_bits = alloca i64 1" [./intx/intx.hpp:493]   --->   Operation 67 'alloca' 'na_numerator_word_num_bits' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_1 : Operation 68 [1/1] (0.46ns)   --->   "%br_ln29 = br void %branch0" [./intx/intx.hpp:29]   --->   Operation 68 'br' 'br_ln29' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 0.62>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%phi_ln29 = phi i2 0, void, i2 %add_ln29, void %branch0" [./intx/intx.hpp:29]   --->   Operation 69 'phi' 'phi_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.62ns)   --->   "%add_ln29 = add i2 %phi_ln29, i2 1" [./intx/intx.hpp:29]   --->   Operation 70 'add' 'add_ln29' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%this_assign_51_1_016_load = load i64 %this_assign_51_1_016"   --->   Operation 71 'load' 'this_assign_51_1_016_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_load16 = load i64 %empty"   --->   Operation 72 'load' 'p_load16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%p_load = load i64 %empty_101"   --->   Operation 73 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%na_divisor_word_num_bits_1_0_load = load i64 %na_divisor_word_num_bits_1_0"   --->   Operation 74 'load' 'na_divisor_word_num_bits_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%na_divisor_word_num_bits_2_0_load = load i64 %na_divisor_word_num_bits_2_0"   --->   Operation 75 'load' 'na_divisor_word_num_bits_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%na_divisor_word_num_bits_3_0_load = load i64 %na_divisor_word_num_bits_3_0"   --->   Operation 76 'load' 'na_divisor_word_num_bits_3_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.54ns)   --->   "%this_assign_51_1_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %this_assign_51_1_016_load, i64 0, i64 %this_assign_51_1_016_load, i64 %this_assign_51_1_016_load, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 77 'mux' 'this_assign_51_1_s' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.54ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_load16, i64 %p_load16, i64 0, i64 %p_load16, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 78 'mux' 'tmp_s' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.54ns)   --->   "%tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_load, i64 %p_load, i64 %p_load, i64 0, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 79 'mux' 'tmp_5' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.54ns)   --->   "%na_divisor_word_num_bits_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %na_divisor_word_num_bits_1_0_load, i64 0, i64 %na_divisor_word_num_bits_1_0_load, i64 %na_divisor_word_num_bits_1_0_load, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 80 'mux' 'na_divisor_word_num_bits_1_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.54ns)   --->   "%na_divisor_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %na_divisor_word_num_bits_2_0_load, i64 %na_divisor_word_num_bits_2_0_load, i64 0, i64 %na_divisor_word_num_bits_2_0_load, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 81 'mux' 'na_divisor_word_num_bits_2_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.54ns)   --->   "%na_divisor_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %na_divisor_word_num_bits_3_0_load, i64 %na_divisor_word_num_bits_3_0_load, i64 %na_divisor_word_num_bits_3_0_load, i64 0, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 82 'mux' 'na_divisor_word_num_bits_3_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.39ns)   --->   "%icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 3" [./intx/intx.hpp:29]   --->   Operation 83 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%empty_102 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 84 'speclooptripcount' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %na_divisor_word_num_bits_3_1, i64 %na_divisor_word_num_bits_3_0" [./intx/intx.hpp:29]   --->   Operation 85 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %na_divisor_word_num_bits_2_1, i64 %na_divisor_word_num_bits_2_0" [./intx/intx.hpp:29]   --->   Operation 86 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %na_divisor_word_num_bits_1_1, i64 %na_divisor_word_num_bits_1_0" [./intx/intx.hpp:29]   --->   Operation 87 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %tmp_5, i64 %empty_101" [./intx/intx.hpp:29]   --->   Operation 88 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %tmp_s, i64 %empty" [./intx/intx.hpp:29]   --->   Operation 89 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %this_assign_51_1_s, i64 %this_assign_51_1_016" [./intx/intx.hpp:29]   --->   Operation 90 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %branch0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader" [./intx/intx.hpp:29]   --->   Operation 91 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.46ns)   --->   "%br_ln29 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i" [./intx/intx.hpp:29]   --->   Operation 92 'br' 'br_ln29' <Predicate = (icmp_ln29)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%idx150 = phi i2 %add_ln29_9, void %_ZN4intx4uintILj256EEC2Ev.exit.i, i2 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader" [./intx/intx.hpp:29]   --->   Operation 93 'phi' 'idx150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.62ns)   --->   "%add_ln29_9 = add i2 %idx150, i2 1" [./intx/intx.hpp:29]   --->   Operation 94 'add' 'add_ln29_9' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i2 %idx150" [./intx/intx.hpp:29]   --->   Operation 95 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln29" [./intx/intx.hpp:29]   --->   Operation 96 'getelementptr' 'this_numerator_word_num_bits_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.73ns)   --->   "%store_ln29 = store i64 0, i2 %this_numerator_word_num_bits_addr" [./intx/intx.hpp:29]   --->   Operation 97 'store' 'store_ln29' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_3 : Operation 98 [1/1] (0.39ns)   --->   "%icmp_ln29_9 = icmp_eq  i2 %idx150, i2 3" [./intx/intx.hpp:29]   --->   Operation 98 'icmp' 'icmp_ln29_9' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%empty_103 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 99 'speclooptripcount' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_9, void %_ZN4intx4uintILj256EEC2Ev.exit.i, void %_ZN4intx8internal19normalized_div_argsILj256EEC2Ev.exit" [./intx/intx.hpp:29]   --->   Operation 100 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%un = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 0" [./intx/intx.hpp:29]   --->   Operation 101 'getelementptr' 'un' <Predicate = (icmp_ln29_9)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_38 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 4" [./intx/intx.hpp:29]   --->   Operation 102 'getelementptr' 'this_numerator_word_num_bits_addr_38' <Predicate = (icmp_ln29_9)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.46ns)   --->   "%br_ln498 = br void" [./intx/intx.hpp:498]   --->   Operation 103 'br' 'br_ln498' <Predicate = (icmp_ln29_9)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 2.45>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%na_num_numerator_words = phi i3 %add_ln498, void, i3 4, void %_ZN4intx8internal19normalized_div_argsILj256EEC2Ev.exit" [./intx/intx.hpp:498]   --->   Operation 104 'phi' 'na_num_numerator_words' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.56ns)   --->   "%icmp_ln498 = icmp_eq  i3 %na_num_numerator_words, i3 0" [./intx/intx.hpp:498]   --->   Operation 105 'icmp' 'icmp_ln498' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%empty_104 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 2"   --->   Operation 106 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln498 = br i1 %icmp_ln498, void, void %.critedge" [./intx/intx.hpp:498]   --->   Operation 107 'br' 'br_ln498' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln498 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [./intx/intx.hpp:498]   --->   Operation 108 'specloopname' 'specloopname_ln498' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln498 = trunc i3 %na_num_numerator_words" [./intx/intx.hpp:498]   --->   Operation 109 'trunc' 'trunc_ln498' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.71ns)   --->   "%add_ln498 = add i3 %na_num_numerator_words, i3 7" [./intx/intx.hpp:498]   --->   Operation 110 'add' 'add_ln498' <Predicate = (!icmp_ln498)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.62ns)   --->   "%add_ln498_3 = add i2 %trunc_ln498, i2 3" [./intx/intx.hpp:498]   --->   Operation 111 'add' 'add_ln498_3' <Predicate = (!icmp_ln498)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.54ns)   --->   "%tmp_6 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_read_10, i64 %p_read19, i64 %p_read_9, i64 %p_read_8, i2 %add_ln498_3" [./intx/intx.hpp:498]   --->   Operation 112 'mux' 'tmp_6' <Predicate = (!icmp_ln498)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (1.14ns)   --->   "%icmp_ln498_3 = icmp_eq  i64 %tmp_6, i64 0" [./intx/intx.hpp:498]   --->   Operation 113 'icmp' 'icmp_ln498_3' <Predicate = (!icmp_ln498)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln498 = br i1 %icmp_ln498_3, void %.critedge, void" [./intx/intx.hpp:498]   --->   Operation 114 'br' 'br_ln498' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln498 = br void" [./intx/intx.hpp:498]   --->   Operation 115 'br' 'br_ln498' <Predicate = (!icmp_ln498 & icmp_ln498_3)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.46ns)   --->   "%br_ln502 = br void" [./intx/intx.hpp:502]   --->   Operation 116 'br' 'br_ln502' <Predicate = (!icmp_ln498_3) | (icmp_ln498)> <Delay = 0.46>

State 5 <SV = 4> <Delay = 2.45>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%na_num_divisor_words = phi i64 %add_ln502, void, i64 4, void %.critedge" [./intx/intx.hpp:502]   --->   Operation 117 'phi' 'na_num_divisor_words' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (1.36ns)   --->   "%add_ln502 = add i64 %na_num_divisor_words, i64 18446744073709551615" [./intx/intx.hpp:502]   --->   Operation 118 'add' 'add_ln502' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 119 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (1.14ns)   --->   "%icmp_ln502 = icmp_sgt  i64 %na_num_divisor_words, i64 0" [./intx/intx.hpp:502]   --->   Operation 120 'icmp' 'icmp_ln502' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln502 = trunc i64 %na_num_divisor_words" [./intx/intx.hpp:502]   --->   Operation 121 'trunc' 'trunc_ln502' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.62ns)   --->   "%add_ln505 = add i2 %trunc_ln502, i2 3" [./intx/intx.hpp:505]   --->   Operation 122 'add' 'add_ln505' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.54ns)   --->   "%x_assign = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_read_7, i64 %p_read_6, i64 %p_read_5, i64 %p_read_4, i2 %add_ln505" [./intx/intx.hpp:505]   --->   Operation 123 'mux' 'x_assign' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (1.14ns)   --->   "%icmp_ln502_3 = icmp_eq  i64 %x_assign, i64 0" [./intx/intx.hpp:502]   --->   Operation 124 'icmp' 'icmp_ln502_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.14ns)   --->   "%and_ln502 = and i1 %icmp_ln502, i1 %icmp_ln502_3" [./intx/intx.hpp:502]   --->   Operation 125 'and' 'and_ln502' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln502 = br i1 %and_ln502, void %.critedge55, void" [./intx/intx.hpp:502]   --->   Operation 126 'br' 'br_ln502' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln502 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [./intx/intx.hpp:502]   --->   Operation 127 'specloopname' 'specloopname_ln502' <Predicate = (and_ln502)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln502 = br void" [./intx/intx.hpp:502]   --->   Operation 128 'br' 'br_ln502' <Predicate = (and_ln502)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.53>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln493 = trunc i3 %na_num_numerator_words" [./intx/intx.hpp:493]   --->   Operation 129 'trunc' 'trunc_ln493' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln493_3 = trunc i64 %na_num_divisor_words" [./intx/intx.hpp:493]   --->   Operation 130 'trunc' 'trunc_ln493_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln493_4 = trunc i64 %na_num_divisor_words" [./intx/intx.hpp:493]   --->   Operation 131 'trunc' 'trunc_ln493_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (1.14ns)   --->   "%add_ln493 = add i32 %trunc_ln493_3, i32 4294967295" [./intx/intx.hpp:493]   --->   Operation 132 'add' 'add_ln493' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%tmp = ctlz i64 @llvm.ctlz.i64, i64 %x_assign, i1 1" [./intx/intx.hpp:468]   --->   Operation 133 'ctlz' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%na_shift = trunc i64 %tmp" [./intx/intx.hpp:468]   --->   Operation 134 'trunc' 'na_shift' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.80ns)   --->   "%icmp_ln506 = icmp_ne  i32 %na_shift, i32 0" [./intx/intx.hpp:506]   --->   Operation 135 'icmp' 'icmp_ln506' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln506 = br i1 %icmp_ln506, void, void" [./intx/intx.hpp:506]   --->   Operation 136 'br' 'br_ln506' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.73ns)   --->   "%store_ln520 = store i64 %p_read_10, i2 %un" [./intx/intx.hpp:520]   --->   Operation 137 'store' 'store_ln520' <Predicate = (!icmp_ln506)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_39 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 1" [./intx/intx.hpp:520]   --->   Operation 138 'getelementptr' 'this_numerator_word_num_bits_addr_39' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.73ns)   --->   "%store_ln520 = store i64 %p_read19, i2 %this_numerator_word_num_bits_addr_39" [./intx/intx.hpp:520]   --->   Operation 139 'store' 'store_ln520' <Predicate = (!icmp_ln506)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%sh_prom_i = zext i32 %na_shift" [./intx/intx.hpp:468]   --->   Operation 140 'zext' 'sh_prom_i' <Predicate = (icmp_ln506)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (1.14ns)   --->   "%sub25_i = sub i32 64, i32 %na_shift" [./intx/intx.hpp:468]   --->   Operation 141 'sub' 'sub25_i' <Predicate = (icmp_ln506)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%sh_prom26_i = zext i32 %sub25_i" [./intx/intx.hpp:468]   --->   Operation 142 'zext' 'sh_prom26_i' <Predicate = (icmp_ln506)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.46ns)   --->   "%br_ln508 = br void" [./intx/intx.hpp:508]   --->   Operation 143 'br' 'br_ln508' <Predicate = (icmp_ln506)> <Delay = 0.46>

State 7 <SV = 6> <Delay = 0.73>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_40 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 2" [./intx/intx.hpp:520]   --->   Operation 144 'getelementptr' 'this_numerator_word_num_bits_addr_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.73ns)   --->   "%store_ln520 = store i64 %p_read_9, i2 %this_numerator_word_num_bits_addr_40" [./intx/intx.hpp:520]   --->   Operation 145 'store' 'store_ln520' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_41 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 3" [./intx/intx.hpp:520]   --->   Operation 146 'getelementptr' 'this_numerator_word_num_bits_addr_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.73ns)   --->   "%store_ln520 = store i64 %p_read_8, i2 %this_numerator_word_num_bits_addr_41" [./intx/intx.hpp:520]   --->   Operation 147 'store' 'store_ln520' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_7 : Operation 148 [1/1] (0.46ns)   --->   "%br_ln0 = br void %_ifconv"   --->   Operation 148 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 8 <SV = 6> <Delay = 2.41>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%na_divisor_word_num_bits_3_2 = phi i64 %na_divisor_word_num_bits_3_1, void, i64 %na_divisor_word_num_bits_3_3, void %.split7356" [./intx/intx.hpp:29]   --->   Operation 149 'phi' 'na_divisor_word_num_bits_3_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%na_divisor_word_num_bits_2_2 = phi i64 %na_divisor_word_num_bits_2_1, void, i64 %na_divisor_word_num_bits_2_3, void %.split7356" [./intx/intx.hpp:29]   --->   Operation 150 'phi' 'na_divisor_word_num_bits_2_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%na_divisor_word_num_bits_1_2 = phi i64 %na_divisor_word_num_bits_1_1, void, i64 %na_divisor_word_num_bits_1_3, void %.split7356" [./intx/intx.hpp:29]   --->   Operation 151 'phi' 'na_divisor_word_num_bits_1_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%empty_105 = phi i64 %tmp_5, void, i64 %tmp_8, void %.split7356" [./intx/intx.hpp:29]   --->   Operation 152 'phi' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%empty_106 = phi i64 %tmp_s, void, i64 %tmp_7, void %.split7356" [./intx/intx.hpp:29]   --->   Operation 153 'phi' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%this_assign_51_1_014 = phi i64 %this_assign_51_1_s, void, i64 %this_assign_51_1_1, void %.split7356" [./intx/intx.hpp:29]   --->   Operation 154 'phi' 'this_assign_51_1_014' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%i = phi i2 3, void, i2 %add_ln508, void %.split7356" [./intx/intx.hpp:509]   --->   Operation 155 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 156 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.39ns)   --->   "%icmp_ln508 = icmp_eq  i2 %i, i2 0" [./intx/intx.hpp:508]   --->   Operation 157 'icmp' 'icmp_ln508' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%empty_107 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 158 'speclooptripcount' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %icmp_ln508, void %.split7, void" [./intx/intx.hpp:508]   --->   Operation 159 'br' 'br_ln508' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln508 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [./intx/intx.hpp:508]   --->   Operation 160 'specloopname' 'specloopname_ln508' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.56ns)   --->   "%switch_ln509 = switch i2 %i, void %branch19363, i2 1, void %.split7356, i2 2, void %branch18361" [./intx/intx.hpp:509]   --->   Operation 161 'switch' 'switch_ln509' <Predicate = (!icmp_ln508)> <Delay = 0.56>
ST_8 : Operation 162 [1/1] (0.50ns)   --->   "%br_ln509 = br void %.split7356" [./intx/intx.hpp:509]   --->   Operation 162 'br' 'br_ln509' <Predicate = (!icmp_ln508 & i == 2)> <Delay = 0.50>
ST_8 : Operation 163 [1/1] (0.50ns)   --->   "%br_ln509 = br void %.split7356" [./intx/intx.hpp:509]   --->   Operation 163 'br' 'br_ln509' <Predicate = (!icmp_ln508 & i != 1 & i != 2)> <Delay = 0.50>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%phi_ln509 = phi i64 %p_read_5, void %branch18361, i64 %p_read_4, void %branch19363, i64 %p_read_6, void %.split7" [./intx/intx.hpp:509]   --->   Operation 164 'phi' 'phi_ln509' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.62ns)   --->   "%add_ln508 = add i2 %i, i2 3" [./intx/intx.hpp:508]   --->   Operation 165 'add' 'add_ln508' <Predicate = (!icmp_ln508)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node or_ln509)   --->   "%shl_ln509 = shl i64 %phi_ln509, i64 %sh_prom_i" [./intx/intx.hpp:509]   --->   Operation 166 'shl' 'shl_ln509' <Predicate = (!icmp_ln508)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.54ns)   --->   "%phi_ln509_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_read_5, i64 %p_read_7, i64 %p_read_6, i64 %p_read_5, i2 %i" [./intx/intx.hpp:509]   --->   Operation 167 'mux' 'phi_ln509_1' <Predicate = (!icmp_ln508)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node or_ln509)   --->   "%lshr_ln509 = lshr i64 %phi_ln509_1, i64 %sh_prom26_i" [./intx/intx.hpp:509]   --->   Operation 168 'lshr' 'lshr_ln509' <Predicate = (!icmp_ln508)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (1.30ns) (out node of the LUT)   --->   "%or_ln509 = or i64 %lshr_ln509, i64 %shl_ln509" [./intx/intx.hpp:509]   --->   Operation 169 'or' 'or_ln509' <Predicate = (!icmp_ln508)> <Delay = 1.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.54ns)   --->   "%this_assign_51_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %this_assign_51_1_014, i64 %or_ln509, i64 %this_assign_51_1_014, i64 %this_assign_51_1_014, i2 %i" [./intx/intx.hpp:29]   --->   Operation 170 'mux' 'this_assign_51_1_1' <Predicate = (!icmp_ln508)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.54ns)   --->   "%tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %empty_106, i64 %empty_106, i64 %or_ln509, i64 %empty_106, i2 %i" [./intx/intx.hpp:29]   --->   Operation 171 'mux' 'tmp_7' <Predicate = (!icmp_ln508)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.54ns)   --->   "%tmp_8 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %or_ln509, i64 %empty_105, i64 %empty_105, i64 %or_ln509, i2 %i" [./intx/intx.hpp:509]   --->   Operation 172 'mux' 'tmp_8' <Predicate = (!icmp_ln508)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.54ns)   --->   "%na_divisor_word_num_bits_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %na_divisor_word_num_bits_1_2, i64 %or_ln509, i64 %na_divisor_word_num_bits_1_2, i64 %na_divisor_word_num_bits_1_2, i2 %i" [./intx/intx.hpp:29]   --->   Operation 173 'mux' 'na_divisor_word_num_bits_1_3' <Predicate = (!icmp_ln508)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (0.54ns)   --->   "%na_divisor_word_num_bits_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %na_divisor_word_num_bits_2_2, i64 %na_divisor_word_num_bits_2_2, i64 %or_ln509, i64 %na_divisor_word_num_bits_2_2, i2 %i" [./intx/intx.hpp:29]   --->   Operation 174 'mux' 'na_divisor_word_num_bits_2_3' <Predicate = (!icmp_ln508)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.54ns)   --->   "%na_divisor_word_num_bits_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %or_ln509, i64 %na_divisor_word_num_bits_3_2, i64 %na_divisor_word_num_bits_3_2, i64 %or_ln509, i2 %i" [./intx/intx.hpp:509]   --->   Operation 175 'mux' 'na_divisor_word_num_bits_3_3' <Predicate = (!icmp_ln508)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 176 'br' 'br_ln0' <Predicate = (!icmp_ln508)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 2.03>
ST_9 : Operation 177 [1/1] (1.30ns)   --->   "%shl_ln510 = shl i64 %p_read_7, i64 %sh_prom_i" [./intx/intx.hpp:510]   --->   Operation 177 'shl' 'shl_ln510' <Predicate = true> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (1.30ns)   --->   "%lshr_ln512 = lshr i64 %p_read_8, i64 %sh_prom26_i" [./intx/intx.hpp:512]   --->   Operation 178 'lshr' 'lshr_ln512' <Predicate = true> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.73ns)   --->   "%store_ln512 = store i64 %lshr_ln512, i2 %this_numerator_word_num_bits_addr_38" [./intx/intx.hpp:512]   --->   Operation 179 'store' 'store_ln512' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_9 : Operation 180 [1/1] (0.46ns)   --->   "%br_ln513 = br void" [./intx/intx.hpp:513]   --->   Operation 180 'br' 'br_ln513' <Predicate = true> <Delay = 0.46>

State 10 <SV = 8> <Delay = 3.34>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%empty_108 = phi i64 %p_read_8, void, i64 %phi_ln514, void %.split5300" [./intx/intx.hpp:514]   --->   Operation 181 'phi' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%i_19 = phi i2 3, void, i2 %add_ln513, void %.split5300" [./intx/intx.hpp:513]   --->   Operation 182 'phi' 'i_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 183 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.39ns)   --->   "%icmp_ln513 = icmp_eq  i2 %i_19, i2 0" [./intx/intx.hpp:513]   --->   Operation 184 'icmp' 'icmp_ln513' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%empty_109 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 185 'speclooptripcount' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln513 = br i1 %icmp_ln513, void %.split5, void" [./intx/intx.hpp:513]   --->   Operation 186 'br' 'br_ln513' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.62ns)   --->   "%add_ln513 = add i2 %i_19, i2 3" [./intx/intx.hpp:513]   --->   Operation 187 'add' 'add_ln513' <Predicate = (!icmp_ln513)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln513_cast = zext i2 %i_19" [./intx/intx.hpp:513]   --->   Operation 188 'zext' 'trunc_ln513_cast' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%specloopname_ln513 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./intx/intx.hpp:513]   --->   Operation 189 'specloopname' 'specloopname_ln513' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (1.30ns)   --->   "%shl_ln514 = shl i64 %empty_108, i64 %sh_prom_i" [./intx/intx.hpp:514]   --->   Operation 190 'shl' 'shl_ln514' <Predicate = (!icmp_ln513)> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (0.56ns)   --->   "%switch_ln514 = switch i2 %i_19, void %branch10305, i2 1, void %.split5300, i2 2, void %branch9303" [./intx/intx.hpp:514]   --->   Operation 191 'switch' 'switch_ln514' <Predicate = (!icmp_ln513)> <Delay = 0.56>
ST_10 : Operation 192 [1/1] (0.50ns)   --->   "%br_ln514 = br void %.split5300" [./intx/intx.hpp:514]   --->   Operation 192 'br' 'br_ln514' <Predicate = (!icmp_ln513 & i_19 == 2)> <Delay = 0.50>
ST_10 : Operation 193 [1/1] (0.50ns)   --->   "%br_ln514 = br void %.split5300" [./intx/intx.hpp:514]   --->   Operation 193 'br' 'br_ln514' <Predicate = (!icmp_ln513 & i_19 != 1 & i_19 != 2)> <Delay = 0.50>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%phi_ln514 = phi i64 %p_read19, void %branch9303, i64 %p_read_9, void %branch10305, i64 %p_read_10, void %.split5" [./intx/intx.hpp:514]   --->   Operation 194 'phi' 'phi_ln514' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node or_ln514)   --->   "%lshr_ln514 = lshr i64 %phi_ln514, i64 %sh_prom26_i" [./intx/intx.hpp:514]   --->   Operation 195 'lshr' 'lshr_ln514' <Predicate = (!icmp_ln513)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/1] (1.30ns) (out node of the LUT)   --->   "%or_ln514 = or i64 %lshr_ln514, i64 %shl_ln514" [./intx/intx.hpp:514]   --->   Operation 196 'or' 'or_ln514' <Predicate = (!icmp_ln513)> <Delay = 1.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_43 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %trunc_ln513_cast" [./intx/intx.hpp:514]   --->   Operation 197 'getelementptr' 'this_numerator_word_num_bits_addr_43' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.73ns)   --->   "%store_ln514 = store i64 %or_ln514, i2 %this_numerator_word_num_bits_addr_43" [./intx/intx.hpp:514]   --->   Operation 198 'store' 'store_ln514' <Predicate = (!icmp_ln513)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 199 'br' 'br_ln0' <Predicate = (!icmp_ln513)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 2.03>
ST_11 : Operation 200 [1/1] (1.30ns)   --->   "%shl_ln515 = shl i64 %p_read_10, i64 %sh_prom_i" [./intx/intx.hpp:515]   --->   Operation 200 'shl' 'shl_ln515' <Predicate = (icmp_ln506)> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 201 [1/1] (0.73ns)   --->   "%store_ln515 = store i64 %shl_ln515, i2 %un" [./intx/intx.hpp:515]   --->   Operation 201 'store' 'store_ln515' <Predicate = (icmp_ln506)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_11 : Operation 202 [1/1] (0.46ns)   --->   "%br_ln516 = br void %_ifconv" [./intx/intx.hpp:516]   --->   Operation 202 'br' 'br_ln516' <Predicate = (icmp_ln506)> <Delay = 0.46>

State 12 <SV = 10> <Delay = 1.35>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%na_divisor_word_num_bits_3_4 = phi i64 %na_divisor_word_num_bits_3_2, void, i64 %p_read_4, void" [./intx/intx.hpp:29]   --->   Operation 203 'phi' 'na_divisor_word_num_bits_3_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%na_divisor_word_num_bits_2_4 = phi i64 %na_divisor_word_num_bits_2_2, void, i64 %p_read_5, void" [./intx/intx.hpp:29]   --->   Operation 204 'phi' 'na_divisor_word_num_bits_2_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%na_divisor_word_num_bits_1_4 = phi i64 %na_divisor_word_num_bits_1_2, void, i64 %p_read_6, void" [./intx/intx.hpp:29]   --->   Operation 205 'phi' 'na_divisor_word_num_bits_1_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%d = phi i64 %shl_ln510, void, i64 %p_read_7, void" [./intx/intx.hpp:510]   --->   Operation 206 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%empty_110 = phi i64 %empty_105, void, i64 %p_read_4, void" [./intx/intx.hpp:29]   --->   Operation 207 'phi' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%empty_111 = phi i64 %empty_106, void, i64 %p_read_5, void" [./intx/intx.hpp:29]   --->   Operation 208 'phi' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%high_assign = phi i64 %this_assign_51_1_014, void, i64 %p_read_6, void" [./intx/intx.hpp:29]   --->   Operation 209 'phi' 'high_assign' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%d0 = trunc i64 %d" [./intx/intx.hpp:525]   --->   Operation 210 'trunc' 'd0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln525 = zext i3 %na_num_numerator_words" [./intx/intx.hpp:525]   --->   Operation 211 'zext' 'zext_ln525' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_42 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln525" [./intx/intx.hpp:525]   --->   Operation 212 'getelementptr' 'this_numerator_word_num_bits_addr_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load = load i2 %this_numerator_word_num_bits_addr_42" [./intx/intx.hpp:525]   --->   Operation 213 'load' 'this_numerator_word_num_bits_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_12 : Operation 214 [1/1] (0.62ns)   --->   "%add_ln525 = add i2 %trunc_ln493, i2 3" [./intx/intx.hpp:525]   --->   Operation 214 'add' 'add_ln525' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln525_3 = zext i2 %add_ln525" [./intx/intx.hpp:525]   --->   Operation 215 'zext' 'zext_ln525_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_44 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln525_3" [./intx/intx.hpp:525]   --->   Operation 216 'getelementptr' 'this_numerator_word_num_bits_addr_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 217 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_17 = load i2 %this_numerator_word_num_bits_addr_44" [./intx/intx.hpp:525]   --->   Operation 217 'load' 'this_numerator_word_num_bits_load_17' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_12 : Operation 218 [1/1] (0.54ns)   --->   "%tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %d, i64 %high_assign, i64 %empty_111, i64 %empty_110, i2 %add_ln505" [./intx/intx.hpp:525]   --->   Operation 218 'mux' 'tmp_9' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 3.60>
ST_13 : Operation 219 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load = load i2 %this_numerator_word_num_bits_addr_42" [./intx/intx.hpp:525]   --->   Operation 219 'load' 'this_numerator_word_num_bits_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 220 [1/1] (1.14ns)   --->   "%icmp_ln525 = icmp_eq  i64 %this_numerator_word_num_bits_load, i64 0" [./intx/intx.hpp:525]   --->   Operation 220 'icmp' 'icmp_ln525' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_17 = load i2 %this_numerator_word_num_bits_addr_44" [./intx/intx.hpp:525]   --->   Operation 221 'load' 'this_numerator_word_num_bits_load_17' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 222 [1/1] (1.14ns)   --->   "%icmp_ln525_3 = icmp_ult  i64 %this_numerator_word_num_bits_load_17, i64 %tmp_9" [./intx/intx.hpp:525]   --->   Operation 222 'icmp' 'icmp_ln525_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 223 [1/1] (0.71ns)   --->   "%na_num_numerator_words_3 = add i3 %na_num_numerator_words, i3 1" [./intx/intx.hpp:526]   --->   Operation 223 'add' 'na_num_numerator_words_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln525)   --->   "%and_ln525 = and i1 %icmp_ln525, i1 %icmp_ln525_3" [./intx/intx.hpp:525]   --->   Operation 224 'and' 'and_ln525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 225 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln525 = select i1 %and_ln525, i3 %na_num_numerator_words, i3 %na_num_numerator_words_3" [./intx/intx.hpp:525]   --->   Operation 225 'select' 'select_ln525' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln659 = zext i3 %select_ln525" [./intx/intx.hpp:659]   --->   Operation 226 'zext' 'zext_ln659' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln659 = trunc i3 %select_ln525" [./intx/intx.hpp:659]   --->   Operation 227 'trunc' 'trunc_ln659' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 228 [1/1] (0.80ns)   --->   "%icmp_ln659 = icmp_sgt  i32 %zext_ln659, i32 %trunc_ln493_3" [./intx/intx.hpp:659]   --->   Operation 228 'icmp' 'icmp_ln659' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 229 [1/1] (0.58ns)   --->   "%br_ln659 = br i1 %icmp_ln659, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit, void" [./intx/intx.hpp:659]   --->   Operation 229 'br' 'br_ln659' <Predicate = true> <Delay = 0.58>
ST_13 : Operation 230 [1/1] (0.56ns)   --->   "%switch_ln662 = switch i32 %trunc_ln493_3, void %.preheader.preheader, i32 1, void %._crit_edge10, i32 2, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit" [./intx/intx.hpp:662]   --->   Operation 230 'switch' 'switch_ln662' <Predicate = (icmp_ln659)> <Delay = 0.56>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %d, i32 55, i32 62" [./intx/int128.hpp:608->./intx/intx.hpp:541]   --->   Operation 231 'partselect' 'trunc_ln' <Predicate = (icmp_ln659 & trunc_ln493_3 == 1)> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln609 = zext i8 %trunc_ln" [./intx/int128.hpp:609->./intx/intx.hpp:541]   --->   Operation 232 'zext' 'zext_ln609' <Predicate = (icmp_ln659 & trunc_ln493_3 == 1)> <Delay = 0.00>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "%intx_internal_reciprocal_table_addr = getelementptr i11 %intx_internal_reciprocal_table, i64 0, i64 %zext_ln609" [./intx/int128.hpp:609->./intx/intx.hpp:541]   --->   Operation 233 'getelementptr' 'intx_internal_reciprocal_table_addr' <Predicate = (icmp_ln659 & trunc_ln493_3 == 1)> <Delay = 0.00>
ST_13 : Operation 234 [2/2] (1.29ns)   --->   "%v0 = load i8 %intx_internal_reciprocal_table_addr" [./intx/int128.hpp:609->./intx/intx.hpp:541]   --->   Operation 234 'load' 'v0' <Predicate = (icmp_ln659 & trunc_ln493_3 == 1)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 256> <ROM>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%q_word_num_bits_3_0 = alloca i32 1"   --->   Operation 235 'alloca' 'q_word_num_bits_3_0' <Predicate = (icmp_ln659 & trunc_ln493_3 != 1 & trunc_ln493_3 != 2)> <Delay = 0.00>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "%q_word_num_bits_2_0 = alloca i32 1"   --->   Operation 236 'alloca' 'q_word_num_bits_2_0' <Predicate = (icmp_ln659 & trunc_ln493_3 != 1 & trunc_ln493_3 != 2)> <Delay = 0.00>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%q_word_num_bits_1_0 = alloca i32 1"   --->   Operation 237 'alloca' 'q_word_num_bits_1_0' <Predicate = (icmp_ln659 & trunc_ln493_3 != 1 & trunc_ln493_3 != 2)> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "%q_word_num_bits_0_0 = alloca i32 1"   --->   Operation 238 'alloca' 'q_word_num_bits_0_0' <Predicate = (icmp_ln659 & trunc_ln493_3 != 1 & trunc_ln493_3 != 2)> <Delay = 0.00>
ST_13 : Operation 239 [1/1] (0.46ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 239 'br' 'br_ln0' <Predicate = (icmp_ln659 & trunc_ln493_3 != 1 & trunc_ln493_3 != 2)> <Delay = 0.46>

State 14 <SV = 19> <Delay = 0.00>
ST_14 : Operation 240 [1/1] (0.00ns)   --->   "%agg_result_16_0 = alloca i32 1"   --->   Operation 240 'alloca' 'agg_result_16_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%agg_result_15_0 = alloca i32 1"   --->   Operation 241 'alloca' 'agg_result_15_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "%agg_result_14_0 = alloca i32 1"   --->   Operation 242 'alloca' 'agg_result_14_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%agg_result_1_0 = alloca i32 1"   --->   Operation 243 'alloca' 'agg_result_1_0' <Predicate = true> <Delay = 0.00>

State 15 <SV = 20> <Delay = 1.29>
ST_15 : Operation 244 [2/2] (1.29ns)   --->   "%call_ret3 = call i128 @udivrem_by2.1, i64 %na_numerator_word_num_bits, i2 %trunc_ln659, i64 %d, i64 %high_assign, i11 %intx_internal_reciprocal_table" [./intx/intx.hpp:673]   --->   Operation 244 'call' 'call_ret3' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 21> <Delay = 1.30>
ST_16 : Operation 245 [1/2] (0.00ns)   --->   "%call_ret3 = call i128 @udivrem_by2.1, i64 %na_numerator_word_num_bits, i2 %trunc_ln659, i64 %d, i64 %high_assign, i11 %intx_internal_reciprocal_table" [./intx/intx.hpp:673]   --->   Operation 245 'call' 'call_ret3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node low)   --->   "%x = extractvalue i128 %call_ret3" [./intx/intx.hpp:673]   --->   Operation 246 'extractvalue' 'x' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 247 [1/1] (0.00ns)   --->   "%x_3 = extractvalue i128 %call_ret3" [./intx/intx.hpp:673]   --->   Operation 247 'extractvalue' 'x_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln295 = zext i32 %na_shift" [./intx/intx.hpp:295]   --->   Operation 248 'zext' 'zext_ln295' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node low)   --->   "%lshr_ln373 = lshr i64 %x, i64 %zext_ln295" [./intx/int128.hpp:373]   --->   Operation 249 'lshr' 'lshr_ln373' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node low)   --->   "%shl_ln373_3 = shl i64 %x_3, i64 1" [./intx/int128.hpp:373]   --->   Operation 250 'shl' 'shl_ln373_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node low)   --->   "%xor_ln373 = xor i32 %na_shift, i32 63" [./intx/int128.hpp:373]   --->   Operation 251 'xor' 'xor_ln373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node low)   --->   "%zext_ln373 = zext i32 %xor_ln373" [./intx/int128.hpp:373]   --->   Operation 252 'zext' 'zext_ln373' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node low)   --->   "%shl_ln373 = shl i64 %shl_ln373_3, i64 %zext_ln373" [./intx/int128.hpp:373]   --->   Operation 253 'shl' 'shl_ln373' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 254 [1/1] (1.30ns) (out node of the LUT)   --->   "%low = or i64 %shl_ln373, i64 %lshr_ln373" [./intx/int128.hpp:373]   --->   Operation 254 'or' 'low' <Predicate = true> <Delay = 1.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 255 [1/1] (1.30ns)   --->   "%high = lshr i64 %x_3, i64 %zext_ln295" [./intx/int128.hpp:373]   --->   Operation 255 'lshr' 'high' <Predicate = true> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 22> <Delay = 0.73>
ST_17 : Operation 256 [2/2] (0.73ns)   --->   "%un_load = load i2 %un" [./intx/intx.hpp:674]   --->   Operation 256 'load' 'un_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_17 : Operation 257 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_45 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 1" [./intx/intx.hpp:674]   --->   Operation 257 'getelementptr' 'this_numerator_word_num_bits_addr_45' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 258 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_18 = load i2 %this_numerator_word_num_bits_addr_45" [./intx/intx.hpp:674]   --->   Operation 258 'load' 'this_numerator_word_num_bits_load_18' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 18 <SV = 23> <Delay = 0.73>
ST_18 : Operation 259 [1/2] (0.73ns)   --->   "%un_load = load i2 %un" [./intx/intx.hpp:674]   --->   Operation 259 'load' 'un_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 260 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_18 = load i2 %this_numerator_word_num_bits_addr_45" [./intx/intx.hpp:674]   --->   Operation 260 'load' 'this_numerator_word_num_bits_load_18' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 261 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_46 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 2" [./intx/intx.hpp:674]   --->   Operation 261 'getelementptr' 'this_numerator_word_num_bits_addr_46' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 262 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_19 = load i2 %this_numerator_word_num_bits_addr_46" [./intx/intx.hpp:674]   --->   Operation 262 'load' 'this_numerator_word_num_bits_load_19' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 263 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_47 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 3" [./intx/intx.hpp:674]   --->   Operation 263 'getelementptr' 'this_numerator_word_num_bits_addr_47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 264 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_20 = load i2 %this_numerator_word_num_bits_addr_47" [./intx/intx.hpp:674]   --->   Operation 264 'load' 'this_numerator_word_num_bits_load_20' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 19 <SV = 24> <Delay = 0.73>
ST_19 : Operation 265 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_19 = load i2 %this_numerator_word_num_bits_addr_46" [./intx/intx.hpp:674]   --->   Operation 265 'load' 'this_numerator_word_num_bits_load_19' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_19 : Operation 266 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_20 = load i2 %this_numerator_word_num_bits_addr_47" [./intx/intx.hpp:674]   --->   Operation 266 'load' 'this_numerator_word_num_bits_load_20' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_19 : Operation 267 [1/1] (0.46ns)   --->   "%br_ln29 = br void %branch4227" [./intx/intx.hpp:29]   --->   Operation 267 'br' 'br_ln29' <Predicate = true> <Delay = 0.46>

State 20 <SV = 25> <Delay = 0.62>
ST_20 : Operation 268 [1/1] (0.00ns)   --->   "%write_flag14_0 = phi i1 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i1 %write_flag14_1, void %branch4227" [./intx/intx.hpp:29]   --->   Operation 268 'phi' 'write_flag14_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "%write_flag17_0 = phi i1 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i1 %write_flag17_1, void %branch4227" [./intx/intx.hpp:29]   --->   Operation 269 'phi' 'write_flag17_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 270 [1/1] (0.00ns)   --->   "%write_flag20_0 = phi i1 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i1 %write_flag20_1, void %branch4227" [./intx/intx.hpp:29]   --->   Operation 270 'phi' 'write_flag20_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 271 [1/1] (0.00ns)   --->   "%write_flag23_0 = phi i1 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i1 %write_flag23_1, void %branch4227" [./intx/intx.hpp:29]   --->   Operation 271 'phi' 'write_flag23_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 272 [1/1] (0.00ns)   --->   "%phi_ln29_5 = phi i2 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i2 %add_ln29_11, void %branch4227" [./intx/intx.hpp:29]   --->   Operation 272 'phi' 'phi_ln29_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 273 [1/1] (0.62ns)   --->   "%add_ln29_11 = add i2 %phi_ln29_5, i2 1" [./intx/intx.hpp:29]   --->   Operation 273 'add' 'add_ln29_11' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 274 [1/1] (0.00ns)   --->   "%agg_result_16_0_load = load i64 %agg_result_16_0"   --->   Operation 274 'load' 'agg_result_16_0_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 275 [1/1] (0.00ns)   --->   "%agg_result_15_0_load = load i64 %agg_result_15_0"   --->   Operation 275 'load' 'agg_result_15_0_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 276 [1/1] (0.00ns)   --->   "%agg_result_14_0_load = load i64 %agg_result_14_0"   --->   Operation 276 'load' 'agg_result_14_0_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 277 [1/1] (0.00ns)   --->   "%agg_result_1_0_load = load i64 %agg_result_1_0"   --->   Operation 277 'load' 'agg_result_1_0_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 278 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 278 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 279 [1/1] (0.54ns)   --->   "%agg_result_16_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %agg_result_16_0_load, i64 %agg_result_16_0_load, i64 %agg_result_16_0_load, i64 0, i2 %phi_ln29_5" [./intx/intx.hpp:29]   --->   Operation 279 'mux' 'agg_result_16_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 280 [1/1] (0.54ns)   --->   "%write_flag23_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag23_0, i1 %write_flag23_0, i1 %write_flag23_0, i1 1, i2 %phi_ln29_5" [./intx/intx.hpp:29]   --->   Operation 280 'mux' 'write_flag23_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 281 [1/1] (0.54ns)   --->   "%agg_result_15_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %agg_result_15_0_load, i64 %agg_result_15_0_load, i64 0, i64 %agg_result_15_0_load, i2 %phi_ln29_5" [./intx/intx.hpp:29]   --->   Operation 281 'mux' 'agg_result_15_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 282 [1/1] (0.54ns)   --->   "%write_flag20_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag20_0, i1 %write_flag20_0, i1 1, i1 %write_flag20_0, i2 %phi_ln29_5" [./intx/intx.hpp:29]   --->   Operation 282 'mux' 'write_flag20_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 283 [1/1] (0.54ns)   --->   "%agg_result_14_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %agg_result_14_0_load, i64 0, i64 %agg_result_14_0_load, i64 %agg_result_14_0_load, i2 %phi_ln29_5" [./intx/intx.hpp:29]   --->   Operation 283 'mux' 'agg_result_14_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 284 [1/1] (0.54ns)   --->   "%write_flag17_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag17_0, i1 1, i1 %write_flag17_0, i1 %write_flag17_0, i2 %phi_ln29_5" [./intx/intx.hpp:29]   --->   Operation 284 'mux' 'write_flag17_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 285 [1/1] (0.54ns)   --->   "%agg_result_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %agg_result_1_0_load, i64 %agg_result_1_0_load, i64 %agg_result_1_0_load, i2 %phi_ln29_5" [./intx/intx.hpp:29]   --->   Operation 285 'mux' 'agg_result_1_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 286 [1/1] (0.54ns)   --->   "%write_flag14_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 1, i1 %write_flag14_0, i1 %write_flag14_0, i1 %write_flag14_0, i2 %phi_ln29_5" [./intx/intx.hpp:29]   --->   Operation 286 'mux' 'write_flag14_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 287 [1/1] (0.39ns)   --->   "%icmp_ln29_11 = icmp_eq  i2 %phi_ln29_5, i2 3" [./intx/intx.hpp:29]   --->   Operation 287 'icmp' 'icmp_ln29_11' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 288 [1/1] (0.00ns)   --->   "%empty_114 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 288 'speclooptripcount' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 289 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %agg_result_1_1, i64 %agg_result_1_0" [./intx/intx.hpp:29]   --->   Operation 289 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 290 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %agg_result_14_1, i64 %agg_result_14_0" [./intx/intx.hpp:29]   --->   Operation 290 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 291 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %agg_result_15_1, i64 %agg_result_15_0" [./intx/intx.hpp:29]   --->   Operation 291 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 292 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %agg_result_16_1, i64 %agg_result_16_0" [./intx/intx.hpp:29]   --->   Operation 292 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_11, void %branch4227, void %.preheader2.preheader" [./intx/intx.hpp:29]   --->   Operation 293 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 21 <SV = 26> <Delay = 0.46>
ST_21 : Operation 294 [1/1] (0.46ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 294 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 22 <SV = 27> <Delay = 0.62>
ST_22 : Operation 295 [1/1] (0.00ns)   --->   "%agg_result_1_2 = phi i64 %select_ln39, void %.split3, i64 %agg_result_1_1, void %.preheader2.preheader" [./intx/intx.hpp:39]   --->   Operation 295 'phi' 'agg_result_1_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 296 [1/1] (0.00ns)   --->   "%agg_result_14_2 = phi i64 %select_ln39_2, void %.split3, i64 %agg_result_14_1, void %.preheader2.preheader" [./intx/intx.hpp:39]   --->   Operation 296 'phi' 'agg_result_14_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 297 [1/1] (0.00ns)   --->   "%i_22 = phi i2 %i_23, void %.split3, i2 0, void %.preheader2.preheader"   --->   Operation 297 'phi' 'i_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 298 [1/1] (0.62ns)   --->   "%i_23 = add i2 %i_22, i2 1" [./intx/intx.hpp:38]   --->   Operation 298 'add' 'i_23' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 299 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 299 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 300 [1/1] (0.39ns)   --->   "%icmp_ln38 = icmp_eq  i2 %i_22, i2 2" [./intx/intx.hpp:38]   --->   Operation 300 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 301 [1/1] (0.00ns)   --->   "%empty_115 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 301 'speclooptripcount' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split3, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit" [./intx/intx.hpp:38]   --->   Operation 302 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln117_3 = trunc i2 %i_22" [./intx/int128.hpp:117]   --->   Operation 303 'trunc' 'trunc_ln117_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 304 [1/1] (0.43ns)   --->   "%select_ln39 = select i1 %trunc_ln117_3, i64 %agg_result_1_2, i64 %low" [./intx/intx.hpp:39]   --->   Operation 304 'select' 'select_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 305 [1/1] (0.43ns)   --->   "%select_ln39_2 = select i1 %trunc_ln117_3, i64 %high, i64 %agg_result_14_2" [./intx/intx.hpp:39]   --->   Operation 305 'select' 'select_ln39_2' <Predicate = (!icmp_ln38)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 306 'br' 'br_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 23 <SV = 28> <Delay = 0.58>
ST_23 : Operation 307 [1/1] (0.58ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit"   --->   Operation 307 'br' 'br_ln0' <Predicate = true> <Delay = 0.58>

State 24 <SV = 12> <Delay = 1.99>
ST_24 : Operation 308 [1/2] (1.29ns)   --->   "%v0 = load i8 %intx_internal_reciprocal_table_addr" [./intx/int128.hpp:609->./intx/intx.hpp:541]   --->   Operation 308 'load' 'v0' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 256> <ROM>
ST_24 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln609_3 = zext i11 %v0" [./intx/int128.hpp:609->./intx/intx.hpp:541]   --->   Operation 309 'zext' 'zext_ln609_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 310 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln612 = mul i22 %zext_ln609_3, i22 %zext_ln609_3" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 310 'mul' 'mul_ln612' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 13> <Delay = 0.69>
ST_25 : Operation 311 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln612 = mul i22 %zext_ln609_3, i22 %zext_ln609_3" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 311 'mul' 'mul_ln612' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 14> <Delay = 0.69>
ST_26 : Operation 312 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln612 = mul i22 %zext_ln609_3, i22 %zext_ln609_3" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 312 'mul' 'mul_ln612' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 15> <Delay = 6.31>
ST_27 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln21 = partselect i40 @_ssdm_op_PartSelect.i40.i64.i32.i32, i64 %d, i32 24, i32 63" [./intx/int128.hpp:611->./intx/intx.hpp:541]   --->   Operation 313 'partselect' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln611 = zext i40 %trunc_ln21" [./intx/int128.hpp:611->./intx/intx.hpp:541]   --->   Operation 314 'zext' 'zext_ln611' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 315 [1/1] (1.18ns)   --->   "%d40 = add i41 %zext_ln611, i41 1" [./intx/int128.hpp:611->./intx/intx.hpp:541]   --->   Operation 315 'add' 'd40' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln611_6 = zext i41 %d40" [./intx/int128.hpp:611->./intx/intx.hpp:541]   --->   Operation 316 'zext' 'zext_ln611_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 317 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %v0, i11 0" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 317 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 318 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln612 = mul i22 %zext_ln609_3, i22 %zext_ln609_3" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 318 'mul' 'mul_ln612' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln612 = zext i22 %mul_ln612" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 319 'zext' 'zext_ln612' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 320 [1/1] (4.00ns)   --->   "%mul_ln612_3 = mul i62 %zext_ln611_6, i62 %zext_ln612" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 320 'mul' 'mul_ln612_3' <Predicate = true> <Delay = 4.00> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i22 @_ssdm_op_PartSelect.i22.i62.i32.i32, i62 %mul_ln612_3, i32 40, i32 61" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 321 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln612_15 = zext i22 %tmp_10" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 322 'zext' 'zext_ln612_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 323 [1/1] (1.12ns)   --->   "%add_ln612 = add i22 %shl_ln, i22 4194303" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 323 'add' 'add_ln612' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln612_7 = zext i22 %add_ln612" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 324 'zext' 'zext_ln612_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 325 [1/1] (1.12ns)   --->   "%v1 = sub i23 %zext_ln612_7, i23 %zext_ln612_15" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 325 'sub' 'v1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 16> <Delay = 4.00>
ST_28 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln611_5 = zext i41 %d40" [./intx/int128.hpp:611->./intx/intx.hpp:541]   --->   Operation 326 'zext' 'zext_ln611_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln612 = sext i23 %v1" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 327 'sext' 'sext_ln612' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln612_16 = zext i32 %sext_ln612" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 328 'zext' 'zext_ln612_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 329 [1/1] (4.00ns)   --->   "%mul_ln614 = mul i64 %zext_ln611_5, i64 %zext_ln612_16" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 329 'mul' 'mul_ln614' <Predicate = true> <Delay = 4.00> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 17> <Delay = 6.83>
ST_29 : Operation 330 [1/1] (1.36ns)   --->   "%sub_ln614 = sub i64 1152921504606846976, i64 %mul_ln614" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 330 'sub' 'sub_ln614' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 331 [1/1] (5.47ns)   --->   "%mul_ln614_3 = mul i64 %sub_ln614, i64 %zext_ln612_16" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 331 'mul' 'mul_ln614_3' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln22 = partselect i17 @_ssdm_op_PartSelect.i17.i64.i32.i32, i64 %mul_ln614_3, i32 47, i32 63" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 332 'partselect' 'trunc_ln22' <Predicate = true> <Delay = 0.00>

State 30 <SV = 18> <Delay = 6.82>
ST_30 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i23.i13, i23 %v1, i13 0" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 333 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln614 = sext i36 %tmp_11" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 334 'sext' 'sext_ln614' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln614 = zext i45 %sext_ln614" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 335 'zext' 'zext_ln614' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln614_5 = zext i17 %trunc_ln22" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 336 'zext' 'zext_ln614_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 337 [1/1] (1.24ns)   --->   "%v2 = add i46 %zext_ln614_5, i46 %zext_ln614" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 337 'add' 'v2' <Predicate = true> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln614_6 = zext i46 %v2" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 338 'zext' 'zext_ln614_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln616 = zext i1 %d0" [./intx/int128.hpp:616->./intx/intx.hpp:541]   --->   Operation 339 'zext' 'zext_ln616' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 340 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %d, i32 1, i32 63" [./intx/int128.hpp:617->./intx/intx.hpp:541]   --->   Operation 340 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln617 = zext i63 %lshr_ln" [./intx/int128.hpp:617->./intx/intx.hpp:541]   --->   Operation 341 'zext' 'zext_ln617' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 342 [1/1] (1.35ns)   --->   "%d63 = add i64 %zext_ln617, i64 %zext_ln616" [./intx/int128.hpp:617->./intx/intx.hpp:541]   --->   Operation 342 'add' 'd63' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 343 [1/1] (5.47ns)   --->   "%mul_ln618 = mul i64 %zext_ln614_6, i64 %d63" [./intx/int128.hpp:618->./intx/intx.hpp:541]   --->   Operation 343 'mul' 'mul_ln618' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln619 = trunc i46 %v2" [./intx/int128.hpp:619->./intx/intx.hpp:541]   --->   Operation 344 'trunc' 'trunc_ln619' <Predicate = true> <Delay = 0.00>

State 31 <SV = 19> <Delay = 6.83>
ST_31 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node e)   --->   "%trunc_ln23 = partselect i45 @_ssdm_op_PartSelect.i45.i46.i32.i32, i46 %v2, i32 1, i32 45" [./intx/int128.hpp:618->./intx/intx.hpp:541]   --->   Operation 345 'partselect' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node e)   --->   "%select_ln618 = select i1 %d0, i45 35184372088831, i45 0" [./intx/int128.hpp:618->./intx/intx.hpp:541]   --->   Operation 346 'select' 'select_ln618' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node e)   --->   "%and_ln618 = and i45 %trunc_ln23, i45 %select_ln618" [./intx/int128.hpp:618->./intx/intx.hpp:541]   --->   Operation 347 'and' 'and_ln618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node e)   --->   "%zext_ln618 = zext i45 %and_ln618" [./intx/int128.hpp:618->./intx/intx.hpp:541]   --->   Operation 348 'zext' 'zext_ln618' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 349 [1/1] (1.36ns) (out node of the LUT)   --->   "%e = sub i64 %zext_ln618, i64 %mul_ln618" [./intx/int128.hpp:618->./intx/intx.hpp:541]   --->   Operation 349 'sub' 'e' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln397 = zext i46 %v2" [./intx/int128.hpp:397]   --->   Operation 350 'zext' 'zext_ln397' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln397_16 = zext i64 %e" [./intx/int128.hpp:397]   --->   Operation 351 'zext' 'zext_ln397_16' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 352 [1/1] (5.47ns)   --->   "%x_36 = mul i110 %zext_ln397_16, i110 %zext_ln397" [./intx/int128.hpp:397]   --->   Operation 352 'mul' 'x_36' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln24 = partselect i45 @_ssdm_op_PartSelect.i45.i110.i32.i32, i110 %x_36, i32 65, i32 109" [./intx/int128.hpp:619->./intx/intx.hpp:541]   --->   Operation 353 'partselect' 'trunc_ln24' <Predicate = true> <Delay = 0.00>

State 32 <SV = 20> <Delay = 6.83>
ST_32 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln619 = zext i45 %trunc_ln24" [./intx/int128.hpp:619->./intx/intx.hpp:541]   --->   Operation 354 'zext' 'zext_ln619' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 355 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i33.i31, i33 %trunc_ln619, i31 0" [./intx/int128.hpp:619->./intx/intx.hpp:541]   --->   Operation 355 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 356 [1/1] (1.36ns)   --->   "%v3 = add i64 %shl_ln3, i64 %zext_ln619" [./intx/int128.hpp:619->./intx/intx.hpp:541]   --->   Operation 356 'add' 'v3' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln397_12 = zext i64 %v3" [./intx/int128.hpp:397]   --->   Operation 357 'zext' 'zext_ln397_12' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln397_13 = zext i64 %d" [./intx/int128.hpp:397]   --->   Operation 358 'zext' 'zext_ln397_13' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 359 [1/1] (5.47ns)   --->   "%x_38 = mul i128 %zext_ln397_12, i128 %zext_ln397_13" [./intx/int128.hpp:397]   --->   Operation 359 'mul' 'x_38' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 360 [1/1] (0.46ns)   --->   "%br_ln173 = br void %_ZN4intx4uintILj128EEC2Ev.exit.i.i.i" [./intx/int128.hpp:173]   --->   Operation 360 'br' 'br_ln173' <Predicate = true> <Delay = 0.46>

State 33 <SV = 21> <Delay = 4.45>
ST_33 : Operation 361 [1/1] (0.00ns)   --->   "%s_word_num_bits_1_2_i = phi i64 %select_ln177, void %.split.i, i64 0, void %._crit_edge10" [./intx/int128.hpp:177]   --->   Operation 361 'phi' 's_word_num_bits_1_2_i' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 362 [1/1] (0.00ns)   --->   "%i_20 = phi i2 %i_21, void %.split.i, i2 0, void %._crit_edge10"   --->   Operation 362 'phi' 'i_20' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 363 [1/1] (0.00ns)   --->   "%k = phi i1 %k_7, void %.split.i, i1 0, void %._crit_edge10"   --->   Operation 363 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 364 [1/1] (0.62ns)   --->   "%i_21 = add i2 %i_20, i2 1" [./intx/int128.hpp:173]   --->   Operation 364 'add' 'i_21' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 365 [1/1] (0.39ns)   --->   "%icmp_ln173 = icmp_eq  i2 %i_20, i2 2" [./intx/int128.hpp:173]   --->   Operation 365 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 366 [1/1] (0.00ns)   --->   "%empty_112 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 366 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %icmp_ln173, void %.split.i, void %reciprocal_2by1.exit" [./intx/int128.hpp:173]   --->   Operation 367 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i2 %i_20" [./intx/int128.hpp:117]   --->   Operation 368 'trunc' 'trunc_ln117' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_33 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %x_38, i32 64, i32 127" [./intx/int128.hpp:175]   --->   Operation 369 'partselect' 'tmp_12' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_33 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln175 = trunc i128 %x_38" [./intx/int128.hpp:175]   --->   Operation 370 'trunc' 'trunc_ln175' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_33 : Operation 371 [1/1] (0.43ns)   --->   "%select_ln175 = select i1 %trunc_ln117, i64 %tmp_12, i64 %trunc_ln175" [./intx/int128.hpp:175]   --->   Operation 371 'select' 'select_ln175' <Predicate = (!icmp_ln173)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node add_ln175)   --->   "%select_ln175_3 = select i1 %trunc_ln117, i64 0, i64 %d" [./intx/int128.hpp:175]   --->   Operation 372 'select' 'select_ln175_3' <Predicate = (!icmp_ln173)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 373 [1/1] (1.36ns) (out node of the LUT)   --->   "%add_ln175 = add i64 %select_ln175_3, i64 %select_ln175" [./intx/int128.hpp:175]   --->   Operation 373 'add' 'add_ln175' <Predicate = (!icmp_ln173)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 374 [1/1] (1.14ns)   --->   "%k1 = icmp_ult  i64 %add_ln175, i64 %select_ln175" [./intx/int128.hpp:176]   --->   Operation 374 'icmp' 'k1' <Predicate = (!icmp_ln173)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i1 %k" [./intx/int128.hpp:177]   --->   Operation 375 'zext' 'zext_ln177' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_33 : Operation 376 [1/1] (1.36ns)   --->   "%add_ln177 = add i64 %add_ln175, i64 %zext_ln177" [./intx/int128.hpp:177]   --->   Operation 376 'add' 'add_ln177' <Predicate = (!icmp_ln173)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 377 [1/1] (0.43ns)   --->   "%select_ln177 = select i1 %trunc_ln117, i64 %add_ln177, i64 %s_word_num_bits_1_2_i" [./intx/int128.hpp:177]   --->   Operation 377 'select' 'select_ln177' <Predicate = (!icmp_ln173)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 378 [1/1] (1.14ns)   --->   "%icmp_ln178 = icmp_ult  i64 %add_ln177, i64 %zext_ln177" [./intx/int128.hpp:178]   --->   Operation 378 'icmp' 'icmp_ln178' <Predicate = (!icmp_ln173)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 379 [1/1] (0.14ns)   --->   "%k_7 = or i1 %icmp_ln178, i1 %k1" [./intx/int128.hpp:178]   --->   Operation 379 'or' 'k_7' <Predicate = (!icmp_ln173)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj128EEC2Ev.exit.i.i.i"   --->   Operation 380 'br' 'br_ln0' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_33 : Operation 381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln621 = sub i64 %v3, i64 %d" [./intx/int128.hpp:621->./intx/intx.hpp:541]   --->   Operation 381 'sub' 'sub_ln621' <Predicate = (icmp_ln173)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_33 : Operation 382 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%v4 = sub i64 %sub_ln621, i64 %s_word_num_bits_1_2_i" [./intx/int128.hpp:621->./intx/intx.hpp:541]   --->   Operation 382 'sub' 'v4' <Predicate = (icmp_ln173)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_33 : Operation 383 [1/1] (0.62ns)   --->   "%add_ln543 = add i2 %trunc_ln659, i2 3" [./intx/intx.hpp:543]   --->   Operation 383 'add' 'add_ln543' <Predicate = (icmp_ln173)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln543 = zext i2 %add_ln543" [./intx/intx.hpp:543]   --->   Operation 384 'zext' 'zext_ln543' <Predicate = (icmp_ln173)> <Delay = 0.00>
ST_33 : Operation 385 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_48 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln543" [./intx/intx.hpp:543]   --->   Operation 385 'getelementptr' 'this_numerator_word_num_bits_addr_48' <Predicate = (icmp_ln173)> <Delay = 0.00>
ST_33 : Operation 386 [2/2] (0.73ns)   --->   "%rem = load i2 %this_numerator_word_num_bits_addr_48" [./intx/intx.hpp:543]   --->   Operation 386 'load' 'rem' <Predicate = (icmp_ln173)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_33 : Operation 387 [1/1] (0.73ns)   --->   "%store_ln544 = store i64 0, i2 %this_numerator_word_num_bits_addr_48" [./intx/intx.hpp:544]   --->   Operation 387 'store' 'store_ln544' <Predicate = (icmp_ln173)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_33 : Operation 388 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg"   --->   Operation 388 'store' 'store_ln0' <Predicate = (icmp_ln173)> <Delay = 0.46>
ST_33 : Operation 389 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 389 'store' 'store_ln0' <Predicate = (icmp_ln173)> <Delay = 0.46>

State 34 <SV = 22> <Delay = 0.73>
ST_34 : Operation 390 [1/2] (0.73ns)   --->   "%rem = load i2 %this_numerator_word_num_bits_addr_48" [./intx/intx.hpp:543]   --->   Operation 390 'load' 'rem' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_34 : Operation 391 [1/1] (0.71ns)   --->   "%add_ln546 = add i3 %select_ln525, i3 6" [./intx/intx.hpp:546]   --->   Operation 391 'add' 'add_ln546' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln397 = sext i3 %add_ln546" [./intx/int128.hpp:397]   --->   Operation 392 'sext' 'sext_ln397' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln397_35 = zext i32 %sext_ln397" [./intx/int128.hpp:397]   --->   Operation 393 'zext' 'zext_ln397_35' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln397_14 = zext i64 %v4" [./intx/int128.hpp:397]   --->   Operation 394 'zext' 'zext_ln397_14' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 395 [1/1] (0.46ns)   --->   "%br_ln547 = br void" [./intx/intx.hpp:547]   --->   Operation 395 'br' 'br_ln547' <Predicate = true> <Delay = 0.46>

State 35 <SV = 23> <Delay = 5.47>
ST_35 : Operation 396 [1/1] (0.00ns)   --->   "%high_assign_5 = phi i64 %rem, void %reciprocal_2by1.exit, i64 %r_59, void"   --->   Operation 396 'phi' 'high_assign_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 397 [1/1] (0.00ns)   --->   "%idx154 = phi i32 0, void %reciprocal_2by1.exit, i32 %add_ln550, void" [./intx/intx.hpp:550]   --->   Operation 397 'phi' 'idx154' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln546 = sext i32 %idx154" [./intx/intx.hpp:546]   --->   Operation 398 'sext' 'sext_ln546' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 399 [1/1] (1.14ns)   --->   "%add_ln546_3 = add i34 %sext_ln546, i34 %zext_ln397_35" [./intx/intx.hpp:546]   --->   Operation 399 'add' 'add_ln546_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln546 = zext i34 %add_ln546_3" [./intx/intx.hpp:546]   --->   Operation 400 'zext' 'zext_ln546' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 401 [1/1] (0.00ns)   --->   "%it = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln546" [./intx/intx.hpp:546]   --->   Operation 401 'getelementptr' 'it' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 402 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 402 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 403 [2/2] (0.73ns)   --->   "%it_load = load i2 %it" [./intx/intx.hpp:549]   --->   Operation 403 'load' 'it_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_35 : Operation 404 [1/1] (1.14ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln546" [./intx/intx.hpp:546]   --->   Operation 404 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln397_15 = zext i64 %high_assign_5" [./intx/int128.hpp:397]   --->   Operation 405 'zext' 'zext_ln397_15' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 406 [1/1] (5.47ns)   --->   "%mul_ln397 = mul i128 %zext_ln397_15, i128 %zext_ln397_14" [./intx/int128.hpp:397]   --->   Operation 406 'mul' 'mul_ln397' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 407 [1/1] (0.00ns)   --->   "%q = trunc i128 %mul_ln397" [./intx/int128.hpp:107]   --->   Operation 407 'trunc' 'q' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 408 [1/1] (0.00ns)   --->   "%q_7 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397, i32 64, i32 127" [./intx/int128.hpp:107]   --->   Operation 408 'partselect' 'q_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 409 [1/1] (0.46ns)   --->   "%store_ln546 = store i64 %zext_ln546, i64 %reuse_addr_reg" [./intx/intx.hpp:546]   --->   Operation 409 'store' 'store_ln546' <Predicate = true> <Delay = 0.46>
ST_35 : Operation 410 [1/1] (0.90ns)   --->   "%icmp_ln550 = icmp_eq  i34 %add_ln546_3, i34 0" [./intx/intx.hpp:550]   --->   Operation 410 'icmp' 'icmp_ln550' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 24> <Delay = 6.09>
ST_36 : Operation 411 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i64 %reuse_reg"   --->   Operation 411 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_36 : Operation 412 [1/2] (0.73ns)   --->   "%it_load = load i2 %it" [./intx/intx.hpp:549]   --->   Operation 412 'load' 'it_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_36 : Operation 413 [1/1] (0.43ns)   --->   "%reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %it_load" [./intx/intx.hpp:546]   --->   Operation 413 'select' 'reuse_select' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 414 [1/1] (1.36ns)   --->   "%q_26 = add i64 %reuse_select, i64 %q" [./intx/int128.hpp:175]   --->   Operation 414 'add' 'q_26' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 415 [1/1] (1.14ns)   --->   "%icmp_ln176 = icmp_ult  i64 %q_26, i64 %q" [./intx/int128.hpp:176]   --->   Operation 415 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln177_3 = zext i1 %icmp_ln176" [./intx/int128.hpp:177]   --->   Operation 416 'zext' 'zext_ln177_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 417 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln177_4 = add i64 %high_assign_5, i64 %zext_ln177_3" [./intx/int128.hpp:177]   --->   Operation 417 'add' 'add_ln177_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_36 : Operation 418 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln177_3 = add i64 %add_ln177_4, i64 %q_7" [./intx/int128.hpp:177]   --->   Operation 418 'add' 'add_ln177_3' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_36 : Operation 419 [1/1] (1.36ns)   --->   "%q_27 = add i64 %add_ln177_3, i64 1" [./intx/int128.hpp:661->./intx/intx.hpp:549]   --->   Operation 419 'add' 'q_27' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 25> <Delay = 6.83>
ST_37 : Operation 420 [1/1] (5.47ns)   --->   "%mul_ln663 = mul i64 %q_27, i64 %d" [./intx/int128.hpp:663->./intx/intx.hpp:549]   --->   Operation 420 'mul' 'mul_ln663' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 421 [1/1] (1.36ns)   --->   "%r = sub i64 %reuse_select, i64 %mul_ln663" [./intx/int128.hpp:663->./intx/intx.hpp:549]   --->   Operation 421 'sub' 'r' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 26> <Delay = 4.26>
ST_38 : Operation 422 [1/1] (1.14ns)   --->   "%add_ln550 = add i32 %idx154, i32 4294967295" [./intx/intx.hpp:550]   --->   Operation 422 'add' 'add_ln550' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 423 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 423 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 424 [1/1] (0.00ns)   --->   "%specloopname_ln546 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./intx/intx.hpp:546]   --->   Operation 424 'specloopname' 'specloopname_ln546' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 425 [1/1] (1.14ns)   --->   "%icmp_ln665 = icmp_ugt  i64 %r, i64 %q_26" [./intx/int128.hpp:665->./intx/intx.hpp:549]   --->   Operation 425 'icmp' 'icmp_ln665' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 426 [1/1] (1.36ns)   --->   "%r_55 = add i64 %r, i64 %d" [./intx/int128.hpp:668->./intx/intx.hpp:549]   --->   Operation 426 'add' 'r_55' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 427 [1/1] (0.43ns)   --->   "%select_ln665 = select i1 %icmp_ln665, i64 %add_ln177_3, i64 %q_27" [./intx/int128.hpp:665->./intx/intx.hpp:549]   --->   Operation 427 'select' 'select_ln665' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 428 [1/1] (0.43ns)   --->   "%r_56 = select i1 %icmp_ln665, i64 %r_55, i64 %r" [./intx/int128.hpp:665->./intx/intx.hpp:549]   --->   Operation 428 'select' 'r_56' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 429 [1/1] (1.14ns)   --->   "%icmp_ln671 = icmp_ult  i64 %r_56, i64 %d" [./intx/int128.hpp:671->./intx/intx.hpp:549]   --->   Operation 429 'icmp' 'icmp_ln671' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 430 [1/1] (0.14ns)   --->   "%xor_ln671 = xor i1 %icmp_ln671, i1 1" [./intx/int128.hpp:671->./intx/intx.hpp:549]   --->   Operation 430 'xor' 'xor_ln671' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 431 [1/1] (1.36ns)   --->   "%add_ln673 = add i64 %select_ln665, i64 1" [./intx/int128.hpp:673->./intx/intx.hpp:549]   --->   Operation 431 'add' 'add_ln673' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 432 [1/1] (1.36ns)   --->   "%r_57 = sub i64 %r_56, i64 %d" [./intx/int128.hpp:674->./intx/intx.hpp:549]   --->   Operation 432 'sub' 'r_57' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 433 [1/1] (0.43ns)   --->   "%select_ln671 = select i1 %xor_ln671, i64 %add_ln673, i64 %select_ln665" [./intx/int128.hpp:671->./intx/intx.hpp:549]   --->   Operation 433 'select' 'select_ln671' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 434 [1/1] (0.43ns)   --->   "%r_59 = select i1 %xor_ln671, i64 %r_57, i64 %r_56" [./intx/int128.hpp:671->./intx/intx.hpp:549]   --->   Operation 434 'select' 'r_59' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 435 [1/1] (0.73ns)   --->   "%store_ln299 = store i64 %select_ln671, i2 %it" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:299]   --->   Operation 435 'store' 'store_ln299' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_38 : Operation 436 [1/1] (0.46ns)   --->   "%store_ln671 = store i64 %select_ln671, i64 %reuse_reg" [./intx/int128.hpp:671->./intx/intx.hpp:549]   --->   Operation 436 'store' 'store_ln671' <Predicate = true> <Delay = 0.46>
ST_38 : Operation 437 [1/1] (0.00ns)   --->   "%empty_113 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 0"   --->   Operation 437 'speclooptripcount' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln550 = br i1 %icmp_ln550, void, void %_ZN4intx8internal11udivrem_by1EPyiy.exit" [./intx/intx.hpp:550]   --->   Operation 438 'br' 'br_ln550' <Predicate = true> <Delay = 0.00>

State 39 <SV = 27> <Delay = 0.73>
ST_39 : Operation 439 [2/2] (0.73ns)   --->   "%un_load_2 = load i2 %un" [./intx/intx.hpp:666]   --->   Operation 439 'load' 'un_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_39 : Operation 440 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_50 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 1" [./intx/intx.hpp:666]   --->   Operation 440 'getelementptr' 'this_numerator_word_num_bits_addr_50' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 441 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_22 = load i2 %this_numerator_word_num_bits_addr_50" [./intx/intx.hpp:666]   --->   Operation 441 'load' 'this_numerator_word_num_bits_load_22' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 40 <SV = 28> <Delay = 1.30>
ST_40 : Operation 442 [1/2] (0.73ns)   --->   "%un_load_2 = load i2 %un" [./intx/intx.hpp:666]   --->   Operation 442 'load' 'un_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_40 : Operation 443 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_22 = load i2 %this_numerator_word_num_bits_addr_50" [./intx/intx.hpp:666]   --->   Operation 443 'load' 'this_numerator_word_num_bits_load_22' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_40 : Operation 444 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_51 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 2" [./intx/intx.hpp:666]   --->   Operation 444 'getelementptr' 'this_numerator_word_num_bits_addr_51' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 445 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_23 = load i2 %this_numerator_word_num_bits_addr_51" [./intx/intx.hpp:666]   --->   Operation 445 'load' 'this_numerator_word_num_bits_load_23' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_40 : Operation 446 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_52 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 3" [./intx/intx.hpp:666]   --->   Operation 446 'getelementptr' 'this_numerator_word_num_bits_addr_52' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 447 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_24 = load i2 %this_numerator_word_num_bits_addr_52" [./intx/intx.hpp:666]   --->   Operation 447 'load' 'this_numerator_word_num_bits_load_24' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_40 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln666 = zext i32 %na_shift" [./intx/intx.hpp:666]   --->   Operation 448 'zext' 'zext_ln666' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 449 [1/1] (1.30ns)   --->   "%lshr_ln666 = lshr i64 %r_59, i64 %zext_ln666" [./intx/intx.hpp:666]   --->   Operation 449 'lshr' 'lshr_ln666' <Predicate = true> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 29> <Delay = 1.31>
ST_41 : Operation 450 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_23 = load i2 %this_numerator_word_num_bits_addr_51" [./intx/intx.hpp:666]   --->   Operation 450 'load' 'this_numerator_word_num_bits_load_23' <Predicate = (icmp_ln659 & trunc_ln493_3 == 1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_41 : Operation 451 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_24 = load i2 %this_numerator_word_num_bits_addr_52" [./intx/intx.hpp:666]   --->   Operation 451 'load' 'this_numerator_word_num_bits_load_24' <Predicate = (icmp_ln659 & trunc_ln493_3 == 1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_41 : Operation 452 [1/1] (0.58ns)   --->   "%br_ln666 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit" [./intx/intx.hpp:666]   --->   Operation 452 'br' 'br_ln666' <Predicate = (icmp_ln659 & trunc_ln493_3 == 1)> <Delay = 0.58>
ST_41 : Operation 453 [1/1] (0.00ns)   --->   "%agg_result_0_0 = phi i64 %un_load_2, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %q_word_num_bits_0_ret, void %branch25, i64 %q_word_num_bits_0_ret, void %branch24, i64 %q_word_num_bits_0_ret, void %branch23, i64 %q_word_num_bits_0_ret, void %._crit_edge.loopexit, i64 0, void %_ifconv, i64 %un_load, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit" [./intx/intx.hpp:666]   --->   Operation 453 'phi' 'agg_result_0_0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 454 [1/1] (0.00ns)   --->   "%agg_result_016_0 = phi i64 %this_numerator_word_num_bits_load_22, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %q_word_num_bits_1_ret, void %branch25, i64 %q_word_num_bits_1_ret, void %branch24, i64 %q_word_num_bits_1_ret, void %branch23, i64 %q_word_num_bits_1_ret, void %._crit_edge.loopexit, i64 0, void %_ifconv, i64 %this_numerator_word_num_bits_load_18, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit" [./intx/intx.hpp:666]   --->   Operation 454 'phi' 'agg_result_016_0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 455 [1/1] (0.00ns)   --->   "%agg_result_02_0 = phi i64 %this_numerator_word_num_bits_load_23, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %q_word_num_bits_2_ret, void %branch25, i64 %q_word_num_bits_2_ret, void %branch24, i64 %q_word_num_bits_2_ret, void %branch23, i64 %q_word_num_bits_2_ret, void %._crit_edge.loopexit, i64 0, void %_ifconv, i64 %this_numerator_word_num_bits_load_19, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit" [./intx/intx.hpp:666]   --->   Operation 455 'phi' 'agg_result_02_0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 456 [1/1] (0.00ns)   --->   "%agg_result_03_0 = phi i64 %this_numerator_word_num_bits_load_24, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %q_word_num_bits_3_ret, void %branch25, i64 %q_word_num_bits_3_ret, void %branch24, i64 %q_word_num_bits_3_ret, void %branch23, i64 %q_word_num_bits_3_ret, void %._crit_edge.loopexit, i64 0, void %_ifconv, i64 %this_numerator_word_num_bits_load_20, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit" [./intx/intx.hpp:666]   --->   Operation 456 'phi' 'agg_result_03_0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 457 [1/1] (0.00ns)   --->   "%agg_result_1_4 = phi i64 %lshr_ln666, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %r_word_num_bits_7_0_2, void %branch25, i64 %r_word_num_bits_7_0_2, void %branch24, i64 %r_word_num_bits_7_0_2, void %branch23, i64 %lshr_ln687, void %._crit_edge.loopexit, i64 %p_read_10, void %_ifconv, i64 %agg_result_1_2, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit" [./intx/intx.hpp:666]   --->   Operation 457 'phi' 'agg_result_1_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 458 [1/1] (0.00ns)   --->   "%agg_result_14_4 = phi i64 0, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %r_word_num_bits_7_1_2, void %branch25, i64 %r_word_num_bits_7_1_2, void %branch24, i64 %lshr_ln687, void %branch23, i64 %r_word_num_bits_7_1_2, void %._crit_edge.loopexit, i64 %p_read19, void %_ifconv, i64 %agg_result_14_2, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit" [./intx/intx.hpp:29]   --->   Operation 458 'phi' 'agg_result_14_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 459 [1/1] (0.00ns)   --->   "%phi_ln690 = phi i64 0, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %r_word_num_bits_7_2_2, void %branch25, i64 %lshr_ln687, void %branch24, i64 %r_word_num_bits_7_2_2, void %branch23, i64 %r_word_num_bits_7_2_2, void %._crit_edge.loopexit, i64 %p_read_9, void %_ifconv, i64 %agg_result_15_1, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit" [./intx/intx.hpp:690]   --->   Operation 459 'phi' 'phi_ln690' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 460 [1/1] (0.00ns)   --->   "%phi_ln690_2 = phi i64 0, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %lshr_ln687, void %branch25, i64 %r_word_num_bits_7_3_2, void %branch24, i64 %r_word_num_bits_7_3_2, void %branch23, i64 %r_word_num_bits_7_3_2, void %._crit_edge.loopexit, i64 %p_read_8, void %_ifconv, i64 %agg_result_16_1, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit" [./intx/intx.hpp:690]   --->   Operation 460 'phi' 'phi_ln690_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 461 [1/1] (0.00ns)   --->   "%mrv = insertvalue i512 <undef>, i64 %agg_result_0_0" [./intx/intx.hpp:690]   --->   Operation 461 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 462 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i512 %mrv, i64 %agg_result_016_0" [./intx/intx.hpp:690]   --->   Operation 462 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 463 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i512 %mrv_1, i64 %agg_result_02_0" [./intx/intx.hpp:690]   --->   Operation 463 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 464 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i512 %mrv_2, i64 %agg_result_03_0" [./intx/intx.hpp:690]   --->   Operation 464 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 465 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i512 %mrv_3, i64 %agg_result_1_4" [./intx/intx.hpp:690]   --->   Operation 465 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 466 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i512 %mrv_4, i64 %agg_result_14_4" [./intx/intx.hpp:690]   --->   Operation 466 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 467 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i512 %mrv_5, i64 %phi_ln690" [./intx/intx.hpp:690]   --->   Operation 467 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 468 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i512 %mrv_6, i64 %phi_ln690_2" [./intx/intx.hpp:690]   --->   Operation 468 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 469 [1/1] (0.00ns)   --->   "%ret_ln690 = ret i512 %mrv_7" [./intx/intx.hpp:690]   --->   Operation 469 'ret' 'ret_ln690' <Predicate = true> <Delay = 0.00>

State 42 <SV = 21> <Delay = 0.62>
ST_42 : Operation 470 [1/1] (0.00ns)   --->   "%phi_ln29_4 = phi i2 %add_ln29_10, void %.preheader, i2 0, void %.preheader.preheader" [./intx/intx.hpp:29]   --->   Operation 470 'phi' 'phi_ln29_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 471 [1/1] (0.62ns)   --->   "%add_ln29_10 = add i2 %phi_ln29_4, i2 1" [./intx/intx.hpp:29]   --->   Operation 471 'add' 'add_ln29_10' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 472 [1/1] (0.00ns)   --->   "%q_word_num_bits_3_0_load = load i64 %q_word_num_bits_3_0"   --->   Operation 472 'load' 'q_word_num_bits_3_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 473 [1/1] (0.00ns)   --->   "%q_word_num_bits_2_0_load = load i64 %q_word_num_bits_2_0"   --->   Operation 473 'load' 'q_word_num_bits_2_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 474 [1/1] (0.00ns)   --->   "%q_word_num_bits_1_0_load = load i64 %q_word_num_bits_1_0"   --->   Operation 474 'load' 'q_word_num_bits_1_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 475 [1/1] (0.00ns)   --->   "%q_word_num_bits_0_0_load = load i64 %q_word_num_bits_0_0"   --->   Operation 475 'load' 'q_word_num_bits_0_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 476 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 476 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 477 [1/1] (0.54ns)   --->   "%q_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %q_word_num_bits_3_0_load, i64 %q_word_num_bits_3_0_load, i64 %q_word_num_bits_3_0_load, i64 0, i2 %phi_ln29_4" [./intx/intx.hpp:29]   --->   Operation 477 'mux' 'q_word_num_bits_3_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 478 [1/1] (0.54ns)   --->   "%q_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %q_word_num_bits_2_0_load, i64 %q_word_num_bits_2_0_load, i64 0, i64 %q_word_num_bits_2_0_load, i2 %phi_ln29_4" [./intx/intx.hpp:29]   --->   Operation 478 'mux' 'q_word_num_bits_2_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 479 [1/1] (0.54ns)   --->   "%q_word_num_bits_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %q_word_num_bits_1_0_load, i64 0, i64 %q_word_num_bits_1_0_load, i64 %q_word_num_bits_1_0_load, i2 %phi_ln29_4" [./intx/intx.hpp:29]   --->   Operation 479 'mux' 'q_word_num_bits_1_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 480 [1/1] (0.54ns)   --->   "%q_word_num_bits_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %q_word_num_bits_0_0_load, i64 %q_word_num_bits_0_0_load, i64 %q_word_num_bits_0_0_load, i2 %phi_ln29_4" [./intx/intx.hpp:29]   --->   Operation 480 'mux' 'q_word_num_bits_0_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 481 [1/1] (0.39ns)   --->   "%icmp_ln29_10 = icmp_eq  i2 %phi_ln29_4, i2 3" [./intx/intx.hpp:29]   --->   Operation 481 'icmp' 'icmp_ln29_10' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 482 [1/1] (0.00ns)   --->   "%empty_116 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 482 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 483 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %q_word_num_bits_0_1, i64 %q_word_num_bits_0_0" [./intx/intx.hpp:29]   --->   Operation 483 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 484 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %q_word_num_bits_1_1, i64 %q_word_num_bits_1_0" [./intx/intx.hpp:29]   --->   Operation 484 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 485 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %q_word_num_bits_2_1, i64 %q_word_num_bits_2_0" [./intx/intx.hpp:29]   --->   Operation 485 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 486 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %q_word_num_bits_3_1, i64 %q_word_num_bits_3_0" [./intx/intx.hpp:29]   --->   Operation 486 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 487 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_10, void %.preheader, void %_ZN4intx4uintILj256EEC2Ev.exit" [./intx/intx.hpp:29]   --->   Operation 487 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 43 <SV = 22> <Delay = 2.13>
ST_43 : Operation 488 [1/1] (0.00ns)   --->   "%r_word_num_bits_7_3_0 = alloca i32 1"   --->   Operation 488 'alloca' 'r_word_num_bits_7_3_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 489 [1/1] (0.00ns)   --->   "%r_word_num_bits_7_2_0 = alloca i32 1"   --->   Operation 489 'alloca' 'r_word_num_bits_7_2_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 490 [1/1] (0.00ns)   --->   "%r_word_num_bits_7_1_0 = alloca i32 1"   --->   Operation 490 'alloca' 'r_word_num_bits_7_1_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 491 [1/1] (0.00ns)   --->   "%r_word_num_bits_7_0_0 = alloca i32 1"   --->   Operation 491 'alloca' 'r_word_num_bits_7_0_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 492 [2/2] (2.13ns)   --->   "%call_ret = call i256 @udivrem_knuth, i64 %q_word_num_bits_0_1, i64 %q_word_num_bits_1_1, i64 %q_word_num_bits_2_1, i64 %q_word_num_bits_3_1, i64 %na_numerator_word_num_bits, i3 %select_ln525, i64 %d, i64 %na_divisor_word_num_bits_1_4, i64 %na_divisor_word_num_bits_2_4, i64 %na_divisor_word_num_bits_3_4, i3 %trunc_ln493_4, i11 %intx_internal_reciprocal_table" [./intx/intx.hpp:680]   --->   Operation 492 'call' 'call_ret' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 23> <Delay = 0.46>
ST_44 : Operation 493 [1/2] (0.43ns)   --->   "%call_ret = call i256 @udivrem_knuth, i64 %q_word_num_bits_0_1, i64 %q_word_num_bits_1_1, i64 %q_word_num_bits_2_1, i64 %q_word_num_bits_3_1, i64 %na_numerator_word_num_bits, i3 %select_ln525, i64 %d, i64 %na_divisor_word_num_bits_1_4, i64 %na_divisor_word_num_bits_2_4, i64 %na_divisor_word_num_bits_3_4, i3 %trunc_ln493_4, i11 %intx_internal_reciprocal_table" [./intx/intx.hpp:680]   --->   Operation 493 'call' 'call_ret' <Predicate = true> <Delay = 0.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 494 [1/1] (0.00ns)   --->   "%q_word_num_bits_0_ret = extractvalue i256 %call_ret" [./intx/intx.hpp:680]   --->   Operation 494 'extractvalue' 'q_word_num_bits_0_ret' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 495 [1/1] (0.00ns)   --->   "%q_word_num_bits_1_ret = extractvalue i256 %call_ret" [./intx/intx.hpp:680]   --->   Operation 495 'extractvalue' 'q_word_num_bits_1_ret' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 496 [1/1] (0.00ns)   --->   "%q_word_num_bits_2_ret = extractvalue i256 %call_ret" [./intx/intx.hpp:680]   --->   Operation 496 'extractvalue' 'q_word_num_bits_2_ret' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 497 [1/1] (0.00ns)   --->   "%q_word_num_bits_3_ret = extractvalue i256 %call_ret" [./intx/intx.hpp:680]   --->   Operation 497 'extractvalue' 'q_word_num_bits_3_ret' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 498 [1/1] (0.46ns)   --->   "%br_ln29 = br void %branch14" [./intx/intx.hpp:29]   --->   Operation 498 'br' 'br_ln29' <Predicate = true> <Delay = 0.46>

State 45 <SV = 24> <Delay = 0.62>
ST_45 : Operation 499 [1/1] (0.00ns)   --->   "%phi_ln29_6 = phi i2 0, void %_ZN4intx4uintILj256EEC2Ev.exit, i2 %add_ln29_12, void %branch14" [./intx/intx.hpp:29]   --->   Operation 499 'phi' 'phi_ln29_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 500 [1/1] (0.62ns)   --->   "%add_ln29_12 = add i2 %phi_ln29_6, i2 1" [./intx/intx.hpp:29]   --->   Operation 500 'add' 'add_ln29_12' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 501 [1/1] (0.00ns)   --->   "%r_word_num_bits_7_3_0_load = load i64 %r_word_num_bits_7_3_0"   --->   Operation 501 'load' 'r_word_num_bits_7_3_0_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 502 [1/1] (0.00ns)   --->   "%r_word_num_bits_7_2_0_load = load i64 %r_word_num_bits_7_2_0"   --->   Operation 502 'load' 'r_word_num_bits_7_2_0_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 503 [1/1] (0.00ns)   --->   "%r_word_num_bits_7_1_0_load = load i64 %r_word_num_bits_7_1_0"   --->   Operation 503 'load' 'r_word_num_bits_7_1_0_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 504 [1/1] (0.00ns)   --->   "%r_word_num_bits_7_0_0_load = load i64 %r_word_num_bits_7_0_0"   --->   Operation 504 'load' 'r_word_num_bits_7_0_0_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 505 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 505 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 506 [1/1] (0.54ns)   --->   "%r_word_num_bits_7_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_7_3_0_load, i64 %r_word_num_bits_7_3_0_load, i64 %r_word_num_bits_7_3_0_load, i64 0, i2 %phi_ln29_6" [./intx/intx.hpp:29]   --->   Operation 506 'mux' 'r_word_num_bits_7_3_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 507 [1/1] (0.54ns)   --->   "%r_word_num_bits_7_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_7_2_0_load, i64 %r_word_num_bits_7_2_0_load, i64 0, i64 %r_word_num_bits_7_2_0_load, i2 %phi_ln29_6" [./intx/intx.hpp:29]   --->   Operation 507 'mux' 'r_word_num_bits_7_2_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 508 [1/1] (0.54ns)   --->   "%r_word_num_bits_7_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_7_1_0_load, i64 0, i64 %r_word_num_bits_7_1_0_load, i64 %r_word_num_bits_7_1_0_load, i2 %phi_ln29_6" [./intx/intx.hpp:29]   --->   Operation 508 'mux' 'r_word_num_bits_7_1_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 509 [1/1] (0.54ns)   --->   "%r_word_num_bits_7_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %r_word_num_bits_7_0_0_load, i64 %r_word_num_bits_7_0_0_load, i64 %r_word_num_bits_7_0_0_load, i2 %phi_ln29_6" [./intx/intx.hpp:29]   --->   Operation 509 'mux' 'r_word_num_bits_7_0_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 510 [1/1] (0.39ns)   --->   "%icmp_ln29_12 = icmp_eq  i2 %phi_ln29_6, i2 3" [./intx/intx.hpp:29]   --->   Operation 510 'icmp' 'icmp_ln29_12' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 511 [1/1] (0.00ns)   --->   "%empty_117 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 511 'speclooptripcount' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 512 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %r_word_num_bits_7_0_1, i64 %r_word_num_bits_7_0_0" [./intx/intx.hpp:29]   --->   Operation 512 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 513 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %r_word_num_bits_7_1_1, i64 %r_word_num_bits_7_1_0" [./intx/intx.hpp:29]   --->   Operation 513 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 514 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %r_word_num_bits_7_2_1, i64 %r_word_num_bits_7_2_0" [./intx/intx.hpp:29]   --->   Operation 514 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 515 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %r_word_num_bits_7_3_1, i64 %r_word_num_bits_7_3_0" [./intx/intx.hpp:29]   --->   Operation 515 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 516 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_12, void %branch14, void %_ZN4intx4uintILj256EEC2Ev.exit87" [./intx/intx.hpp:29]   --->   Operation 516 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 46 <SV = 25> <Delay = 1.14>
ST_46 : Operation 517 [1/1] (0.00ns)   --->   "%sh_prom38 = zext i32 %na_shift" [./intx/intx.hpp:468]   --->   Operation 517 'zext' 'sh_prom38' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 518 [1/1] (1.14ns)   --->   "%sub43 = sub i32 64, i32 %na_shift" [./intx/intx.hpp:468]   --->   Operation 518 'sub' 'sub43' <Predicate = (icmp_ln506)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 519 [1/1] (0.00ns)   --->   "%sh_prom44 = zext i32 %sub43" [./intx/intx.hpp:468]   --->   Operation 519 'zext' 'sh_prom44' <Predicate = (icmp_ln506)> <Delay = 0.00>
ST_46 : Operation 520 [1/1] (0.46ns)   --->   "%br_ln685 = br void" [./intx/intx.hpp:685]   --->   Operation 520 'br' 'br_ln685' <Predicate = true> <Delay = 0.46>

State 47 <SV = 26> <Delay = 1.87>
ST_47 : Operation 521 [1/1] (0.00ns)   --->   "%r_word_num_bits_7_0_2 = phi i64 %r_word_num_bits_7_0_1, void %_ZN4intx4uintILj256EEC2Ev.exit87, i64 %r_word_num_bits_7_0_3, void %.split_ifconv" [./intx/intx.hpp:29]   --->   Operation 521 'phi' 'r_word_num_bits_7_0_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 522 [1/1] (0.00ns)   --->   "%r_word_num_bits_7_1_2 = phi i64 %r_word_num_bits_7_1_1, void %_ZN4intx4uintILj256EEC2Ev.exit87, i64 %r_word_num_bits_7_1_3, void %.split_ifconv" [./intx/intx.hpp:29]   --->   Operation 522 'phi' 'r_word_num_bits_7_1_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 523 [1/1] (0.00ns)   --->   "%r_word_num_bits_7_2_2 = phi i64 %r_word_num_bits_7_2_1, void %_ZN4intx4uintILj256EEC2Ev.exit87, i64 %r_word_num_bits_7_2_3, void %.split_ifconv" [./intx/intx.hpp:29]   --->   Operation 523 'phi' 'r_word_num_bits_7_2_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 524 [1/1] (0.00ns)   --->   "%r_word_num_bits_7_3_2 = phi i64 %r_word_num_bits_7_3_1, void %_ZN4intx4uintILj256EEC2Ev.exit87, i64 %r_word_num_bits_7_3_3, void %.split_ifconv" [./intx/intx.hpp:29]   --->   Operation 524 'phi' 'r_word_num_bits_7_3_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 525 [1/1] (0.00ns)   --->   "%i_24 = phi i32 0, void %_ZN4intx4uintILj256EEC2Ev.exit87, i32 %add_ln685, void %.split_ifconv" [./intx/intx.hpp:685]   --->   Operation 525 'phi' 'i_24' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 526 [1/1] (1.14ns)   --->   "%add_ln685 = add i32 %i_24, i32 1" [./intx/intx.hpp:685]   --->   Operation 526 'add' 'add_ln685' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 527 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 527 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 528 [1/1] (0.80ns)   --->   "%icmp_ln685 = icmp_eq  i32 %i_24, i32 %add_ln493" [./intx/intx.hpp:685]   --->   Operation 528 'icmp' 'icmp_ln685' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 529 [1/1] (0.00ns)   --->   "%br_ln685 = br i1 %icmp_ln685, void %.split_ifconv, void %._crit_edge.loopexit" [./intx/intx.hpp:685]   --->   Operation 529 'br' 'br_ln685' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 530 [1/1] (0.00ns)   --->   "%i_64_cast = zext i32 %i_24" [./intx/intx.hpp:685]   --->   Operation 530 'zext' 'i_64_cast' <Predicate = (!icmp_ln685)> <Delay = 0.00>
ST_47 : Operation 531 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_54 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %i_64_cast" [./intx/intx.hpp:685]   --->   Operation 531 'getelementptr' 'this_numerator_word_num_bits_addr_54' <Predicate = (!icmp_ln685)> <Delay = 0.00>
ST_47 : Operation 532 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_26 = load i2 %this_numerator_word_num_bits_addr_54" [./intx/intx.hpp:685]   --->   Operation 532 'load' 'this_numerator_word_num_bits_load_26' <Predicate = (!icmp_ln685)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_47 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln686 = zext i32 %add_ln685" [./intx/intx.hpp:686]   --->   Operation 533 'zext' 'zext_ln686' <Predicate = (icmp_ln506 & !icmp_ln685)> <Delay = 0.00>
ST_47 : Operation 534 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_55 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln686" [./intx/intx.hpp:686]   --->   Operation 534 'getelementptr' 'this_numerator_word_num_bits_addr_55' <Predicate = (icmp_ln506 & !icmp_ln685)> <Delay = 0.00>
ST_47 : Operation 535 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_27 = load i2 %this_numerator_word_num_bits_addr_55" [./intx/intx.hpp:686]   --->   Operation 535 'load' 'this_numerator_word_num_bits_load_27' <Predicate = (icmp_ln506 & !icmp_ln685)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_47 : Operation 536 [1/1] (0.00ns)   --->   "%trunc_ln686 = trunc i32 %i_24" [./intx/intx.hpp:686]   --->   Operation 536 'trunc' 'trunc_ln686' <Predicate = (!icmp_ln685)> <Delay = 0.00>

State 48 <SV = 27> <Delay = 2.58>
ST_48 : Operation 537 [1/1] (0.00ns)   --->   "%specloopname_ln685 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [./intx/intx.hpp:685]   --->   Operation 537 'specloopname' 'specloopname_ln685' <Predicate = (!icmp_ln685)> <Delay = 0.00>
ST_48 : Operation 538 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_26 = load i2 %this_numerator_word_num_bits_addr_54" [./intx/intx.hpp:685]   --->   Operation 538 'load' 'this_numerator_word_num_bits_load_26' <Predicate = (!icmp_ln685)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_48 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node select_ln506)   --->   "%lshr_ln686 = lshr i64 %this_numerator_word_num_bits_load_26, i64 %sh_prom38" [./intx/intx.hpp:686]   --->   Operation 539 'lshr' 'lshr_ln686' <Predicate = (icmp_ln506 & !icmp_ln685)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 540 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_27 = load i2 %this_numerator_word_num_bits_addr_55" [./intx/intx.hpp:686]   --->   Operation 540 'load' 'this_numerator_word_num_bits_load_27' <Predicate = (icmp_ln506 & !icmp_ln685)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_48 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node select_ln506)   --->   "%shl_ln686 = shl i64 %this_numerator_word_num_bits_load_27, i64 %sh_prom44" [./intx/intx.hpp:686]   --->   Operation 541 'shl' 'shl_ln686' <Predicate = (icmp_ln506 & !icmp_ln685)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node select_ln506)   --->   "%or_ln686 = or i64 %shl_ln686, i64 %lshr_ln686" [./intx/intx.hpp:686]   --->   Operation 542 'or' 'or_ln686' <Predicate = (icmp_ln506 & !icmp_ln685)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 543 [1/1] (1.30ns) (out node of the LUT)   --->   "%select_ln506 = select i1 %icmp_ln506, i64 %or_ln686, i64 %this_numerator_word_num_bits_load_26" [./intx/intx.hpp:506]   --->   Operation 543 'select' 'select_ln506' <Predicate = (!icmp_ln685)> <Delay = 1.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 544 [1/1] (0.54ns)   --->   "%r_word_num_bits_7_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_7_3_2, i64 %r_word_num_bits_7_3_2, i64 %r_word_num_bits_7_3_2, i64 %select_ln506, i2 %trunc_ln686" [./intx/intx.hpp:29]   --->   Operation 544 'mux' 'r_word_num_bits_7_3_3' <Predicate = (!icmp_ln685)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 545 [1/1] (0.54ns)   --->   "%r_word_num_bits_7_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_7_2_2, i64 %r_word_num_bits_7_2_2, i64 %select_ln506, i64 %r_word_num_bits_7_2_2, i2 %trunc_ln686" [./intx/intx.hpp:29]   --->   Operation 545 'mux' 'r_word_num_bits_7_2_3' <Predicate = (!icmp_ln685)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 546 [1/1] (0.54ns)   --->   "%r_word_num_bits_7_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_7_1_2, i64 %select_ln506, i64 %r_word_num_bits_7_1_2, i64 %r_word_num_bits_7_1_2, i2 %trunc_ln686" [./intx/intx.hpp:29]   --->   Operation 546 'mux' 'r_word_num_bits_7_1_3' <Predicate = (!icmp_ln685)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 547 [1/1] (0.54ns)   --->   "%r_word_num_bits_7_0_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %select_ln506, i64 %r_word_num_bits_7_0_2, i64 %r_word_num_bits_7_0_2, i64 %r_word_num_bits_7_0_2, i2 %trunc_ln686" [./intx/intx.hpp:506]   --->   Operation 547 'mux' 'r_word_num_bits_7_0_3' <Predicate = (!icmp_ln685)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 548 'br' 'br_ln0' <Predicate = (!icmp_ln685)> <Delay = 0.00>

State 49 <SV = 27> <Delay = 0.73>
ST_49 : Operation 549 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_53 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %add_ln502" [./intx/intx.hpp:687]   --->   Operation 549 'getelementptr' 'this_numerator_word_num_bits_addr_53' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 550 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_25 = load i2 %this_numerator_word_num_bits_addr_53" [./intx/intx.hpp:687]   --->   Operation 550 'load' 'this_numerator_word_num_bits_load_25' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 50 <SV = 28> <Delay = 2.03>
ST_50 : Operation 551 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_25 = load i2 %this_numerator_word_num_bits_addr_53" [./intx/intx.hpp:687]   --->   Operation 551 'load' 'this_numerator_word_num_bits_load_25' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_50 : Operation 552 [1/1] (1.30ns)   --->   "%lshr_ln687 = lshr i64 %this_numerator_word_num_bits_load_25, i64 %sh_prom38" [./intx/intx.hpp:687]   --->   Operation 552 'lshr' 'lshr_ln687' <Predicate = true> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 553 [1/1] (0.72ns)   --->   "%switch_ln687 = switch i2 %trunc_ln502, void %branch25, i2 1, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit, i2 2, void %branch23, i2 3, void %branch24" [./intx/intx.hpp:687]   --->   Operation 553 'switch' 'switch_ln687' <Predicate = true> <Delay = 0.72>
ST_50 : Operation 554 [1/1] (0.58ns)   --->   "%br_ln687 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit" [./intx/intx.hpp:687]   --->   Operation 554 'br' 'br_ln687' <Predicate = (trunc_ln502 == 3)> <Delay = 0.58>
ST_50 : Operation 555 [1/1] (0.58ns)   --->   "%br_ln687 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit" [./intx/intx.hpp:687]   --->   Operation 555 'br' 'br_ln687' <Predicate = (trunc_ln502 == 2)> <Delay = 0.58>
ST_50 : Operation 556 [1/1] (0.58ns)   --->   "%br_ln687 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit" [./intx/intx.hpp:687]   --->   Operation 556 'br' 'br_ln687' <Predicate = (trunc_ln502 == 0)> <Delay = 0.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln29', ./intx/intx.hpp:29) with incoming values : ('add_ln29', ./intx/intx.hpp:29) [30]  (0.46 ns)

 <State 2>: 0.621ns
The critical path consists of the following:
	'phi' operation ('phi_ln29', ./intx/intx.hpp:29) with incoming values : ('add_ln29', ./intx/intx.hpp:29) [30]  (0 ns)
	'add' operation ('add_ln29', ./intx/intx.hpp:29) [31]  (0.621 ns)

 <State 3>: 0.73ns
The critical path consists of the following:
	'phi' operation ('idx150', ./intx/intx.hpp:29) with incoming values : ('add_ln29_9', ./intx/intx.hpp:29) [56]  (0 ns)
	'getelementptr' operation ('this_numerator_word_num_bits_addr', ./intx/intx.hpp:29) [59]  (0 ns)
	'store' operation ('store_ln29', ./intx/intx.hpp:29) of constant 0 on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [60]  (0.73 ns)

 <State 4>: 2.46ns
The critical path consists of the following:
	'phi' operation ('na.num_numerator_words', ./intx/intx.hpp:498) with incoming values : ('add_ln498', ./intx/intx.hpp:498) [69]  (0 ns)
	'add' operation ('add_ln498_3', ./intx/intx.hpp:498) [77]  (0.621 ns)
	'mux' operation ('tmp_6', ./intx/intx.hpp:498) [78]  (0.544 ns)
	'icmp' operation ('icmp_ln498_3', ./intx/intx.hpp:498) [79]  (1.14 ns)
	blocking operation 0.148 ns on control path)

 <State 5>: 2.46ns
The critical path consists of the following:
	'phi' operation ('na.num_divisor_words', ./intx/intx.hpp:502) with incoming values : ('add_ln502', ./intx/intx.hpp:502) [86]  (0 ns)
	'add' operation ('add_ln505', ./intx/intx.hpp:505) [91]  (0.621 ns)
	'mux' operation ('x', ./intx/intx.hpp:505) [92]  (0.544 ns)
	'icmp' operation ('icmp_ln502_3', ./intx/intx.hpp:502) [93]  (1.14 ns)
	'and' operation ('and_ln502', ./intx/intx.hpp:502) [94]  (0.148 ns)

 <State 6>: 1.53ns
The critical path consists of the following:
	'ctlz' operation ('tmp', ./intx/intx.hpp:468) [104]  (0 ns)
	'sub' operation ('sub25_i', ./intx/intx.hpp:468) [119]  (1.14 ns)
	blocking operation 0.39 ns on control path)

 <State 7>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('this_numerator_word_num_bits_addr_40', ./intx/intx.hpp:520) [112]  (0 ns)
	'store' operation ('store_ln520', ./intx/intx.hpp:520) of variable 'p_read_9' on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [113]  (0.73 ns)

 <State 8>: 2.41ns
The critical path consists of the following:
	'phi' operation ('i', ./intx/intx.hpp:509) with incoming values : ('add_ln508', ./intx/intx.hpp:508) [129]  (0 ns)
	multiplexor before 'phi' operation ('phi_ln509', ./intx/intx.hpp:509) with incoming values : ('p_read_4') ('p_read_5') ('p_read_6') [142]  (0.561 ns)
	'phi' operation ('phi_ln509', ./intx/intx.hpp:509) with incoming values : ('p_read_4') ('p_read_5') ('p_read_6') [142]  (0 ns)
	'shl' operation ('shl_ln509', ./intx/intx.hpp:509) [144]  (0 ns)
	'or' operation ('or_ln509', ./intx/intx.hpp:509) [147]  (1.31 ns)
	'mux' operation ('this_assign_51_1_1', ./intx/intx.hpp:29) [148]  (0.544 ns)

 <State 9>: 2.04ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln512', ./intx/intx.hpp:512) [157]  (1.31 ns)
	'store' operation ('store_ln512', ./intx/intx.hpp:512) of variable 'lshr_ln512', ./intx/intx.hpp:512 on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [158]  (0.73 ns)

 <State 10>: 3.35ns
The critical path consists of the following:
	'phi' operation ('empty_108', ./intx/intx.hpp:514) with incoming values : ('p_read_8') ('p_read_9') ('p_read19') ('p_read_10') [161]  (0 ns)
	'shl' operation ('shl_ln514', ./intx/intx.hpp:514) [171]  (1.31 ns)
	'or' operation ('or_ln514', ./intx/intx.hpp:514) [180]  (1.31 ns)
	'store' operation ('store_ln514', ./intx/intx.hpp:514) of variable 'or_ln514', ./intx/intx.hpp:514 on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [182]  (0.73 ns)

 <State 11>: 2.04ns
The critical path consists of the following:
	'shl' operation ('shl_ln515', ./intx/intx.hpp:515) [185]  (1.31 ns)
	'store' operation ('store_ln515', ./intx/intx.hpp:515) of variable 'shl_ln515', ./intx/intx.hpp:515 on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [186]  (0.73 ns)

 <State 12>: 1.35ns
The critical path consists of the following:
	'add' operation ('add_ln525', ./intx/intx.hpp:525) [201]  (0.621 ns)
	'getelementptr' operation ('this_numerator_word_num_bits_addr_44', ./intx/intx.hpp:525) [203]  (0 ns)
	'load' operation ('this_numerator_word_num_bits_load_17', ./intx/intx.hpp:525) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [204]  (0.73 ns)

 <State 13>: 3.61ns
The critical path consists of the following:
	'load' operation ('this_numerator_word_num_bits_load', ./intx/intx.hpp:525) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [199]  (0.73 ns)
	'icmp' operation ('icmp_ln525', ./intx/intx.hpp:525) [200]  (1.14 ns)
	'and' operation ('and_ln525', ./intx/intx.hpp:525) [208]  (0 ns)
	'select' operation ('len', ./intx/intx.hpp:525) [209]  (0.345 ns)
	'icmp' operation ('icmp_ln659', ./intx/intx.hpp:659) [212]  (0.802 ns)
	multiplexor before 'phi' operation ('agg_result_0_0', ./intx/intx.hpp:666) with incoming values : ('un_load', ./intx/intx.hpp:674) ('un_load_2', ./intx/intx.hpp:666) ('q_word_num_bits_0_ret', ./intx/intx.hpp:680) [530]  (0.586 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret3', ./intx/intx.hpp:673) to 'udivrem_by2.1' [221]  (1.3 ns)

 <State 16>: 1.31ns
The critical path consists of the following:
	'call' operation ('call_ret3', ./intx/intx.hpp:673) to 'udivrem_by2.1' [221]  (0 ns)
	'shl' operation ('shl_ln373_3', ./intx/int128.hpp:373) [233]  (0 ns)
	'shl' operation ('shl_ln373', ./intx/int128.hpp:373) [236]  (0 ns)
	'or' operation ('low', ./intx/int128.hpp:373) [237]  (1.31 ns)

 <State 17>: 0.73ns
The critical path consists of the following:
	'load' operation ('un_load', ./intx/intx.hpp:674) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [224]  (0.73 ns)

 <State 18>: 0.73ns
The critical path consists of the following:
	'load' operation ('un_load', ./intx/intx.hpp:674) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [224]  (0.73 ns)

 <State 19>: 0.73ns
The critical path consists of the following:
	'load' operation ('this_numerator_word_num_bits_load_19', ./intx/intx.hpp:674) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [228]  (0.73 ns)

 <State 20>: 0.621ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_5', ./intx/intx.hpp:29) with incoming values : ('add_ln29_11', ./intx/intx.hpp:29) [245]  (0 ns)
	'add' operation ('add_ln29_11', ./intx/intx.hpp:29) [246]  (0.621 ns)

 <State 21>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('agg_result_1_2', ./intx/intx.hpp:39) with incoming values : ('agg_result_1_1', ./intx/intx.hpp:29) ('select_ln39', ./intx/intx.hpp:39) [270]  (0.46 ns)

 <State 22>: 0.621ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:38) [272]  (0 ns)
	'add' operation ('i', ./intx/intx.hpp:38) [273]  (0.621 ns)

 <State 23>: 0.586ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('agg_result_0_0', ./intx/intx.hpp:666) with incoming values : ('un_load', ./intx/intx.hpp:674) ('un_load_2', ./intx/intx.hpp:666) ('q_word_num_bits_0_ret', ./intx/intx.hpp:680) [530]  (0.586 ns)

 <State 24>: 1.99ns
The critical path consists of the following:
	'load' operation ('v0', ./intx/int128.hpp:609->./intx/intx.hpp:541) on array 'intx_internal_reciprocal_table' [289]  (1.3 ns)
	'mul' operation of DSP[297] ('mul_ln612', ./intx/int128.hpp:612->./intx/intx.hpp:541) [297]  (0.698 ns)

 <State 25>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[297] ('mul_ln612', ./intx/int128.hpp:612->./intx/intx.hpp:541) [297]  (0.698 ns)

 <State 26>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[297] ('mul_ln612', ./intx/int128.hpp:612->./intx/intx.hpp:541) [297]  (0.698 ns)

 <State 27>: 6.31ns
The critical path consists of the following:
	'add' operation ('d40', ./intx/int128.hpp:611->./intx/intx.hpp:541) [293]  (1.18 ns)
	'mul' operation ('mul_ln612_3', ./intx/int128.hpp:612->./intx/intx.hpp:541) [299]  (4 ns)
	'sub' operation ('v1', ./intx/int128.hpp:612->./intx/intx.hpp:541) [304]  (1.13 ns)

 <State 28>: 4ns
The critical path consists of the following:
	'mul' operation ('mul_ln614', ./intx/int128.hpp:614->./intx/intx.hpp:541) [310]  (4 ns)

 <State 29>: 6.83ns
The critical path consists of the following:
	'sub' operation ('sub_ln614', ./intx/int128.hpp:614->./intx/intx.hpp:541) [311]  (1.36 ns)
	'mul' operation ('mul_ln614_3', ./intx/int128.hpp:614->./intx/intx.hpp:541) [312]  (5.47 ns)

 <State 30>: 6.83ns
The critical path consists of the following:
	'add' operation ('d63', ./intx/int128.hpp:617->./intx/intx.hpp:541) [320]  (1.36 ns)
	'mul' operation ('mul_ln618', ./intx/int128.hpp:618->./intx/intx.hpp:541) [325]  (5.47 ns)

 <State 31>: 6.83ns
The critical path consists of the following:
	'and' operation ('and_ln618', ./intx/int128.hpp:618->./intx/intx.hpp:541) [323]  (0 ns)
	'sub' operation ('e', ./intx/int128.hpp:618->./intx/intx.hpp:541) [326]  (1.36 ns)
	'mul' operation ('x', ./intx/int128.hpp:397) [329]  (5.47 ns)

 <State 32>: 6.83ns
The critical path consists of the following:
	'add' operation ('v3', ./intx/int128.hpp:619->./intx/intx.hpp:541) [334]  (1.36 ns)
	'mul' operation ('x', ./intx/int128.hpp:397) [337]  (5.47 ns)

 <State 33>: 4.45ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/int128.hpp:173) [341]  (0 ns)
	'select' operation ('select_ln175', ./intx/int128.hpp:175) [351]  (0.438 ns)
	'add' operation ('add_ln175', ./intx/int128.hpp:175) [353]  (1.36 ns)
	'add' operation ('add_ln177', ./intx/int128.hpp:177) [356]  (1.36 ns)
	'icmp' operation ('icmp_ln178', ./intx/int128.hpp:178) [358]  (1.14 ns)
	'or' operation ('k', ./intx/int128.hpp:178) [359]  (0.148 ns)

 <State 34>: 0.73ns
The critical path consists of the following:
	'load' operation ('rem', ./intx/intx.hpp:543) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [367]  (0.73 ns)

 <State 35>: 5.47ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('rem', ./intx/intx.hpp:543) ('r', ./intx/int128.hpp:671->./intx/intx.hpp:549) [377]  (0 ns)
	'mul' operation ('x', ./intx/int128.hpp:397) [392]  (5.47 ns)

 <State 36>: 6.09ns
The critical path consists of the following:
	'load' operation ('it_load', ./intx/intx.hpp:549) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [388]  (0.73 ns)
	'select' operation ('low', ./intx/intx.hpp:546) [390]  (0.438 ns)
	'add' operation ('q', ./intx/int128.hpp:175) [395]  (1.36 ns)
	'icmp' operation ('icmp_ln176', ./intx/int128.hpp:176) [396]  (1.14 ns)
	'add' operation ('add_ln177_4', ./intx/int128.hpp:177) [398]  (0 ns)
	'add' operation ('add_ln177_3', ./intx/int128.hpp:177) [399]  (1.05 ns)
	'add' operation ('q', ./intx/int128.hpp:661->./intx/intx.hpp:549) [400]  (1.36 ns)

 <State 37>: 6.83ns
The critical path consists of the following:
	'mul' operation ('mul_ln663', ./intx/int128.hpp:663->./intx/intx.hpp:549) [401]  (5.47 ns)
	'sub' operation ('r', ./intx/int128.hpp:663->./intx/intx.hpp:549) [402]  (1.36 ns)

 <State 38>: 4.26ns
The critical path consists of the following:
	'add' operation ('r', ./intx/int128.hpp:668->./intx/intx.hpp:549) [404]  (1.36 ns)
	'select' operation ('r', ./intx/int128.hpp:665->./intx/intx.hpp:549) [406]  (0.438 ns)
	'icmp' operation ('icmp_ln671', ./intx/int128.hpp:671->./intx/intx.hpp:549) [407]  (1.14 ns)
	'xor' operation ('xor_ln671', ./intx/int128.hpp:671->./intx/intx.hpp:549) [408]  (0.148 ns)
	'select' operation ('select_ln671', ./intx/int128.hpp:671->./intx/intx.hpp:549) [411]  (0.438 ns)
	'store' operation ('store_ln299', D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:299) of variable 'select_ln671', ./intx/int128.hpp:671->./intx/intx.hpp:549 on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [413]  (0.73 ns)

 <State 39>: 0.73ns
The critical path consists of the following:
	'load' operation ('un_load_2', ./intx/intx.hpp:666) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [420]  (0.73 ns)

 <State 40>: 1.31ns
The critical path consists of the following:
	'lshr' operation ('v', ./intx/intx.hpp:666) [428]  (1.31 ns)

 <State 41>: 1.32ns
The critical path consists of the following:
	'load' operation ('this_numerator_word_num_bits_load_23', ./intx/intx.hpp:666) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [424]  (0.73 ns)
	multiplexor before 'phi' operation ('agg_result_02_0', ./intx/intx.hpp:666) with incoming values : ('this_numerator_word_num_bits_load_19', ./intx/intx.hpp:674) ('this_numerator_word_num_bits_load_23', ./intx/intx.hpp:666) ('q_word_num_bits_2_ret', ./intx/intx.hpp:680) [532]  (0.586 ns)
	'phi' operation ('agg_result_02_0', ./intx/intx.hpp:666) with incoming values : ('this_numerator_word_num_bits_load_19', ./intx/intx.hpp:674) ('this_numerator_word_num_bits_load_23', ./intx/intx.hpp:666) ('q_word_num_bits_2_ret', ./intx/intx.hpp:680) [532]  (0 ns)

 <State 42>: 0.621ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_4', ./intx/intx.hpp:29) with incoming values : ('add_ln29_10', ./intx/intx.hpp:29) [437]  (0 ns)
	'add' operation ('add_ln29_10', ./intx/intx.hpp:29) [438]  (0.621 ns)

 <State 43>: 2.13ns
The critical path consists of the following:
	'call' operation ('call_ret', ./intx/intx.hpp:680) to 'udivrem_knuth' [460]  (2.13 ns)

 <State 44>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln29_6', ./intx/intx.hpp:29) with incoming values : ('add_ln29_12', ./intx/intx.hpp:29) [467]  (0.46 ns)

 <State 45>: 0.621ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_6', ./intx/intx.hpp:29) with incoming values : ('add_ln29_12', ./intx/intx.hpp:29) [467]  (0 ns)
	'add' operation ('add_ln29_12', ./intx/intx.hpp:29) [468]  (0.621 ns)

 <State 46>: 1.14ns
The critical path consists of the following:
	'sub' operation ('sub43', ./intx/intx.hpp:468) [487]  (1.14 ns)

 <State 47>: 1.87ns
The critical path consists of the following:
	'phi' operation ('i', ./intx/intx.hpp:685) with incoming values : ('add_ln685', ./intx/intx.hpp:685) [495]  (0 ns)
	'add' operation ('add_ln685', ./intx/intx.hpp:685) [496]  (1.14 ns)
	'getelementptr' operation ('this_numerator_word_num_bits_addr_55', ./intx/intx.hpp:686) [507]  (0 ns)
	'load' operation ('this_numerator_word_num_bits_load_27', ./intx/intx.hpp:686) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [508]  (0.73 ns)

 <State 48>: 2.58ns
The critical path consists of the following:
	'load' operation ('this_numerator_word_num_bits_load_26', ./intx/intx.hpp:685) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [504]  (0.73 ns)
	'select' operation ('select_ln506', ./intx/intx.hpp:506) [511]  (1.31 ns)
	'mux' operation ('r_word_num_bits_7_3_3', ./intx/intx.hpp:29) [513]  (0.544 ns)

 <State 49>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('this_numerator_word_num_bits_addr_53', ./intx/intx.hpp:687) [519]  (0 ns)
	'load' operation ('this_numerator_word_num_bits_load_25', ./intx/intx.hpp:687) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [520]  (0.73 ns)

 <State 50>: 2.04ns
The critical path consists of the following:
	'load' operation ('this_numerator_word_num_bits_load_25', ./intx/intx.hpp:687) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [520]  (0.73 ns)
	'lshr' operation ('lshr_ln687', ./intx/intx.hpp:687) [521]  (1.31 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
