#include "rs422.h"
#include "../periphs/gpio.h"
#include "samd51j20a.h"
#include "../periphs/sercom.h"
#include "../sched.h"
#include <stdint.h>
#include <stdbool.h>

#define RS422_TX_PIN		PIN_PA04
#define RS422_RX_PIN		PIN_PA05
#define RS422_TX_PAD		(0)
#define RS422_RX_PAD		(1)
#define RS422_SERCOM		SERCOM0
#define RS422_SERCOM_REF_HZ	12000000.0f  // GCLK4

#define RS422_RX_BUF_SIZE 128  // Must be a power of two
#define RS422_RX_BUF_MASK (RS422_RX_BUF_SIZE - 1)

#define RS422_TX_BUF_SIZE 16   // Must be a power of two
#define RS422_TX_BUF_MASK (RS422_TX_BUF_SIZE - 1)

static volatile uint8_t rx_buf[RS422_RX_BUF_SIZE];
static volatile uint16_t rx_head = 0;  // Written by ISR
static volatile uint16_t rx_tail = 0;  // Read by consumer

static volatile uint8_t tx_buf[RS422_TX_BUF_SIZE];
static volatile uint16_t tx_head = 0;  // Written by producer
static volatile uint16_t tx_tail = 0;  // Read by DRE ISR
static volatile bool tx_active = false;  // True while a transmission is in flight

static void (*rx_ready_cb)(void) = 0;

void rs422_init(void (*rx_ready)(void)) {
	const float baud_hz = 500000.0f;
	rx_ready_cb = rx_ready;

	// Init ports (PA04/PA05 use peripheral function D for SERCOM0)
	gpio_init_pin(RS422_TX_PIN, GPIO_DIR_OUT, GPIO_ALTERNATE_D_SERCOM_ALT);
	gpio_init_pin(RS422_RX_PIN, GPIO_DIR_IN,  GPIO_ALTERNATE_D_SERCOM_ALT);

	// Init clock
	wntr_sercom_init_clock(RS422_SERCOM, GCLK_PCHCTRL_GEN_GCLK4);

	RS422_SERCOM->USART.CTRLA.bit.MODE = 1; // Internal clock
	RS422_SERCOM->USART.CTRLA.bit.TXPO = 0x0; // TX on PAD0
	RS422_SERCOM->USART.CTRLA.bit.RXPO = 0x1; // RX on PAD1
	RS422_SERCOM->USART.CTRLA.bit.DORD = 1; // LSB first

	// Asynchronous arithmetic baud generation, 16x oversampling:
	//   BAUD = 65536 * (1 - 16 * baud_hz / fref)
	RS422_SERCOM->USART.BAUD.reg = (uint16_t)(65536.0f * (1.0f - 16.0f * baud_hz / RS422_SERCOM_REF_HZ));

	RS422_SERCOM->USART.CTRLB.bit.CHSIZE = 0;
	RS422_SERCOM->USART.CTRLB.bit.TXEN = 1;
	RS422_SERCOM->USART.CTRLB.bit.RXEN = 1;
	while (RS422_SERCOM->USART.SYNCBUSY.bit.CTRLB) {}

	// Enable RX complete interrupt (SERCOM0_2 = RXC)
	RS422_SERCOM->USART.INTENSET.bit.RXC = 1;
	NVIC_SetPriority(SERCOM0_2_IRQn, PRIO_RS422);
	NVIC_EnableIRQ(SERCOM0_2_IRQn);

	// TX interrupts (SERCOM0_0 = DRE, SERCOM0_1 = TXC). Enable the NVIC lines
	// up front; leave the SERCOM-level INTEN bits clear until rs422_send_bytes
	// has data to push.
	NVIC_SetPriority(SERCOM0_0_IRQn, PRIO_RS422);
	NVIC_SetPriority(SERCOM0_1_IRQn, PRIO_RS422);
	NVIC_EnableIRQ(SERCOM0_0_IRQn);
	NVIC_EnableIRQ(SERCOM0_1_IRQn);

	RS422_SERCOM->USART.CTRLA.bit.ENABLE = 1;
	while (RS422_SERCOM->USART.SYNCBUSY.bit.ENABLE) {}
}

// Push bytes into the TX ring and let the DRE/TXC ISRs do the shift-out.
// Returns once every byte is queued; if the ring fills mid-call, spins until
// the DRE ISR drains some — caller MUST be at a lower priority than
// PRIO_RS422 or it will deadlock here.
void rs422_send_bytes(const uint8_t* data, uint16_t len) {
	for (uint16_t i = 0; i < len; i++) {
		while (((tx_head + 1) & RS422_TX_BUF_MASK) == tx_tail) {
			// Ring full — spin while the DRE ISR drains.
		}

		__disable_irq();
		bool was_idle = !tx_active;
		if (was_idle) {
			// Claim before re-enabling IRQs so a second producer can't also
			// see the bus as idle and double-fire the cold-start path.
			tx_active = true;
		}
		tx_buf[tx_head] = data[i];
		tx_head = (tx_head + 1) & RS422_TX_BUF_MASK;
		__enable_irq();

		if (was_idle) {
			// Cold start: arm DRE so the ISR pumps the ring.
			RS422_SERCOM->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
		} else {
			// Mid-transmission. If the DRE ISR had drained the ring and handed
			// off to TXC, swap back to DRE so the new bytes get sent. Atomic
			// w.r.t. the TXC ISR.
			__disable_irq();
			if (RS422_SERCOM->USART.INTENSET.bit.TXC) {
				RS422_SERCOM->USART.INTENCLR.reg = SERCOM_USART_INTENCLR_TXC;
				RS422_SERCOM->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
			}
			__enable_irq();
		}
	}
}

int rs422_available(void) {
	return (int)((rx_head - rx_tail) & RS422_RX_BUF_MASK);
}

int rs422_get(void) {
	// Mask IRQs around tail update: the ISR can also mutate rx_tail on overflow,
	// so a preemption between the read and the write would let the consumer
	// clobber the ISR's tail bumps and lose extra bytes.
	__disable_irq();
	if (rx_head == rx_tail) {
		__enable_irq();
		return -1;
	}
	uint8_t ch = rx_buf[rx_tail];
	rx_tail = (rx_tail + 1) & RS422_RX_BUF_MASK;
	__enable_irq();
	return (int)ch;
}

void rs422_rx_flush(void) {
	rx_tail = rx_head;
}

// RXC interrupt: push received byte into ring buffer.
// On overflow, drop the oldest byte to make room for the newest.
void SERCOM0_2_Handler(void) {
	if (RS422_SERCOM->USART.INTFLAG.bit.RXC) {
		uint8_t data = RS422_SERCOM->USART.DATA.reg & 0xFF;
		uint16_t next = (rx_head + 1) & RS422_RX_BUF_MASK;
		if (next == rx_tail) {
			rx_tail = (rx_tail + 1) & RS422_RX_BUF_MASK;
		}
		rx_buf[rx_head] = data;
		rx_head = next;

		if (rx_ready_cb) {
			rx_ready_cb();
		}
	}
}

// DRE interrupt: SERCOM is ready for the next byte.
// Pull from the TX ring and write DATA. When the ring drains, hand off to TXC
// so we can detect "last bit fully on the wire" before declaring the line idle.
// The DRE flag auto-clears on a DATA write or on disabling its enable.
void SERCOM0_0_Handler(void) {
	if (RS422_SERCOM->USART.INTFLAG.bit.DRE) {
		if (tx_head == tx_tail) {
			RS422_SERCOM->USART.INTENCLR.reg = SERCOM_USART_INTENCLR_DRE;
			RS422_SERCOM->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_TXC;  // W1C any stale flag
			RS422_SERCOM->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
		} else {
			uint8_t byte = tx_buf[tx_tail];
			tx_tail = (tx_tail + 1) & RS422_TX_BUF_MASK;
			RS422_SERCOM->USART.DATA.reg = byte;
		}
	}
}

// TXC interrupt: the last byte (including stop bit) has fully shifted out.
// Re-check the ring — a producer may have pushed bytes between the DRE drain
// and now, in which case we keep transmitting.
void SERCOM0_1_Handler(void) {
	if (RS422_SERCOM->USART.INTFLAG.bit.TXC) {
		RS422_SERCOM->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_TXC;  // W1C
		if (tx_head != tx_tail) {
			RS422_SERCOM->USART.INTENCLR.reg = SERCOM_USART_INTENCLR_TXC;
			RS422_SERCOM->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
		} else {
			RS422_SERCOM->USART.INTENCLR.reg = SERCOM_USART_INTENCLR_TXC;
			tx_active = false;
		}
	}
}
